#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 23 12:30:18 2024
# Process ID: 203895
# Current directory: /workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1
# Command line: vivado -log logicnet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source logicnet.tcl
# Log file: /workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.vds
# Journal file: /workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/vivado.jou
# Running On: 7ca2124810b8, OS: Linux, CPU Frequency: 4100.000 MHz, CPU Physical cores: 6, Host memory: 134810 MB
#-----------------------------------------------------------
source logicnet.tcl -notrace
Command: synth_design -top logicnet -part xcu280-fsvh2892-2L-e -directive PerformanceOptimized -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 203900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3492.867 ; gain = 284.793 ; free physical = 90031 ; free virtual = 103887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/myreg.v:1]
	Parameter DataWidth bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (1#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (2#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (3#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (4#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (5#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (6#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (7#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (8#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (9#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (10#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (11#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (12#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (13#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (14#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (15#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (16#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (17#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (18#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (19#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (20#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (21#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (22#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (23#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (24#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (25#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (26#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (27#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (28#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (29#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (30#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (31#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (32#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (33#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (34#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (35#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (36#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (37#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (38#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (39#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (40#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (41#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (42#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (43#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (44#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (45#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (46#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (47#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (48#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (49#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (50#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (51#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (52#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (53#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (54#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (55#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (56#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (57#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (58#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (59#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (60#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (61#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (62#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (63#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (64#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (65#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (66#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (67#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (68#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (69#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (70#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (71#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (72#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (73#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (74#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (75#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (76#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (77#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (78#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (79#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (80#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (81#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (82#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (83#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (84#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (85#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (86#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (87#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (88#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (89#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (90#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (91#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (92#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (93#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (94#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (95#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N94' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (96#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N95' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (97#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N96' [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (98#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (99#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N97.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N98' (100#1) [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/layer0_N98.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 1186 - type: integer 
	Parameter DataWidth bound to: 200 - type: integer 
	Parameter DataWidth bound to: 40 - type: integer 
WARNING: [Synth 8-7129] Port M0[39] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[38] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[31] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[30] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[25] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[24] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[23] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[22] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[2] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[1] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[193] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[192] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[191] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[190] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[189] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[188] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[187] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[186] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[183] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[182] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[175] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[174] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[171] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[170] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[169] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[168] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[167] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[166] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[159] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[158] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[157] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[156] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[155] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[154] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[153] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[152] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[149] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[148] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[137] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[136] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[135] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[131] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[130] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[123] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[122] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[121] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[120] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[119] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[118] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[117] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[116] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[109] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[108] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[107] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[106] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[105] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[104] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[103] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[102] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[97] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[96] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[95] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[94] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[91] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[90] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[89] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[88] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[87] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[86] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[85] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[84] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[79] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[78] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[77] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[76] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[75] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[74] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[73] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[72] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[71] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[70] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[69] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[68] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[65] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[64] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[63] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[62] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[61] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[60] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[55] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[54] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[49] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[48] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[43] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[42] in module layer2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3592.742 ; gain = 384.668 ; free physical = 90969 ; free virtual = 104826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3610.555 ; gain = 402.480 ; free physical = 90977 ; free virtual = 104834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3610.555 ; gain = 402.480 ; free physical = 90977 ; free virtual = 104834
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3610.555 ; gain = 0.000 ; free physical = 90976 ; free virtual = 104834
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/logicnet.xdc]
Finished Parsing XDC File [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/logicnet.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.180 ; gain = 0.000 ; free physical = 90848 ; free virtual = 104705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3770.180 ; gain = 0.000 ; free physical = 90847 ; free virtual = 104704
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3770.180 ; gain = 562.105 ; free physical = 90955 ; free virtual = 104813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3770.180 ; gain = 562.105 ; free physical = 90955 ; free virtual = 104813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3770.180 ; gain = 562.105 ; free physical = 90955 ; free virtual = 104813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3770.180 ; gain = 562.105 ; free physical = 90943 ; free virtual = 104802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	             1186 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              200 Bit    Registers := 1     
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input 1186 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'layer3_reg/data_out_reg' and it is trimmed from '40' to '38' bits. [/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/myreg.v:9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3770.180 ; gain = 562.105 ; free physical = 90920 ; free virtual = 104789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|layer0_N0   | M1r                              | 8x2           | LUT            | 
|layer0_N1   | M1r                              | 8x2           | LUT            | 
|layer0_N2   | M1r                              | 8x1           | LUT            | 
|layer0_N3   | M1r                              | 8x2           | LUT            | 
|layer0_N4   | M1r                              | 8x2           | LUT            | 
|layer0_N5   | M1r                              | 8x2           | LUT            | 
|layer0_N6   | M1r                              | 8x2           | LUT            | 
|layer0_N7   | M1r                              | 8x1           | LUT            | 
|layer0_N8   | M1r                              | 8x1           | LUT            | 
|layer0_N9   | M1r                              | 8x1           | LUT            | 
|layer0_N10  | M1r                              | 8x1           | LUT            | 
|layer0_N11  | M1r                              | 8x1           | LUT            | 
|layer0_N12  | M1r                              | 8x2           | LUT            | 
|layer0_N13  | M1r                              | 8x2           | LUT            | 
|layer0_N14  | M1r                              | 8x2           | LUT            | 
|layer0_N15  | M1r                              | 8x1           | LUT            | 
|layer0_N16  | M1r                              | 8x2           | LUT            | 
|layer0_N17  | M1r                              | 8x2           | LUT            | 
|layer0_N18  | M1r                              | 8x2           | LUT            | 
|layer0_N19  | M1r                              | 8x2           | LUT            | 
|layer0_N20  | M1r                              | 8x2           | LUT            | 
|layer0_N21  | M1r                              | 8x2           | LUT            | 
|layer0_N22  | M1r                              | 8x2           | LUT            | 
|layer0_N23  | M1r                              | 8x2           | LUT            | 
|layer0_N24  | M1r                              | 8x1           | LUT            | 
|layer0_N25  | M1r                              | 8x1           | LUT            | 
|layer0_N26  | M1r                              | 8x2           | LUT            | 
|layer0_N27  | M1r                              | 8x1           | LUT            | 
|layer0_N28  | M1r                              | 8x2           | LUT            | 
|layer0_N29  | M1r                              | 8x1           | LUT            | 
|layer0_N30  | M1r                              | 8x1           | LUT            | 
|layer0_N31  | M1r                              | 8x1           | LUT            | 
|layer0_N32  | M1r                              | 8x1           | LUT            | 
|layer0_N33  | M1r                              | 8x2           | LUT            | 
|layer0_N34  | M1r                              | 8x2           | LUT            | 
|layer0_N35  | M1r                              | 8x2           | LUT            | 
|layer0_N36  | M1r                              | 8x2           | LUT            | 
|layer0_N37  | M1r                              | 8x2           | LUT            | 
|layer0_N38  | M1r                              | 8x2           | LUT            | 
|layer0_N39  | M1r                              | 8x1           | LUT            | 
|layer0_N40  | M1r                              | 8x1           | LUT            | 
|layer0_N41  | M1r                              | 8x2           | LUT            | 
|layer0_N42  | M1r                              | 8x2           | LUT            | 
|layer0_N43  | M1r                              | 8x1           | LUT            | 
|layer0_N44  | M1r                              | 8x2           | LUT            | 
|layer0_N45  | M1r                              | 8x2           | LUT            | 
|layer0_N46  | M1r                              | 8x1           | LUT            | 
|layer0_N47  | M1r                              | 8x2           | LUT            | 
|layer0_N48  | M1r                              | 8x1           | LUT            | 
|layer0_N49  | M1r                              | 8x2           | LUT            | 
|layer0_N50  | M1r                              | 8x2           | LUT            | 
|layer0_N51  | M1r                              | 8x2           | LUT            | 
|layer0_N52  | M1r                              | 8x1           | LUT            | 
|layer0_N53  | M1r                              | 8x2           | LUT            | 
|layer0_N54  | M1r                              | 8x1           | LUT            | 
|layer0_N55  | M1r                              | 8x1           | LUT            | 
|layer0_N56  | M1r                              | 8x2           | LUT            | 
|layer0_N57  | M1r                              | 8x2           | LUT            | 
|layer0_N58  | M1r                              | 8x1           | LUT            | 
|layer0_N59  | M1r                              | 8x2           | LUT            | 
|layer0_N60  | M1r                              | 8x2           | LUT            | 
|layer0_N61  | M1r                              | 8x2           | LUT            | 
|layer0_N62  | M1r                              | 8x1           | LUT            | 
|layer0_N63  | M1r                              | 8x2           | LUT            | 
|layer0_N64  | M1r                              | 8x2           | LUT            | 
|layer0_N65  | M1r                              | 8x2           | LUT            | 
|layer0_N66  | M1r                              | 8x1           | LUT            | 
|layer0_N67  | M1r                              | 8x1           | LUT            | 
|layer0_N68  | M1r                              | 8x1           | LUT            | 
|layer0_N69  | M1r                              | 8x2           | LUT            | 
|layer0_N70  | M1r                              | 8x2           | LUT            | 
|layer0_N71  | M1r                              | 8x2           | LUT            | 
|layer0_N72  | M1r                              | 8x2           | LUT            | 
|layer0_N73  | M1r                              | 8x2           | LUT            | 
|layer0_N74  | M1r                              | 8x2           | LUT            | 
|layer0_N75  | M1r                              | 8x2           | LUT            | 
|layer0_N76  | M1r                              | 8x2           | LUT            | 
|layer0_N77  | M1r                              | 8x2           | LUT            | 
|layer0_N78  | M1r                              | 8x2           | LUT            | 
|layer0_N79  | M1r                              | 8x2           | LUT            | 
|layer0_N80  | M1r                              | 8x2           | LUT            | 
|layer0_N81  | M1r                              | 8x1           | LUT            | 
|layer0_N82  | M1r                              | 8x2           | LUT            | 
|layer0_N83  | M1r                              | 8x2           | LUT            | 
|layer0_N84  | M1r                              | 8x2           | LUT            | 
|layer0_N85  | M1r                              | 8x2           | LUT            | 
|layer0_N86  | M1r                              | 8x1           | LUT            | 
|layer0_N87  | M1r                              | 8x2           | LUT            | 
|layer0_N88  | M1r                              | 8x2           | LUT            | 
|layer0_N89  | M1r                              | 8x1           | LUT            | 
|layer0_N90  | M1r                              | 8x2           | LUT            | 
|layer0_N91  | M1r                              | 8x2           | LUT            | 
|layer0_N92  | M1r                              | 8x2           | LUT            | 
|layer0_N93  | M1r                              | 8x1           | LUT            | 
|layer0_N94  | M1r                              | 8x2           | LUT            | 
|layer0_N95  | M1r                              | 8x2           | LUT            | 
|layer0_N96  | M1r                              | 8x1           | LUT            | 
|layer0_N97  | M1r                              | 8x1           | LUT            | 
|layer0_N98  | M1r                              | 8x2           | LUT            | 
|layer0_N99  | M1r                              | 8x2           | LUT            | 
|layer0_N100 | M1r                              | 8x1           | LUT            | 
|layer0_N101 | M1r                              | 8x1           | LUT            | 
|layer0_N102 | M1r                              | 8x2           | LUT            | 
|layer0_N103 | M1r                              | 8x2           | LUT            | 
|layer0_N104 | M1r                              | 8x2           | LUT            | 
|layer0_N105 | M1r                              | 8x1           | LUT            | 
|layer0_N106 | M1r                              | 8x2           | LUT            | 
|layer0_N107 | M1r                              | 8x2           | LUT            | 
|layer0_N108 | M1r                              | 8x2           | LUT            | 
|layer0_N109 | M1r                              | 8x2           | LUT            | 
|layer0_N110 | M1r                              | 8x2           | LUT            | 
|layer0_N111 | M1r                              | 8x2           | LUT            | 
|layer0_N112 | M1r                              | 8x2           | LUT            | 
|layer0_N113 | M1r                              | 8x2           | LUT            | 
|layer0_N114 | M1r                              | 8x2           | LUT            | 
|layer0_N115 | M1r                              | 8x2           | LUT            | 
|layer0_N116 | M1r                              | 8x2           | LUT            | 
|layer0_N117 | M1r                              | 8x2           | LUT            | 
|layer0_N118 | M1r                              | 8x2           | LUT            | 
|layer0_N119 | M1r                              | 8x2           | LUT            | 
|layer0_N120 | M1r                              | 8x2           | LUT            | 
|layer0_N121 | M1r                              | 8x2           | LUT            | 
|layer0_N122 | M1r                              | 8x2           | LUT            | 
|layer0_N123 | M1r                              | 8x2           | LUT            | 
|layer0_N124 | M1r                              | 8x1           | LUT            | 
|layer0_N125 | M1r                              | 8x1           | LUT            | 
|layer0_N126 | M1r                              | 8x2           | LUT            | 
|layer0_N127 | M1r                              | 8x2           | LUT            | 
|layer0_N128 | M1r                              | 8x2           | LUT            | 
|layer0_N129 | M1r                              | 8x1           | LUT            | 
|layer0_N130 | M1r                              | 8x2           | LUT            | 
|layer0_N131 | M1r                              | 8x1           | LUT            | 
|layer0_N132 | M1r                              | 8x1           | LUT            | 
|layer0_N133 | M1r                              | 8x2           | LUT            | 
|layer0_N134 | M1r                              | 8x1           | LUT            | 
|layer0_N135 | M1r                              | 8x1           | LUT            | 
|layer0_N136 | M1r                              | 8x2           | LUT            | 
|layer0_N137 | M1r                              | 8x1           | LUT            | 
|layer0_N138 | M1r                              | 8x2           | LUT            | 
|layer0_N139 | M1r                              | 8x2           | LUT            | 
|layer0_N140 | M1r                              | 8x1           | LUT            | 
|layer0_N141 | M1r                              | 8x2           | LUT            | 
|layer0_N142 | M1r                              | 8x2           | LUT            | 
|layer0_N143 | M1r                              | 8x2           | LUT            | 
|layer0_N144 | M1r                              | 8x1           | LUT            | 
|layer0_N145 | M1r                              | 8x2           | LUT            | 
|layer0_N146 | M1r                              | 8x2           | LUT            | 
|layer0_N147 | M1r                              | 8x1           | LUT            | 
|layer0_N148 | M1r                              | 8x2           | LUT            | 
|layer0_N149 | M1r                              | 8x2           | LUT            | 
|layer0_N150 | M1r                              | 8x2           | LUT            | 
|layer0_N152 | M1r                              | 8x2           | LUT            | 
|layer0_N153 | M1r                              | 8x2           | LUT            | 
|layer0_N154 | M1r                              | 8x2           | LUT            | 
|layer0_N155 | M1r                              | 8x1           | LUT            | 
|layer0_N156 | M1r                              | 8x2           | LUT            | 
|layer0_N157 | M1r                              | 8x2           | LUT            | 
|layer0_N158 | M1r                              | 8x2           | LUT            | 
|layer0_N159 | M1r                              | 8x2           | LUT            | 
|layer0_N160 | M1r                              | 8x2           | LUT            | 
|layer0_N161 | M1r                              | 8x2           | LUT            | 
|layer0_N162 | M1r                              | 8x2           | LUT            | 
|layer0_N163 | M1r                              | 8x2           | LUT            | 
|layer0_N164 | M1r                              | 8x2           | LUT            | 
|layer0_N165 | M1r                              | 8x2           | LUT            | 
|layer0_N166 | M1r                              | 8x2           | LUT            | 
|layer0_N167 | M1r                              | 8x1           | LUT            | 
|layer0_N168 | M1r                              | 8x2           | LUT            | 
|layer0_N169 | M1r                              | 8x2           | LUT            | 
|layer0_N170 | M1r                              | 8x2           | LUT            | 
|layer0_N171 | M1r                              | 8x2           | LUT            | 
|layer0_N172 | M1r                              | 8x2           | LUT            | 
|layer0_N173 | M1r                              | 8x2           | LUT            | 
|layer0_N174 | M1r                              | 8x2           | LUT            | 
|layer0_N175 | M1r                              | 8x2           | LUT            | 
|layer0_N176 | M1r                              | 8x1           | LUT            | 
|layer0_N177 | M1r                              | 8x1           | LUT            | 
|layer0_N178 | M1r                              | 8x2           | LUT            | 
|layer0_N179 | M1r                              | 8x1           | LUT            | 
|layer0_N180 | M1r                              | 8x1           | LUT            | 
|layer0_N181 | M1r                              | 8x2           | LUT            | 
|layer0_N182 | M1r                              | 8x1           | LUT            | 
|layer0_N183 | M1r                              | 8x2           | LUT            | 
|layer0_N184 | M1r                              | 8x2           | LUT            | 
|layer0_N185 | M1r                              | 8x2           | LUT            | 
|layer0_N186 | M1r                              | 8x1           | LUT            | 
|layer0_N187 | M1r                              | 8x2           | LUT            | 
|layer0_N188 | M1r                              | 8x2           | LUT            | 
|layer0_N189 | M1r                              | 8x1           | LUT            | 
|layer0_N190 | M1r                              | 8x2           | LUT            | 
|layer0_N191 | M1r                              | 8x1           | LUT            | 
|layer0_N192 | M1r                              | 8x2           | LUT            | 
|layer0_N193 | M1r                              | 8x2           | LUT            | 
|layer0_N194 | M1r                              | 8x1           | LUT            | 
|layer0_N195 | M1r                              | 8x1           | LUT            | 
|layer0_N196 | M1r                              | 8x1           | LUT            | 
|layer0_N197 | M1r                              | 8x2           | LUT            | 
|layer0_N198 | M1r                              | 8x1           | LUT            | 
|layer0_N199 | M1r                              | 8x1           | LUT            | 
|layer0_N200 | M1r                              | 8x2           | LUT            | 
|layer0_N201 | M1r                              | 8x2           | LUT            | 
|layer0_N202 | M1r                              | 8x2           | LUT            | 
|layer0_N203 | M1r                              | 8x1           | LUT            | 
|layer0_N204 | M1r                              | 8x1           | LUT            | 
|layer0_N205 | M1r                              | 8x1           | LUT            | 
|layer0_N206 | M1r                              | 8x1           | LUT            | 
|layer0_N207 | M1r                              | 8x2           | LUT            | 
|layer0_N208 | M1r                              | 8x2           | LUT            | 
|layer0_N209 | M1r                              | 8x1           | LUT            | 
|layer0_N210 | M1r                              | 8x1           | LUT            | 
|layer0_N211 | M1r                              | 8x2           | LUT            | 
|layer0_N212 | M1r                              | 8x2           | LUT            | 
|layer0_N213 | M1r                              | 8x2           | LUT            | 
|layer0_N214 | M1r                              | 8x2           | LUT            | 
|layer0_N215 | M1r                              | 8x1           | LUT            | 
|layer0_N216 | M1r                              | 8x2           | LUT            | 
|layer0_N217 | M1r                              | 8x2           | LUT            | 
|layer0_N218 | M1r                              | 8x2           | LUT            | 
|layer0_N219 | M1r                              | 8x2           | LUT            | 
|layer0_N220 | M1r                              | 8x1           | LUT            | 
|layer0_N222 | M1r                              | 8x2           | LUT            | 
|layer0_N223 | M1r                              | 8x2           | LUT            | 
|layer0_N224 | M1r                              | 8x2           | LUT            | 
|layer0_N225 | M1r                              | 8x2           | LUT            | 
|layer0_N226 | M1r                              | 8x2           | LUT            | 
|layer0_N227 | M1r                              | 8x2           | LUT            | 
|layer0_N228 | M1r                              | 8x2           | LUT            | 
|layer0_N229 | M1r                              | 8x1           | LUT            | 
|layer0_N230 | M1r                              | 8x2           | LUT            | 
|layer0_N231 | M1r                              | 8x2           | LUT            | 
|layer0_N232 | M1r                              | 8x2           | LUT            | 
|layer0_N233 | M1r                              | 8x2           | LUT            | 
|layer0_N234 | M1r                              | 8x1           | LUT            | 
|layer0_N235 | M1r                              | 8x2           | LUT            | 
|layer0_N236 | M1r                              | 8x1           | LUT            | 
|layer0_N237 | M1r                              | 8x2           | LUT            | 
|layer0_N238 | M1r                              | 8x2           | LUT            | 
|layer0_N239 | M1r                              | 8x2           | LUT            | 
|layer0_N240 | M1r                              | 8x2           | LUT            | 
|layer0_N241 | M1r                              | 8x1           | LUT            | 
|layer0_N242 | M1r                              | 8x2           | LUT            | 
|layer0_N243 | M1r                              | 8x2           | LUT            | 
|layer0_N244 | M1r                              | 8x2           | LUT            | 
|layer0_N245 | M1r                              | 8x2           | LUT            | 
|layer0_N246 | M1r                              | 8x2           | LUT            | 
|layer0_N247 | M1r                              | 8x1           | LUT            | 
|layer0_N248 | M1r                              | 8x2           | LUT            | 
|layer0_N249 | M1r                              | 8x1           | LUT            | 
|layer0_N250 | M1r                              | 8x2           | LUT            | 
|layer0_N251 | M1r                              | 8x2           | LUT            | 
|layer0_N252 | M1r                              | 8x2           | LUT            | 
|layer0_N253 | M1r                              | 8x1           | LUT            | 
|layer0_N254 | M1r                              | 8x2           | LUT            | 
|layer0_N255 | M1r                              | 8x2           | LUT            | 
|layer0_N256 | M1r                              | 8x2           | LUT            | 
|layer0_N257 | M1r                              | 8x2           | LUT            | 
|layer0_N258 | M1r                              | 8x2           | LUT            | 
|layer0_N260 | M1r                              | 8x2           | LUT            | 
|layer0_N261 | M1r                              | 8x2           | LUT            | 
|layer0_N262 | M1r                              | 8x1           | LUT            | 
|layer0_N263 | M1r                              | 8x2           | LUT            | 
|layer0_N264 | M1r                              | 8x2           | LUT            | 
|layer0_N265 | M1r                              | 8x2           | LUT            | 
|layer0_N266 | M1r                              | 8x2           | LUT            | 
|layer0_N267 | M1r                              | 8x2           | LUT            | 
|layer0_N268 | M1r                              | 8x2           | LUT            | 
|layer0_N269 | M1r                              | 8x2           | LUT            | 
|layer0_N270 | M1r                              | 8x2           | LUT            | 
|layer0_N271 | M1r                              | 8x1           | LUT            | 
|layer0_N272 | M1r                              | 8x1           | LUT            | 
|layer0_N273 | M1r                              | 8x2           | LUT            | 
|layer0_N274 | M1r                              | 8x1           | LUT            | 
|layer0_N275 | M1r                              | 8x2           | LUT            | 
|layer0_N276 | M1r                              | 8x1           | LUT            | 
|layer0_N277 | M1r                              | 8x1           | LUT            | 
|layer0_N279 | M1r                              | 8x2           | LUT            | 
|layer0_N280 | M1r                              | 8x1           | LUT            | 
|layer0_N281 | M1r                              | 8x1           | LUT            | 
|layer0_N282 | M1r                              | 8x2           | LUT            | 
|layer0_N283 | M1r                              | 8x2           | LUT            | 
|layer0_N284 | M1r                              | 8x2           | LUT            | 
|layer0_N285 | M1r                              | 8x2           | LUT            | 
|layer0_N286 | M1r                              | 8x2           | LUT            | 
|layer0_N287 | M1r                              | 8x1           | LUT            | 
|layer0_N288 | M1r                              | 8x2           | LUT            | 
|layer0_N289 | M1r                              | 8x1           | LUT            | 
|layer0_N290 | M1r                              | 8x2           | LUT            | 
|layer0_N291 | M1r                              | 8x2           | LUT            | 
|layer0_N292 | M1r                              | 8x2           | LUT            | 
|layer0_N293 | M1r                              | 8x2           | LUT            | 
|layer0_N294 | M1r                              | 8x2           | LUT            | 
|layer0_N295 | M1r                              | 8x2           | LUT            | 
|layer0_N296 | M1r                              | 8x2           | LUT            | 
|layer0_N297 | M1r                              | 8x1           | LUT            | 
|layer0_N298 | M1r                              | 8x1           | LUT            | 
|layer0_N299 | M1r                              | 8x2           | LUT            | 
|layer0_N300 | M1r                              | 8x2           | LUT            | 
|layer0_N301 | M1r                              | 8x2           | LUT            | 
|layer0_N302 | M1r                              | 8x1           | LUT            | 
|layer0_N303 | M1r                              | 8x2           | LUT            | 
|layer0_N304 | M1r                              | 8x1           | LUT            | 
|layer0_N305 | M1r                              | 8x1           | LUT            | 
|layer0_N306 | M1r                              | 8x2           | LUT            | 
|layer0_N307 | M1r                              | 8x2           | LUT            | 
|layer0_N308 | M1r                              | 8x2           | LUT            | 
|layer0_N309 | M1r                              | 8x2           | LUT            | 
|layer0_N310 | M1r                              | 8x2           | LUT            | 
|layer0_N311 | M1r                              | 8x2           | LUT            | 
|layer0_N312 | M1r                              | 8x1           | LUT            | 
|layer0_N313 | M1r                              | 8x2           | LUT            | 
|layer0_N314 | M1r                              | 8x1           | LUT            | 
|layer0_N315 | M1r                              | 8x1           | LUT            | 
|layer0_N316 | M1r                              | 8x1           | LUT            | 
|layer0_N317 | M1r                              | 8x1           | LUT            | 
|layer0_N318 | M1r                              | 8x2           | LUT            | 
|layer0_N319 | M1r                              | 8x2           | LUT            | 
|layer0_N320 | M1r                              | 8x1           | LUT            | 
|layer0_N321 | M1r                              | 8x2           | LUT            | 
|layer0_N322 | M1r                              | 8x1           | LUT            | 
|layer0_N323 | M1r                              | 8x2           | LUT            | 
|layer0_N324 | M1r                              | 8x2           | LUT            | 
|layer0_N325 | M1r                              | 8x2           | LUT            | 
|layer0_N326 | M1r                              | 8x1           | LUT            | 
|layer0_N327 | M1r                              | 8x1           | LUT            | 
|layer0_N328 | M1r                              | 8x2           | LUT            | 
|layer0_N329 | M1r                              | 8x1           | LUT            | 
|layer0_N330 | M1r                              | 8x1           | LUT            | 
|layer0_N331 | M1r                              | 8x2           | LUT            | 
|layer0_N332 | M1r                              | 8x1           | LUT            | 
|layer0_N334 | M1r                              | 8x2           | LUT            | 
|layer0_N335 | M1r                              | 8x2           | LUT            | 
|layer0_N336 | M1r                              | 8x2           | LUT            | 
|layer0_N337 | M1r                              | 8x2           | LUT            | 
|layer0_N338 | M1r                              | 8x1           | LUT            | 
|layer0_N339 | M1r                              | 8x2           | LUT            | 
|layer0_N340 | M1r                              | 8x1           | LUT            | 
|layer0_N341 | M1r                              | 8x2           | LUT            | 
|layer0_N342 | M1r                              | 8x2           | LUT            | 
|layer0_N343 | M1r                              | 8x2           | LUT            | 
|layer0_N344 | M1r                              | 8x1           | LUT            | 
|layer0_N345 | M1r                              | 8x2           | LUT            | 
|layer0_N346 | M1r                              | 8x2           | LUT            | 
|layer0_N347 | M1r                              | 8x2           | LUT            | 
|layer0_N348 | M1r                              | 8x2           | LUT            | 
|layer0_N349 | M1r                              | 8x1           | LUT            | 
|layer0_N350 | M1r                              | 8x2           | LUT            | 
|layer0_N351 | M1r                              | 8x2           | LUT            | 
|layer0_N352 | M1r                              | 8x1           | LUT            | 
|layer0_N353 | M1r                              | 8x2           | LUT            | 
|layer0_N354 | M1r                              | 8x2           | LUT            | 
|layer0_N355 | M1r                              | 8x2           | LUT            | 
|layer0_N356 | M1r                              | 8x1           | LUT            | 
|layer0_N357 | M1r                              | 8x2           | LUT            | 
|layer0_N358 | M1r                              | 8x2           | LUT            | 
|layer0_N359 | M1r                              | 8x2           | LUT            | 
|layer0_N360 | M1r                              | 8x2           | LUT            | 
|layer0_N361 | M1r                              | 8x2           | LUT            | 
|layer0_N362 | M1r                              | 8x1           | LUT            | 
|layer0_N363 | M1r                              | 8x1           | LUT            | 
|layer0_N364 | M1r                              | 8x2           | LUT            | 
|layer0_N365 | M1r                              | 8x2           | LUT            | 
|layer0_N366 | M1r                              | 8x2           | LUT            | 
|layer0_N367 | M1r                              | 8x1           | LUT            | 
|layer0_N368 | M1r                              | 8x2           | LUT            | 
|layer0_N369 | M1r                              | 8x1           | LUT            | 
|layer0_N370 | M1r                              | 8x2           | LUT            | 
|layer0_N371 | M1r                              | 8x2           | LUT            | 
|layer0_N372 | M1r                              | 8x2           | LUT            | 
|layer0_N373 | M1r                              | 8x2           | LUT            | 
|layer0_N374 | M1r                              | 8x2           | LUT            | 
|layer0_N375 | M1r                              | 8x2           | LUT            | 
|layer0_N376 | M1r                              | 8x1           | LUT            | 
|layer0_N377 | M1r                              | 8x2           | LUT            | 
|layer0_N378 | M1r                              | 8x2           | LUT            | 
|layer0_N379 | M1r                              | 8x1           | LUT            | 
|layer0_N380 | M1r                              | 8x2           | LUT            | 
|layer0_N381 | M1r                              | 8x1           | LUT            | 
|layer0_N382 | M1r                              | 8x2           | LUT            | 
|layer0_N383 | M1r                              | 8x2           | LUT            | 
|layer0_N384 | M1r                              | 8x2           | LUT            | 
|layer0_N385 | M1r                              | 8x1           | LUT            | 
|layer0_N386 | M1r                              | 8x2           | LUT            | 
|layer0_N387 | M1r                              | 8x2           | LUT            | 
|layer0_N388 | M1r                              | 8x2           | LUT            | 
|layer0_N389 | M1r                              | 8x2           | LUT            | 
|layer0_N390 | M1r                              | 8x1           | LUT            | 
|layer0_N391 | M1r                              | 8x2           | LUT            | 
|layer0_N392 | M1r                              | 8x2           | LUT            | 
|layer0_N393 | M1r                              | 8x2           | LUT            | 
|layer0_N394 | M1r                              | 8x2           | LUT            | 
|layer0_N395 | M1r                              | 8x2           | LUT            | 
|layer0_N396 | M1r                              | 8x2           | LUT            | 
|layer0_N397 | M1r                              | 8x2           | LUT            | 
|layer0_N398 | M1r                              | 8x1           | LUT            | 
|layer0_N399 | M1r                              | 8x2           | LUT            | 
|layer0_N400 | M1r                              | 8x2           | LUT            | 
|layer0_N401 | M1r                              | 8x1           | LUT            | 
|layer0_N402 | M1r                              | 8x1           | LUT            | 
|layer0_N403 | M1r                              | 8x2           | LUT            | 
|layer0_N404 | M1r                              | 8x1           | LUT            | 
|layer0_N405 | M1r                              | 8x1           | LUT            | 
|layer0_N406 | M1r                              | 8x1           | LUT            | 
|layer0_N407 | M1r                              | 8x2           | LUT            | 
|layer0_N408 | M1r                              | 8x2           | LUT            | 
|layer0_N409 | M1r                              | 8x2           | LUT            | 
|layer0_N410 | M1r                              | 8x2           | LUT            | 
|layer0_N411 | M1r                              | 8x2           | LUT            | 
|layer0_N412 | M1r                              | 8x2           | LUT            | 
|layer0_N413 | M1r                              | 8x2           | LUT            | 
|layer0_N414 | M1r                              | 8x1           | LUT            | 
|layer0_N415 | M1r                              | 8x1           | LUT            | 
|layer0_N416 | M1r                              | 8x2           | LUT            | 
|layer0_N417 | M1r                              | 8x2           | LUT            | 
|layer0_N418 | M1r                              | 8x1           | LUT            | 
|layer0_N419 | M1r                              | 8x2           | LUT            | 
|layer0_N420 | M1r                              | 8x1           | LUT            | 
|layer0_N421 | M1r                              | 8x2           | LUT            | 
|layer0_N422 | M1r                              | 8x1           | LUT            | 
|layer0_N423 | M1r                              | 8x2           | LUT            | 
|layer0_N424 | M1r                              | 8x2           | LUT            | 
|layer0_N425 | M1r                              | 8x2           | LUT            | 
|layer0_N426 | M1r                              | 8x2           | LUT            | 
|layer0_N427 | M1r                              | 8x1           | LUT            | 
|layer0_N428 | M1r                              | 8x1           | LUT            | 
|layer0_N429 | M1r                              | 8x2           | LUT            | 
|layer0_N430 | M1r                              | 8x2           | LUT            | 
|layer0_N431 | M1r                              | 8x2           | LUT            | 
|layer0_N432 | M1r                              | 8x2           | LUT            | 
|layer0_N433 | M1r                              | 8x1           | LUT            | 
|layer0_N434 | M1r                              | 8x2           | LUT            | 
|layer0_N435 | M1r                              | 8x1           | LUT            | 
|layer0_N436 | M1r                              | 8x2           | LUT            | 
|layer0_N437 | M1r                              | 8x2           | LUT            | 
|layer0_N438 | M1r                              | 8x1           | LUT            | 
|layer0_N439 | M1r                              | 8x1           | LUT            | 
|layer0_N440 | M1r                              | 8x1           | LUT            | 
|layer0_N441 | M1r                              | 8x2           | LUT            | 
|layer0_N442 | M1r                              | 8x1           | LUT            | 
|layer0_N443 | M1r                              | 8x2           | LUT            | 
|layer0_N444 | M1r                              | 8x2           | LUT            | 
|layer0_N445 | M1r                              | 8x2           | LUT            | 
|layer0_N446 | M1r                              | 8x2           | LUT            | 
|layer0_N447 | M1r                              | 8x2           | LUT            | 
|layer0_N448 | M1r                              | 8x2           | LUT            | 
|layer0_N449 | M1r                              | 8x2           | LUT            | 
|layer0_N450 | M1r                              | 8x1           | LUT            | 
|layer0_N451 | M1r                              | 8x1           | LUT            | 
|layer0_N452 | M1r                              | 8x2           | LUT            | 
|layer0_N453 | M1r                              | 8x2           | LUT            | 
|layer0_N454 | M1r                              | 8x2           | LUT            | 
|layer0_N455 | M1r                              | 8x2           | LUT            | 
|layer0_N456 | M1r                              | 8x2           | LUT            | 
|layer0_N457 | M1r                              | 8x2           | LUT            | 
|layer0_N458 | M1r                              | 8x1           | LUT            | 
|layer0_N459 | M1r                              | 8x1           | LUT            | 
|layer0_N460 | M1r                              | 8x2           | LUT            | 
|layer0_N461 | M1r                              | 8x2           | LUT            | 
|layer0_N462 | M1r                              | 8x1           | LUT            | 
|layer0_N463 | M1r                              | 8x2           | LUT            | 
|layer0_N464 | M1r                              | 8x2           | LUT            | 
|layer0_N465 | M1r                              | 8x2           | LUT            | 
|layer0_N466 | M1r                              | 8x2           | LUT            | 
|layer0_N467 | M1r                              | 8x2           | LUT            | 
|layer0_N468 | M1r                              | 8x2           | LUT            | 
|layer0_N469 | M1r                              | 8x1           | LUT            | 
|layer0_N470 | M1r                              | 8x2           | LUT            | 
|layer0_N471 | M1r                              | 8x1           | LUT            | 
|layer0_N472 | M1r                              | 8x2           | LUT            | 
|layer0_N473 | M1r                              | 8x2           | LUT            | 
|layer0_N474 | M1r                              | 8x2           | LUT            | 
|layer0_N475 | M1r                              | 8x1           | LUT            | 
|layer0_N476 | M1r                              | 8x2           | LUT            | 
|layer0_N477 | M1r                              | 8x2           | LUT            | 
|layer0_N478 | M1r                              | 8x2           | LUT            | 
|layer0_N479 | M1r                              | 8x2           | LUT            | 
|layer0_N480 | M1r                              | 8x2           | LUT            | 
|layer0_N481 | M1r                              | 8x2           | LUT            | 
|layer0_N482 | M1r                              | 8x2           | LUT            | 
|layer0_N483 | M1r                              | 8x2           | LUT            | 
|layer0_N484 | M1r                              | 8x2           | LUT            | 
|layer0_N485 | M1r                              | 8x2           | LUT            | 
|layer0_N486 | M1r                              | 8x1           | LUT            | 
|layer0_N487 | M1r                              | 8x2           | LUT            | 
|layer0_N488 | M1r                              | 8x2           | LUT            | 
|layer0_N489 | M1r                              | 8x1           | LUT            | 
|layer0_N490 | M1r                              | 8x1           | LUT            | 
|layer0_N491 | M1r                              | 8x2           | LUT            | 
|layer0_N492 | M1r                              | 8x2           | LUT            | 
|layer0_N493 | M1r                              | 8x2           | LUT            | 
|layer0_N494 | M1r                              | 8x2           | LUT            | 
|layer0_N495 | M1r                              | 8x2           | LUT            | 
|layer0_N496 | M1r                              | 8x2           | LUT            | 
|layer0_N497 | M1r                              | 8x2           | LUT            | 
|layer0_N498 | M1r                              | 8x2           | LUT            | 
|layer0_N499 | M1r                              | 8x1           | LUT            | 
|layer0_N500 | M1r                              | 8x1           | LUT            | 
|layer0_N501 | M1r                              | 8x2           | LUT            | 
|layer0_N502 | M1r                              | 8x2           | LUT            | 
|layer0_N503 | M1r                              | 8x2           | LUT            | 
|layer0_N504 | M1r                              | 8x2           | LUT            | 
|layer0_N505 | M1r                              | 8x2           | LUT            | 
|layer0_N506 | M1r                              | 8x1           | LUT            | 
|layer0_N507 | M1r                              | 8x1           | LUT            | 
|layer0_N508 | M1r                              | 8x1           | LUT            | 
|layer0_N509 | M1r                              | 8x1           | LUT            | 
|layer0_N510 | M1r                              | 8x2           | LUT            | 
|layer0_N511 | M1r                              | 8x1           | LUT            | 
|layer0_N512 | M1r                              | 8x2           | LUT            | 
|layer0_N513 | M1r                              | 8x2           | LUT            | 
|layer0_N514 | M1r                              | 8x2           | LUT            | 
|layer0_N515 | M1r                              | 8x1           | LUT            | 
|layer0_N516 | M1r                              | 8x1           | LUT            | 
|layer0_N517 | M1r                              | 8x2           | LUT            | 
|layer0_N518 | M1r                              | 8x2           | LUT            | 
|layer0_N519 | M1r                              | 8x2           | LUT            | 
|layer0_N520 | M1r                              | 8x1           | LUT            | 
|layer0_N521 | M1r                              | 8x2           | LUT            | 
|layer0_N522 | M1r                              | 8x2           | LUT            | 
|layer0_N523 | M1r                              | 8x2           | LUT            | 
|layer0_N524 | M1r                              | 8x2           | LUT            | 
|layer0_N525 | M1r                              | 8x1           | LUT            | 
|layer0_N526 | M1r                              | 8x2           | LUT            | 
|layer0_N527 | M1r                              | 8x2           | LUT            | 
|layer0_N528 | M1r                              | 8x2           | LUT            | 
|layer0_N529 | M1r                              | 8x1           | LUT            | 
|layer0_N530 | M1r                              | 8x2           | LUT            | 
|layer0_N531 | M1r                              | 8x2           | LUT            | 
|layer0_N532 | M1r                              | 8x2           | LUT            | 
|layer0_N533 | M1r                              | 8x2           | LUT            | 
|layer0_N534 | M1r                              | 8x2           | LUT            | 
|layer0_N535 | M1r                              | 8x1           | LUT            | 
|layer0_N536 | M1r                              | 8x1           | LUT            | 
|layer0_N537 | M1r                              | 8x2           | LUT            | 
|layer0_N538 | M1r                              | 8x2           | LUT            | 
|layer0_N539 | M1r                              | 8x1           | LUT            | 
|layer0_N540 | M1r                              | 8x2           | LUT            | 
|layer0_N541 | M1r                              | 8x2           | LUT            | 
|layer0_N542 | M1r                              | 8x2           | LUT            | 
|layer0_N543 | M1r                              | 8x2           | LUT            | 
|layer0_N544 | M1r                              | 8x2           | LUT            | 
|layer0_N545 | M1r                              | 8x2           | LUT            | 
|layer0_N546 | M1r                              | 8x1           | LUT            | 
|layer0_N547 | M1r                              | 8x2           | LUT            | 
|layer0_N548 | M1r                              | 8x2           | LUT            | 
|layer0_N549 | M1r                              | 8x1           | LUT            | 
|layer0_N550 | M1r                              | 8x1           | LUT            | 
|layer0_N551 | M1r                              | 8x1           | LUT            | 
|layer0_N552 | M1r                              | 8x1           | LUT            | 
|layer0_N553 | M1r                              | 8x2           | LUT            | 
|layer0_N554 | M1r                              | 8x2           | LUT            | 
|layer0_N555 | M1r                              | 8x2           | LUT            | 
|layer0_N556 | M1r                              | 8x2           | LUT            | 
|layer0_N557 | M1r                              | 8x1           | LUT            | 
|layer0_N558 | M1r                              | 8x1           | LUT            | 
|layer0_N559 | M1r                              | 8x2           | LUT            | 
|layer0_N560 | M1r                              | 8x2           | LUT            | 
|layer0_N561 | M1r                              | 8x1           | LUT            | 
|layer0_N562 | M1r                              | 8x1           | LUT            | 
|layer0_N563 | M1r                              | 8x2           | LUT            | 
|layer0_N564 | M1r                              | 8x2           | LUT            | 
|layer0_N565 | M1r                              | 8x1           | LUT            | 
|layer0_N566 | M1r                              | 8x1           | LUT            | 
|layer0_N567 | M1r                              | 8x2           | LUT            | 
|layer0_N568 | M1r                              | 8x1           | LUT            | 
|layer0_N569 | M1r                              | 8x1           | LUT            | 
|layer0_N570 | M1r                              | 8x2           | LUT            | 
|layer0_N571 | M1r                              | 8x2           | LUT            | 
|layer0_N572 | M1r                              | 8x2           | LUT            | 
|layer0_N573 | M1r                              | 8x2           | LUT            | 
|layer0_N574 | M1r                              | 8x1           | LUT            | 
|layer0_N575 | M1r                              | 8x2           | LUT            | 
|layer0_N576 | M1r                              | 8x2           | LUT            | 
|layer0_N577 | M1r                              | 8x2           | LUT            | 
|layer0_N578 | M1r                              | 8x2           | LUT            | 
|layer0_N579 | M1r                              | 8x2           | LUT            | 
|layer0_N580 | M1r                              | 8x1           | LUT            | 
|layer0_N581 | M1r                              | 8x2           | LUT            | 
|layer0_N582 | M1r                              | 8x2           | LUT            | 
|layer0_N583 | M1r                              | 8x2           | LUT            | 
|layer0_N584 | M1r                              | 8x2           | LUT            | 
|layer0_N585 | M1r                              | 8x1           | LUT            | 
|layer0_N586 | M1r                              | 8x1           | LUT            | 
|layer0_N587 | M1r                              | 8x1           | LUT            | 
|layer0_N588 | M1r                              | 8x1           | LUT            | 
|layer0_N589 | M1r                              | 8x1           | LUT            | 
|layer0_N590 | M1r                              | 8x1           | LUT            | 
|layer0_N591 | M1r                              | 8x2           | LUT            | 
|layer0_N592 | M1r                              | 8x1           | LUT            | 
|layer1_N0   | M1r                              | 64x2          | LUT            | 
|layer1_N1   | M1r                              | 64x2          | LUT            | 
|layer1_N2   | M1r                              | 64x2          | LUT            | 
|layer1_N3   | M1r                              | 64x2          | LUT            | 
|layer1_N4   | M1r                              | 64x2          | LUT            | 
|layer1_N5   | M1r                              | 64x2          | LUT            | 
|layer1_N6   | M1r                              | 64x2          | LUT            | 
|layer1_N7   | M1r                              | 64x2          | LUT            | 
|layer1_N8   | M1r                              | 64x2          | LUT            | 
|layer1_N9   | M1r                              | 64x2          | LUT            | 
|layer1_N10  | M1r                              | 64x2          | LUT            | 
|layer1_N11  | M1r                              | 64x1          | LUT            | 
|layer1_N12  | M1r                              | 64x2          | LUT            | 
|layer1_N13  | M1r                              | 64x2          | LUT            | 
|layer1_N14  | M1r                              | 64x2          | LUT            | 
|layer1_N15  | M1r                              | 64x2          | LUT            | 
|layer1_N16  | M1r                              | 64x2          | LUT            | 
|layer1_N17  | M1r                              | 64x2          | LUT            | 
|layer1_N18  | M1r                              | 64x2          | LUT            | 
|layer1_N19  | M1r                              | 64x2          | LUT            | 
|layer1_N20  | M1r                              | 64x2          | LUT            | 
|layer1_N21  | M1r                              | 64x2          | LUT            | 
|layer1_N22  | M1r                              | 64x2          | LUT            | 
|layer1_N23  | M1r                              | 64x2          | LUT            | 
|layer1_N24  | M1r                              | 64x2          | LUT            | 
|layer1_N25  | M1r                              | 64x2          | LUT            | 
|layer1_N26  | M1r                              | 64x2          | LUT            | 
|layer1_N27  | M1r                              | 64x2          | LUT            | 
|layer1_N28  | M1r                              | 64x2          | LUT            | 
|layer1_N29  | M1r                              | 64x2          | LUT            | 
|layer1_N30  | M1r                              | 64x2          | LUT            | 
|layer1_N31  | M1r                              | 64x2          | LUT            | 
|layer1_N32  | M1r                              | 64x2          | LUT            | 
|layer1_N33  | M1r                              | 64x2          | LUT            | 
|layer1_N34  | M1r                              | 64x2          | LUT            | 
|layer1_N35  | M1r                              | 64x2          | LUT            | 
|layer1_N36  | M1r                              | 64x2          | LUT            | 
|layer1_N37  | M1r                              | 64x2          | LUT            | 
|layer1_N38  | M1r                              | 64x2          | LUT            | 
|layer1_N39  | M1r                              | 64x2          | LUT            | 
|layer1_N40  | M1r                              | 64x2          | LUT            | 
|layer1_N41  | M1r                              | 64x2          | LUT            | 
|layer1_N42  | M1r                              | 64x2          | LUT            | 
|layer1_N43  | M1r                              | 64x2          | LUT            | 
|layer1_N44  | M1r                              | 64x2          | LUT            | 
|layer1_N45  | M1r                              | 64x2          | LUT            | 
|layer1_N46  | M1r                              | 64x2          | LUT            | 
|layer1_N47  | M1r                              | 64x2          | LUT            | 
|layer1_N48  | M1r                              | 64x2          | LUT            | 
|layer1_N49  | M1r                              | 64x2          | LUT            | 
|layer1_N50  | M1r                              | 64x2          | LUT            | 
|layer1_N51  | M1r                              | 64x2          | LUT            | 
|layer1_N52  | M1r                              | 64x2          | LUT            | 
|layer1_N53  | M1r                              | 64x2          | LUT            | 
|layer1_N54  | M1r                              | 64x2          | LUT            | 
|layer1_N55  | M1r                              | 64x2          | LUT            | 
|layer1_N56  | M1r                              | 64x2          | LUT            | 
|layer1_N57  | M1r                              | 64x2          | LUT            | 
|layer1_N58  | M1r                              | 64x2          | LUT            | 
|layer1_N59  | M1r                              | 64x2          | LUT            | 
|layer1_N60  | M1r                              | 64x2          | LUT            | 
|layer1_N61  | M1r                              | 64x2          | LUT            | 
|layer1_N62  | M1r                              | 64x2          | LUT            | 
|layer1_N63  | M1r                              | 64x2          | LUT            | 
|layer1_N64  | M1r                              | 64x2          | LUT            | 
|layer1_N65  | M1r                              | 64x2          | LUT            | 
|layer1_N66  | M1r                              | 64x2          | LUT            | 
|layer1_N67  | M1r                              | 64x2          | LUT            | 
|layer1_N68  | M1r                              | 64x2          | LUT            | 
|layer1_N69  | M1r                              | 64x2          | LUT            | 
|layer1_N70  | M1r                              | 64x2          | LUT            | 
|layer1_N71  | M1r                              | 64x2          | LUT            | 
|layer1_N72  | M1r                              | 64x2          | LUT            | 
|layer1_N73  | M1r                              | 64x2          | LUT            | 
|layer1_N74  | M1r                              | 64x2          | LUT            | 
|layer1_N75  | M1r                              | 64x2          | LUT            | 
|layer1_N76  | M1r                              | 64x2          | LUT            | 
|layer1_N77  | M1r                              | 64x2          | LUT            | 
|layer1_N78  | M1r                              | 64x2          | LUT            | 
|layer1_N79  | M1r                              | 64x2          | LUT            | 
|layer1_N80  | M1r                              | 64x2          | LUT            | 
|layer1_N81  | M1r                              | 64x2          | LUT            | 
|layer1_N82  | M1r                              | 64x2          | LUT            | 
|layer1_N83  | M1r                              | 64x2          | LUT            | 
|layer1_N84  | M1r                              | 64x2          | LUT            | 
|layer1_N85  | M1r                              | 64x2          | LUT            | 
|layer1_N86  | M1r                              | 64x2          | LUT            | 
|layer1_N87  | M1r                              | 64x2          | LUT            | 
|layer1_N88  | M1r                              | 64x2          | LUT            | 
|layer1_N89  | M1r                              | 64x2          | LUT            | 
|layer1_N90  | M1r                              | 64x2          | LUT            | 
|layer1_N91  | M1r                              | 64x2          | LUT            | 
|layer1_N92  | M1r                              | 64x2          | LUT            | 
|layer1_N93  | M1r                              | 64x2          | LUT            | 
|layer1_N94  | M1r                              | 64x2          | LUT            | 
|layer1_N95  | M1r                              | 64x2          | LUT            | 
|layer1_N96  | M1r                              | 64x2          | LUT            | 
|layer1_N97  | M1r                              | 64x2          | LUT            | 
|layer1_N98  | M1r                              | 64x2          | LUT            | 
|layer1_N99  | M1r                              | 64x2          | LUT            | 
|layer2_N0   | M1r                              | 64x2          | LUT            | 
|layer2_N1   | M1r                              | 64x2          | LUT            | 
|layer2_N2   | M1r                              | 64x2          | LUT            | 
|layer2_N3   | M1r                              | 64x2          | LUT            | 
|layer2_N4   | M1r                              | 64x2          | LUT            | 
|layer2_N5   | M1r                              | 64x2          | LUT            | 
|layer2_N6   | M1r                              | 64x2          | LUT            | 
|layer2_N7   | M1r                              | 64x2          | LUT            | 
|layer2_N8   | M1r                              | 64x2          | LUT            | 
|layer2_N9   | M1r                              | 64x2          | LUT            | 
|layer2_N10  | M1r                              | 64x2          | LUT            | 
|layer2_N11  | M1r                              | 64x2          | LUT            | 
|layer2_N12  | M1r                              | 64x2          | LUT            | 
|layer2_N13  | M1r                              | 64x2          | LUT            | 
|layer2_N14  | M1r                              | 64x2          | LUT            | 
|layer2_N15  | M1r                              | 64x2          | LUT            | 
|layer2_N16  | M1r                              | 64x2          | LUT            | 
|layer2_N17  | M1r                              | 64x2          | LUT            | 
|layer2_N18  | M1r                              | 64x2          | LUT            | 
|layer2_N19  | M1r                              | 64x2          | LUT            | 
|layer3_N0   | M1r                              | 256x2         | LUT            | 
|layer3_N1   | M1r                              | 256x2         | LUT            | 
|layer3_N2   | M1r                              | 256x2         | LUT            | 
|layer3_N3   | M1r                              | 256x2         | LUT            | 
|layer3_N4   | M1r                              | 256x2         | LUT            | 
|layer3_N5   | M1r                              | 256x2         | LUT            | 
|logicnet    | layer0_inst/layer0_N3_inst/M1r   | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N65_inst/M1r  | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N365_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N366_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N367_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N368_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N369_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N370_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N371_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N372_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N373_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N374_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N375_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N376_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N377_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N378_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N379_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N380_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N381_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N382_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N383_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N384_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N385_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N386_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N387_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N388_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N389_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N390_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N391_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N392_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N393_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N394_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N395_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N396_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N397_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N398_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N399_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N400_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N401_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N402_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N403_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N404_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N405_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N406_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N407_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N408_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N409_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N410_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N411_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N412_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N413_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N414_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N415_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N416_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N417_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N418_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N419_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N420_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N421_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N422_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N423_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N424_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N425_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N426_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N427_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N428_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N429_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N430_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N431_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N432_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N433_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N434_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N435_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N436_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N437_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N438_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N439_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N440_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N441_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N442_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N443_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N444_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N445_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N446_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N447_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N448_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N449_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N450_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N451_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N452_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N453_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N454_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N455_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N456_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N457_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N458_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N459_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N460_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N461_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N462_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N463_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N464_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N465_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N466_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N467_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N468_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N469_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N470_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N471_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N472_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N473_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N474_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N475_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N476_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N477_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N478_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N479_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N480_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N481_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N482_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N483_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N484_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N485_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N486_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N487_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N488_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N489_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N490_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N491_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N492_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N493_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N494_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N495_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N496_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N497_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N498_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N499_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N500_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N501_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N502_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N503_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N504_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N505_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N506_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N507_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N508_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N509_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N510_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N511_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N512_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N513_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N514_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N515_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N516_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N517_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N518_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N519_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N520_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N521_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N522_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N523_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N524_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N525_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N526_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N527_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N528_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N529_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N530_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N531_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N532_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N533_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N534_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N535_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N536_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N537_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N538_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N539_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N540_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N541_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N542_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N543_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N544_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N545_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N546_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N547_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N548_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N549_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N550_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N551_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N552_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N553_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N554_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N555_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N556_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N557_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N558_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N559_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N560_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N561_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N562_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N563_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N564_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N565_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N566_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N567_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N568_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N569_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N570_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N571_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N572_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N573_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N574_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N575_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N576_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N577_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N578_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N579_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N580_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N581_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N582_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N583_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N584_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N585_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N586_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N587_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N588_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N589_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N590_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer0_inst/layer0_N591_inst/M1r | 8x2           | LUT            | 
|logicnet    | layer0_inst/layer0_N592_inst/M1r | 8x1           | LUT            | 
|logicnet    | layer1_inst/layer1_N0_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N1_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N2_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N3_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N4_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N5_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N6_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N7_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N8_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N9_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N10_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N11_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N12_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N13_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N14_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N15_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N16_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N17_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N18_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N19_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N20_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N21_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N22_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N23_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N24_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N25_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N26_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N27_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N28_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N29_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N30_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N31_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N32_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N33_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N34_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N35_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N36_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N37_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N38_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N39_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N40_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N41_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N42_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N43_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N44_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N45_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N46_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N47_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N48_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N49_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N50_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N51_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N52_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N53_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N54_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N55_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N56_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N57_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N58_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N59_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N60_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N61_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N62_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N63_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N64_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N65_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N66_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N67_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N68_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N69_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N70_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N71_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N72_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N73_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N74_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N75_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N76_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N77_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N78_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N79_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N80_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N81_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N82_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N83_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N84_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N85_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N86_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N87_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N88_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N89_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N90_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N91_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N92_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N93_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N94_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N95_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N96_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N97_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N98_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer1_inst/layer1_N99_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N0_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N1_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N2_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N3_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N4_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N5_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N6_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N7_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N8_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N9_inst/M1r   | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N10_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N11_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N12_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N13_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N14_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N15_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N16_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N17_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N18_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer2_inst/layer2_N19_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer3_inst/layer3_N0_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N1_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N2_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N3_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N4_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N5_inst/M1r   | 256x2         | LUT            | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 4034.734 ; gain = 826.660 ; free physical = 90446 ; free virtual = 104314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 4054.766 ; gain = 846.691 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5816] Retiming module `logicnet`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `logicnet' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 4054.766 ; gain = 846.691 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    10|
|2     |LUT2  |    42|
|3     |LUT3  |    35|
|4     |LUT4  |     5|
|5     |LUT5  |    16|
|6     |LUT6  |    89|
|7     |MUXF7 |     7|
|8     |MUXF8 |     3|
|9     |FDRE  |   365|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.703 ; gain = 852.629 ; free physical = 90428 ; free virtual = 104297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 4060.703 ; gain = 693.004 ; free physical = 90459 ; free virtual = 104328
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.711 ; gain = 852.629 ; free physical = 90459 ; free virtual = 104328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4076.641 ; gain = 0.000 ; free physical = 90536 ; free virtual = 104404
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4132.930 ; gain = 0.000 ; free physical = 90442 ; free virtual = 104311
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f96eeac3
INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4132.930 ; gain = 1376.219 ; free physical = 90629 ; free virtual = 104499
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/experiments/6_classification_sample/cybernid_sparse_big/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file logicnet_utilization_synth.rpt -pb logicnet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 12:31:31 2024...
