Classic Timing Analyzer report for DECjishuqi
Sun May 16 14:27:03 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.289 ns                                      ; inst1 ; OF    ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2 ; inst3 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2  ; inst3  ; CLK        ; CLK      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst23 ; inst2  ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst23 ; inst3  ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst23 ; inst1  ; CLK        ; CLK      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst1  ; inst2  ; CLK        ; CLK      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst1  ; inst3  ; CLK        ; CLK      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst1  ; inst1  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst23 ; inst23 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst3  ; inst3  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2  ; inst2  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 11.289 ns  ; inst1  ; OF ; CLK        ;
; N/A   ; None         ; 11.287 ns  ; inst1  ; OG ; CLK        ;
; N/A   ; None         ; 10.920 ns  ; inst1  ; OB ; CLK        ;
; N/A   ; None         ; 10.909 ns  ; inst1  ; OC ; CLK        ;
; N/A   ; None         ; 10.907 ns  ; inst1  ; OA ; CLK        ;
; N/A   ; None         ; 10.894 ns  ; inst1  ; OE ; CLK        ;
; N/A   ; None         ; 10.116 ns  ; inst2  ; OF ; CLK        ;
; N/A   ; None         ; 10.114 ns  ; inst2  ; OG ; CLK        ;
; N/A   ; None         ; 10.041 ns  ; inst3  ; OG ; CLK        ;
; N/A   ; None         ; 10.041 ns  ; inst3  ; OF ; CLK        ;
; N/A   ; None         ; 9.865 ns   ; inst23 ; OF ; CLK        ;
; N/A   ; None         ; 9.864 ns   ; inst23 ; OG ; CLK        ;
; N/A   ; None         ; 9.757 ns   ; inst2  ; OB ; CLK        ;
; N/A   ; None         ; 9.748 ns   ; inst2  ; OA ; CLK        ;
; N/A   ; None         ; 9.726 ns   ; inst23 ; OD ; CLK        ;
; N/A   ; None         ; 9.721 ns   ; inst23 ; OE ; CLK        ;
; N/A   ; None         ; 9.712 ns   ; inst2  ; OC ; CLK        ;
; N/A   ; None         ; 9.680 ns   ; inst3  ; OB ; CLK        ;
; N/A   ; None         ; 9.672 ns   ; inst3  ; OA ; CLK        ;
; N/A   ; None         ; 9.671 ns   ; inst3  ; OC ; CLK        ;
; N/A   ; None         ; 9.620 ns   ; inst1  ; OD ; CLK        ;
; N/A   ; None         ; 9.499 ns   ; inst23 ; OB ; CLK        ;
; N/A   ; None         ; 9.487 ns   ; inst23 ; OC ; CLK        ;
; N/A   ; None         ; 9.487 ns   ; inst23 ; OA ; CLK        ;
; N/A   ; None         ; 9.427 ns   ; inst2  ; OD ; CLK        ;
; N/A   ; None         ; 9.302 ns   ; inst2  ; OE ; CLK        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun May 16 14:27:03 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DECjishuqi -c DECjishuqi --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 360.1 MHz between source register "inst2" and destination register "inst3"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.241 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N21; Fanout = 10; REG Node = 'inst2'
            Info: 2: + IC(0.482 ns) + CELL(0.651 ns) = 1.133 ns; Loc. = LCCOMB_X26_Y1_N30; Fanout = 1; COMB Node = 'inst3~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.241 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 7; REG Node = 'inst3'
            Info: Total cell delay = 0.759 ns ( 61.16 % )
            Info: Total interconnect delay = 0.482 ns ( 38.84 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.916 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.296 ns) + CELL(0.666 ns) = 3.916 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 7; REG Node = 'inst3'
                Info: Total cell delay = 1.620 ns ( 41.37 % )
                Info: Total interconnect delay = 2.296 ns ( 58.63 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.916 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.296 ns) + CELL(0.666 ns) = 3.916 ns; Loc. = LCFF_X26_Y1_N21; Fanout = 10; REG Node = 'inst2'
                Info: Total cell delay = 1.620 ns ( 41.37 % )
                Info: Total interconnect delay = 2.296 ns ( 58.63 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "CLK" to destination pin "OF" through register "inst1" is 11.289 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.296 ns) + CELL(0.666 ns) = 3.916 ns; Loc. = LCFF_X26_Y1_N29; Fanout = 11; REG Node = 'inst1'
        Info: Total cell delay = 1.620 ns ( 41.37 % )
        Info: Total interconnect delay = 2.296 ns ( 58.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N29; Fanout = 11; REG Node = 'inst1'
        Info: 2: + IC(1.958 ns) + CELL(0.651 ns) = 2.609 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; COMB Node = '7447:inst|86~0'
        Info: 3: + IC(1.224 ns) + CELL(3.236 ns) = 7.069 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'OF'
        Info: Total cell delay = 3.887 ns ( 54.99 % )
        Info: Total interconnect delay = 3.182 ns ( 45.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sun May 16 14:27:03 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


