Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 30 12:02:31 2022
| Host         : ecelwavw132407 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_hex_to_7seg_timing_summary_routed.rpt -pb board_hex_to_7seg_timing_summary_routed.pb -rpx board_hex_to_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : board_hex_to_7seg
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: b_hex_to_7seg/c_c/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.903        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.903        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.352%)  route 3.240ns (79.648%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.970     9.017    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.141 r  b_hex_to_7seg/c_c/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.141    b_hex_to_7seg/c_c/count_0[1]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[1]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)        0.029    15.045    b_hex_to_7seg/c_c/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.828ns (20.357%)  route 3.239ns (79.643%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.969     9.016    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.140 r  b_hex_to_7seg/c_c/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.140    b_hex_to_7seg/c_c/count_0[2]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)        0.031    15.047    b_hex_to_7seg/c_c/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 f  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 f  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.828     8.876    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.000 r  b_hex_to_7seg/c_c/clk_en_i_1/O
                         net (fo=1, routed)           0.000     9.000    b_hex_to_7seg/c_c/clk_en_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y57         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029    15.029    b_hex_to_7seg/c_c/clk_en_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.451ns (63.106%)  route 1.433ns (36.894%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  b_hex_to_7seg/c_c/count_reg[2]/Q
                         net (fo=2, routed)           0.616     6.148    b_hex_to_7seg/c_c/count[2]
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.822 r  b_hex_to_7seg/c_c/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.822    b_hex_to_7seg/c_c/count_reg[4]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  b_hex_to_7seg/c_c/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.936    b_hex_to_7seg/c_c/count_reg[8]_i_2_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  b_hex_to_7seg/c_c/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.050    b_hex_to_7seg/c_c/count_reg[12]_i_2_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  b_hex_to_7seg/c_c/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.164    b_hex_to_7seg/c_c/count_reg[16]_i_2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  b_hex_to_7seg/c_c/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    b_hex_to_7seg/c_c/count_reg[20]_i_2_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  b_hex_to_7seg/c_c/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.392    b_hex_to_7seg/c_c/count_reg[24]_i_2_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  b_hex_to_7seg/c_c/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    b_hex_to_7seg/c_c/count_reg[28]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.840 r  b_hex_to_7seg/c_c/count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.816     8.657    b_hex_to_7seg/c_c/data0[30]
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.303     8.960 r  b_hex_to_7seg/c_c/count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.960    b_hex_to_7seg/c_c/count_0[30]
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.434    14.775    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[30]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y62         FDCE (Setup_fdce_C_D)        0.031    15.043    b_hex_to_7seg/c_c/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 2.337ns (61.852%)  route 1.441ns (38.148%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  b_hex_to_7seg/c_c/count_reg[2]/Q
                         net (fo=2, routed)           0.616     6.148    b_hex_to_7seg/c_c/count[2]
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.822 r  b_hex_to_7seg/c_c/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.822    b_hex_to_7seg/c_c/count_reg[4]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  b_hex_to_7seg/c_c/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.936    b_hex_to_7seg/c_c/count_reg[8]_i_2_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  b_hex_to_7seg/c_c/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.050    b_hex_to_7seg/c_c/count_reg[12]_i_2_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  b_hex_to_7seg/c_c/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.164    b_hex_to_7seg/c_c/count_reg[16]_i_2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  b_hex_to_7seg/c_c/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.278    b_hex_to_7seg/c_c/count_reg[20]_i_2_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  b_hex_to_7seg/c_c/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.392    b_hex_to_7seg/c_c/count_reg[24]_i_2_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.726 r  b_hex_to_7seg/c_c/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.825     8.551    b_hex_to_7seg/c_c/data0[26]
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.303     8.854 r  b_hex_to_7seg/c_c/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.854    b_hex_to_7seg/c_c/count_0[26]
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[26]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X43Y62         FDCE (Setup_fdce_C_D)        0.031    15.028    b_hex_to_7seg/c_c/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.845%)  route 2.962ns (78.155%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.692     8.739    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.863 r  b_hex_to_7seg/c_c/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.863    b_hex_to_7seg/c_c/count_0[3]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[3]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)        0.031    15.047    b_hex_to_7seg/c_c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.856%)  route 2.960ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.690     8.737    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.861 r  b_hex_to_7seg/c_c/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.861    b_hex_to_7seg/c_c/count_0[6]
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[6]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y57         FDCE (Setup_fdce_C_D)        0.031    15.046    b_hex_to_7seg/c_c/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.874%)  route 2.957ns (78.126%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.687     8.734    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.858 r  b_hex_to_7seg/c_c/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.858    b_hex_to_7seg/c_c/count_0[4]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)        0.032    15.048    b_hex_to_7seg/c_c/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.898%)  route 2.953ns (78.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.683     8.730    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.854 r  b_hex_to_7seg/c_c/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.854    b_hex_to_7seg/c_c/count_0[8]
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[8]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y57         FDCE (Setup_fdce_C_D)        0.032    15.047    b_hex_to_7seg/c_c/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.909%)  route 2.951ns (78.091%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     5.073    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y61         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  b_hex_to_7seg/c_c/count_reg[29]/Q
                         net (fo=2, routed)           0.825     6.354    b_hex_to_7seg/c_c/count[29]
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.478 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.445     6.924    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.681     8.728    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.852 r  b_hex_to_7seg/c_c/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.852    b_hex_to_7seg/c_c/count_0[7]
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y57         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[7]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y57         FDCE (Setup_fdce_C_D)        0.031    15.046    b_hex_to_7seg/c_c/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  6.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y57         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  b_hex_to_7seg/c_c/clk_en_reg/Q
                         net (fo=3, routed)           0.168     1.752    b_hex_to_7seg/c_c/CLK
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  b_hex_to_7seg/c_c/clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.797    b_hex_to_7seg/c_c/clk_en_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y57         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091     1.534    b_hex_to_7seg/c_c/clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X46Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  b_hex_to_7seg/c_c/count_reg[0]/Q
                         net (fo=3, routed)           0.186     1.796    b_hex_to_7seg/c_c/count[0]
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  b_hex_to_7seg/c_c/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    b_hex_to_7seg/c_c/count_0[0]
    SLICE_X46Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X46Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y56         FDCE (Hold_fdce_C_D)         0.120     1.565    b_hex_to_7seg/c_c/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.560%)  route 0.265ns (53.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  b_hex_to_7seg/c_c/count_reg[25]/Q
                         net (fo=2, routed)           0.148     1.731    b_hex_to_7seg/c_c/count[25]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.117     1.892    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.937 r  b_hex_to_7seg/c_c/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.937    b_hex_to_7seg/c_c/count_0[27]
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[27]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X43Y62         FDCE (Hold_fdce_C_D)         0.092     1.533    b_hex_to_7seg/c_c/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.912%)  route 0.307ns (57.088%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y58         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  b_hex_to_7seg/c_c/count_reg[10]/Q
                         net (fo=2, routed)           0.182     1.766    b_hex_to_7seg/c_c/count[10]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  b_hex_to_7seg/c_c/count[31]_i_5/O
                         net (fo=32, routed)          0.126     1.937    b_hex_to_7seg/c_c/count[31]_i_5_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  b_hex_to_7seg/c_c/count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.982    b_hex_to_7seg/c_c/count_0[11]
    SLICE_X45Y58         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y58         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[11]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X45Y58         FDCE (Hold_fdce_C_D)         0.091     1.571    b_hex_to_7seg/c_c/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.027%)  route 0.319ns (57.973%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  b_hex_to_7seg/c_c/count_reg[25]/Q
                         net (fo=2, routed)           0.148     1.731    b_hex_to_7seg/c_c/count[25]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.170     1.946    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  b_hex_to_7seg/c_c/count[30]_i_1/O
                         net (fo=1, routed)           0.000     1.991    b_hex_to_7seg/c_c/count_0[30]
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.955    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[30]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X45Y62         FDCE (Hold_fdce_C_D)         0.092     1.569    b_hex_to_7seg/c_c/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.950%)  route 0.320ns (58.050%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  b_hex_to_7seg/c_c/count_reg[25]/Q
                         net (fo=2, routed)           0.148     1.731    b_hex_to_7seg/c_c/count[25]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.171     1.947    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.992 r  b_hex_to_7seg/c_c/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.992    b_hex_to_7seg/c_c/count_0[28]
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.955    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y62         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X45Y62         FDCE (Hold_fdce_C_D)         0.091     1.568    b_hex_to_7seg/c_c/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.786%)  route 0.285ns (55.214%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y60         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  b_hex_to_7seg/c_c/count_reg[17]/Q
                         net (fo=2, routed)           0.145     1.729    b_hex_to_7seg/c_c/count[17]
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  b_hex_to_7seg/c_c/count[31]_i_2/O
                         net (fo=32, routed)          0.140     1.914    b_hex_to_7seg/c_c/count[31]_i_2_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.959 r  b_hex_to_7seg/c_c/count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.959    b_hex_to_7seg/c_c/count_0[24]
    SLICE_X45Y60         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y60         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[24]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.092     1.535    b_hex_to_7seg/c_c/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.073%)  route 0.305ns (56.927%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  b_hex_to_7seg/c_c/count_reg[2]/Q
                         net (fo=2, routed)           0.148     1.735    b_hex_to_7seg/c_c/count[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          0.157     1.937    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  b_hex_to_7seg/c_c/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    b_hex_to_7seg/c_c/count_0[1]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.091     1.536    b_hex_to_7seg/c_c/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (42.992%)  route 0.306ns (57.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  b_hex_to_7seg/c_c/count_reg[2]/Q
                         net (fo=2, routed)           0.148     1.735    b_hex_to_7seg/c_c/count[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          0.158     1.938    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.045     1.983 r  b_hex_to_7seg/c_c/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.983    b_hex_to_7seg/c_c/count_0[2]
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y56         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.092     1.537    b_hex_to_7seg/c_c/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.724%)  route 0.366ns (61.276%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X43Y58         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  b_hex_to_7seg/c_c/count_reg[10]/Q
                         net (fo=2, routed)           0.182     1.766    b_hex_to_7seg/c_c/count[10]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  b_hex_to_7seg/c_c/count[31]_i_5/O
                         net (fo=32, routed)          0.184     1.995    b_hex_to_7seg/c_c/count[31]_i_5_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.045     2.040 r  b_hex_to_7seg/c_c/count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.040    b_hex_to_7seg/c_c/count_0[20]
    SLICE_X45Y60         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    b_hex_to_7seg/c_c/count_reg[31]_0
    SLICE_X45Y60         FDCE                                         r  b_hex_to_7seg/c_c/count_reg[20]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.092     1.571    b_hex_to_7seg/c_c/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   b_hex_to_7seg/c_c/clk_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   b_hex_to_7seg/c_c/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58   b_hex_to_7seg/c_c/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y58   b_hex_to_7seg/c_c/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y58   b_hex_to_7seg/c_c/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y59   b_hex_to_7seg/c_c/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y59   b_hex_to_7seg/c_c/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   b_hex_to_7seg/c_c/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   b_hex_to_7seg/c_c/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   b_hex_to_7seg/c_c/count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y62   b_hex_to_7seg/c_c/count_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y62   b_hex_to_7seg/c_c/count_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y62   b_hex_to_7seg/c_c/count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y62   b_hex_to_7seg/c_c/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y62   b_hex_to_7seg/c_c/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y62   b_hex_to_7seg/c_c/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y57   b_hex_to_7seg/c_c/clk_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   b_hex_to_7seg/c_c/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   b_hex_to_7seg/c_c/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   b_hex_to_7seg/c_c/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   b_hex_to_7seg/c_c/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   b_hex_to_7seg/c_c/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y56   b_hex_to_7seg/c_c/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   b_hex_to_7seg/c_c/count_reg[20]/C



