               ramulator.active_cycles_0           128788220                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           128788220                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           990082803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            7.347624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           128788220                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           129724220                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           990082803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            7.347624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0           104324450                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0           104324450                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           250113698                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.856149                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            53356301                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            53356301                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            65289502                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.484528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            46524394                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            46524394                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            57413575                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.426079                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            49414041                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            49414041                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            60742212                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.450781                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            55570854                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            55570854                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            66668409                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.494761                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            95463068                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            95463068                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           235557741                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.748126                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            51509479                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            51509479                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            63716642                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.472855                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            45571707                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            45571707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            55836735                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.414377                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            46442493                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            46442493                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            57524979                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.426906                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            47561310                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            47561310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            58479385                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.433989                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            93990523                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            93990523                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           232885011                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.728291                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            47277263                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            47277263                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            58784437                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.436252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            47549992                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            47549992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            58993021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.437800                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            45574962                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            45574962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            55764934                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.413844                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            48168676                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            48168676                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            59342619                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.440395                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3           107264367                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3           107264367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           271526353                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            2.015057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            46600705                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            46600705                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            56984710                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.422896                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            48378634                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            48378634                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            60053534                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.445671                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            69792467                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            69792467                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            91697087                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.680504                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            51260736                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            51260736                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            62791022                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.465986                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0          1152379264                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0            87402368                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core            10269053                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core             1439168                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             7663367                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             9962040                                      # Number of row hits for read requests per channel per core
                                     [0]           9962040.0                                      # 
ramulator.read_row_misses_channel_0_core             1245548                                      # Number of row misses for read requests per channel per core
                                     [0]           1245548.0                                      # 
ramulator.read_row_conflicts_channel_0_core             6798338                                      # Number of row conflicts for read requests per channel per core
                                     [0]           6798338.0                                      # 
 ramulator.write_row_hits_channel_0_core              307013                                      # Number of row hits for write requests per channel per core
                                     [0]            307013.0                                      # 
ramulator.write_row_misses_channel_0_core              193620                                      # Number of row misses for write requests per channel per core
                                     [0]            193620.0                                      # 
ramulator.write_row_conflicts_channel_0_core              865029                                      # Number of row conflicts for write requests per channel per core
                                     [0]            865029.0                                      # 
      ramulator.useless_activates_0_core               41725                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          100.114597                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0          1805465539                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           17.790185                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          2397204262                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0           12.352050                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0          1664422622                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            5.438135                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           732781640                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           9962040.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           9962040.0                                      # 
            ramulator.record_read_misses           1245548.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]           1245548.0                                      # 
         ramulator.record_read_conflicts           6798338.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           6798338.0                                      # 
             ramulator.record_write_hits            307013.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            307013.0                                      # 
           ramulator.record_write_misses            193620.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            193620.0                                      # 
        ramulator.record_write_conflicts            865029.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            865029.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           134748695                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            19399651                                      # Number of incoming requests to DRAM
                 ramulator.read_requests            18033989                                      # Number of incoming read requests to DRAM per core
                                     [0]          18033989.0                                      # 
                ramulator.write_requests             1365662                                      # Number of incoming write requests to DRAM per core
                                     [0]           1365662.0                                      # 
       ramulator.ramulator_active_cycles           128788223                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          19399651.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          19399651.0                                      # 
ramulator.incoming_read_reqs_per_channel          18033989.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]          18033989.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          2397204262                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum          1664422622                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           732781640                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           17.790185                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg           12.352050                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            5.438135                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests          18033989.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]          18033989.0                                      # 
         ramulator.record_write_requests           1365662.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1365662.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           359329854                                      # cpu cycle number
            ramulator.record_cycs_core_0           359329854                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           129511703                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
