

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed Feb 18 15:30:09 2026

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    19                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    21                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    22                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    23                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    24   000000                     
    25                           ; Generated 05/12/2024 GMT
    26                           ; 
    27                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    28                           ; All rights reserved.
    29                           ; 
    30                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    31                           ; 
    32                           ; Redistribution and use in source and binary forms, with or without modification, are
    33                           ; permitted provided that the following conditions are met:
    34                           ; 
    35                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    36                           ;        conditions and the following disclaimer.
    37                           ; 
    38                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    39                           ;        of conditions and the following disclaimer in the documentation and/or other
    40                           ;        materials provided with the distribution. Publication is not required when
    41                           ;        this file is used in an embedded application.
    42                           ; 
    43                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    44                           ;        software without specific prior written permission.
    45                           ; 
    46                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    47                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    48                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    49                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    50                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    51                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    52                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    53                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    54                           ; 
    55                           ; 
    56                           ; Code-generator required, PIC18F4321 Definitions
    57                           ; 
    58                           ; SFR Addresses
    59   000FE0                     bsr             equ	4064
    60   000FE9                     fsr0            equ	4073
    61   000FEA                     fsr0h           equ	4074
    62   000FE9                     fsr0l           equ	4073
    63   000FE1                     fsr1            equ	4065
    64   000FE2                     fsr1h           equ	4066
    65   000FE1                     fsr1l           equ	4065
    66   000FD9                     fsr2            equ	4057
    67   000FDA                     fsr2h           equ	4058
    68   000FD9                     fsr2l           equ	4057
    69   000FEF                     indf0           equ	4079
    70   000FE7                     indf1           equ	4071
    71   000FDF                     indf2           equ	4063
    72   000FF2                     intcon          equ	4082
    73   000000                     nvmcon          equ	0
    74   000FF9                     pcl             equ	4089
    75   000FFA                     pclath          equ	4090
    76   000FFB                     pclatu          equ	4091
    77   000FEB                     plusw0          equ	4075
    78   000FE3                     plusw1          equ	4067
    79   000FDB                     plusw2          equ	4059
    80   000FED                     postdec0        equ	4077
    81   000FE5                     postdec1        equ	4069
    82   000FDD                     postdec2        equ	4061
    83   000FEE                     postinc0        equ	4078
    84   000FE6                     postinc1        equ	4070
    85   000FDE                     postinc2        equ	4062
    86   000FEC                     preinc0         equ	4076
    87   000FE4                     preinc1         equ	4068
    88   000FDC                     preinc2         equ	4060
    89   000FF3                     prod            equ	4083
    90   000FF4                     prodh           equ	4084
    91   000FF3                     prodl           equ	4083
    92   000FD8                     status          equ	4056
    93   000FF5                     tablat          equ	4085
    94   000FF6                     tblptr          equ	4086
    95   000FF7                     tblptrh         equ	4087
    96   000FF6                     tblptrl         equ	4086
    97   000FF8                     tblptru         equ	4088
    98   000FFD                     tosl            equ	4093
    99   000FE8                     wreg            equ	4072
   100   000F80                     PORTA           equ	3968	;# 
   101   000F81                     PORTB           equ	3969	;# 
   102   000F82                     PORTC           equ	3970	;# 
   103   000F83                     PORTD           equ	3971	;# 
   104   000F84                     PORTE           equ	3972	;# 
   105   000F89                     LATA            equ	3977	;# 
   106   000F8A                     LATB            equ	3978	;# 
   107   000F8B                     LATC            equ	3979	;# 
   108   000F8C                     LATD            equ	3980	;# 
   109   000F8D                     LATE            equ	3981	;# 
   110   000F92                     TRISA           equ	3986	;# 
   111   000F92                     DDRA            equ	3986	;# 
   112   000F93                     TRISB           equ	3987	;# 
   113   000F93                     DDRB            equ	3987	;# 
   114   000F94                     TRISC           equ	3988	;# 
   115   000F94                     DDRC            equ	3988	;# 
   116   000F95                     TRISD           equ	3989	;# 
   117   000F95                     DDRD            equ	3989	;# 
   118   000F96                     TRISE           equ	3990	;# 
   119   000F96                     DDRE            equ	3990	;# 
   120   000F9B                     OSCTUNE         equ	3995	;# 
   121   000F9D                     PIE1            equ	3997	;# 
   122   000F9E                     PIR1            equ	3998	;# 
   123   000F9F                     IPR1            equ	3999	;# 
   124   000FA0                     PIE2            equ	4000	;# 
   125   000FA1                     PIR2            equ	4001	;# 
   126   000FA2                     IPR2            equ	4002	;# 
   127   000FA6                     EECON1          equ	4006	;# 
   128   000FA7                     EECON2          equ	4007	;# 
   129   000FA8                     EEDATA          equ	4008	;# 
   130   000FA9                     EEADR           equ	4009	;# 
   131   000FAB                     RCSTA           equ	4011	;# 
   132   000FAB                     RCSTA1          equ	4011	;# 
   133   000FAC                     TXSTA           equ	4012	;# 
   134   000FAC                     TXSTA1          equ	4012	;# 
   135   000FAD                     TXREG           equ	4013	;# 
   136   000FAD                     TXREG1          equ	4013	;# 
   137   000FAE                     RCREG           equ	4014	;# 
   138   000FAE                     RCREG1          equ	4014	;# 
   139   000FAF                     SPBRG           equ	4015	;# 
   140   000FAF                     SPBRG1          equ	4015	;# 
   141   000FB0                     SPBRGH          equ	4016	;# 
   142   000FB1                     T3CON           equ	4017	;# 
   143   000FB2                     TMR3            equ	4018	;# 
   144   000FB2                     TMR3L           equ	4018	;# 
   145   000FB3                     TMR3H           equ	4019	;# 
   146   000FB4                     CMCON           equ	4020	;# 
   147   000FB5                     CVRCON          equ	4021	;# 
   148   000FB6                     ECCP1AS         equ	4022	;# 
   149   000FB7                     ECCP1DEL        equ	4023	;# 
   150   000FB7                     PWM1CON         equ	4023	;# 
   151   000FB8                     BAUDCON         equ	4024	;# 
   152   000FB8                     BAUDCTL         equ	4024	;# 
   153   000FBA                     CCP2CON         equ	4026	;# 
   154   000FBB                     CCPR2           equ	4027	;# 
   155   000FBB                     CCPR2L          equ	4027	;# 
   156   000FBC                     CCPR2H          equ	4028	;# 
   157   000FBD                     CCP1CON         equ	4029	;# 
   158   000FBD                     ECCP1CON        equ	4029	;# 
   159   000FBE                     CCPR1           equ	4030	;# 
   160   000FBE                     CCPR1L          equ	4030	;# 
   161   000FBF                     CCPR1H          equ	4031	;# 
   162   000FC0                     ADCON2          equ	4032	;# 
   163   000FC1                     ADCON1          equ	4033	;# 
   164   000FC2                     ADCON0          equ	4034	;# 
   165   000FC3                     ADRES           equ	4035	;# 
   166   000FC3                     ADRESL          equ	4035	;# 
   167   000FC4                     ADRESH          equ	4036	;# 
   168   000FC5                     SSPCON2         equ	4037	;# 
   169   000FC6                     SSPCON1         equ	4038	;# 
   170   000FC7                     SSPSTAT         equ	4039	;# 
   171   000FC8                     SSPADD          equ	4040	;# 
   172   000FC9                     SSPBUF          equ	4041	;# 
   173   000FCA                     T2CON           equ	4042	;# 
   174   000FCB                     PR2             equ	4043	;# 
   175   000FCB                     MEMCON          equ	4043	;# 
   176   000FCC                     TMR2            equ	4044	;# 
   177   000FCD                     T1CON           equ	4045	;# 
   178   000FCE                     TMR1            equ	4046	;# 
   179   000FCE                     TMR1L           equ	4046	;# 
   180   000FCF                     TMR1H           equ	4047	;# 
   181   000FD0                     RCON            equ	4048	;# 
   182   000FD1                     WDTCON          equ	4049	;# 
   183   000FD2                     HLVDCON         equ	4050	;# 
   184   000FD2                     LVDCON          equ	4050	;# 
   185   000FD3                     OSCCON          equ	4051	;# 
   186   000FD5                     T0CON           equ	4053	;# 
   187   000FD6                     TMR0            equ	4054	;# 
   188   000FD6                     TMR0L           equ	4054	;# 
   189   000FD7                     TMR0H           equ	4055	;# 
   190   000FD8                     STATUS          equ	4056	;# 
   191   000FD9                     FSR2            equ	4057	;# 
   192   000FD9                     FSR2L           equ	4057	;# 
   193   000FDA                     FSR2H           equ	4058	;# 
   194   000FDB                     PLUSW2          equ	4059	;# 
   195   000FDC                     PREINC2         equ	4060	;# 
   196   000FDD                     POSTDEC2        equ	4061	;# 
   197   000FDE                     POSTINC2        equ	4062	;# 
   198   000FDF                     INDF2           equ	4063	;# 
   199   000FE0                     BSR             equ	4064	;# 
   200   000FE1                     FSR1            equ	4065	;# 
   201   000FE1                     FSR1L           equ	4065	;# 
   202   000FE2                     FSR1H           equ	4066	;# 
   203   000FE3                     PLUSW1          equ	4067	;# 
   204   000FE4                     PREINC1         equ	4068	;# 
   205   000FE5                     POSTDEC1        equ	4069	;# 
   206   000FE6                     POSTINC1        equ	4070	;# 
   207   000FE7                     INDF1           equ	4071	;# 
   208   000FE8                     WREG            equ	4072	;# 
   209   000FE9                     FSR0            equ	4073	;# 
   210   000FE9                     FSR0L           equ	4073	;# 
   211   000FEA                     FSR0H           equ	4074	;# 
   212   000FEB                     PLUSW0          equ	4075	;# 
   213   000FEC                     PREINC0         equ	4076	;# 
   214   000FED                     POSTDEC0        equ	4077	;# 
   215   000FEE                     POSTINC0        equ	4078	;# 
   216   000FEF                     INDF0           equ	4079	;# 
   217   000FF0                     INTCON3         equ	4080	;# 
   218   000FF1                     INTCON2         equ	4081	;# 
   219   000FF2                     INTCON          equ	4082	;# 
   220   000FF3                     PROD            equ	4083	;# 
   221   000FF3                     PRODL           equ	4083	;# 
   222   000FF4                     PRODH           equ	4084	;# 
   223   000FF5                     TABLAT          equ	4085	;# 
   224   000FF6                     TBLPTR          equ	4086	;# 
   225   000FF6                     TBLPTRL         equ	4086	;# 
   226   000FF7                     TBLPTRH         equ	4087	;# 
   227   000FF8                     TBLPTRU         equ	4088	;# 
   228   000FF9                     PCLAT           equ	4089	;# 
   229   000FF9                     PC              equ	4089	;# 
   230   000FF9                     PCL             equ	4089	;# 
   231   000FFA                     PCLATH          equ	4090	;# 
   232   000FFB                     PCLATU          equ	4091	;# 
   233   000FFC                     STKPTR          equ	4092	;# 
   234   000FFD                     TOS             equ	4093	;# 
   235   000FFD                     TOSL            equ	4093	;# 
   236   000FFE                     TOSH            equ	4094	;# 
   237   000FFF                     TOSU            equ	4095	;# 
   238   000F80                     PORTA           equ	3968	;# 
   239   000F81                     PORTB           equ	3969	;# 
   240   000F82                     PORTC           equ	3970	;# 
   241   000F83                     PORTD           equ	3971	;# 
   242   000F84                     PORTE           equ	3972	;# 
   243   000F89                     LATA            equ	3977	;# 
   244   000F8A                     LATB            equ	3978	;# 
   245   000F8B                     LATC            equ	3979	;# 
   246   000F8C                     LATD            equ	3980	;# 
   247   000F8D                     LATE            equ	3981	;# 
   248   000F92                     TRISA           equ	3986	;# 
   249   000F92                     DDRA            equ	3986	;# 
   250   000F93                     TRISB           equ	3987	;# 
   251   000F93                     DDRB            equ	3987	;# 
   252   000F94                     TRISC           equ	3988	;# 
   253   000F94                     DDRC            equ	3988	;# 
   254   000F95                     TRISD           equ	3989	;# 
   255   000F95                     DDRD            equ	3989	;# 
   256   000F96                     TRISE           equ	3990	;# 
   257   000F96                     DDRE            equ	3990	;# 
   258   000F9B                     OSCTUNE         equ	3995	;# 
   259   000F9D                     PIE1            equ	3997	;# 
   260   000F9E                     PIR1            equ	3998	;# 
   261   000F9F                     IPR1            equ	3999	;# 
   262   000FA0                     PIE2            equ	4000	;# 
   263   000FA1                     PIR2            equ	4001	;# 
   264   000FA2                     IPR2            equ	4002	;# 
   265   000FA6                     EECON1          equ	4006	;# 
   266   000FA7                     EECON2          equ	4007	;# 
   267   000FA8                     EEDATA          equ	4008	;# 
   268   000FA9                     EEADR           equ	4009	;# 
   269   000FAB                     RCSTA           equ	4011	;# 
   270   000FAB                     RCSTA1          equ	4011	;# 
   271   000FAC                     TXSTA           equ	4012	;# 
   272   000FAC                     TXSTA1          equ	4012	;# 
   273   000FAD                     TXREG           equ	4013	;# 
   274   000FAD                     TXREG1          equ	4013	;# 
   275   000FAE                     RCREG           equ	4014	;# 
   276   000FAE                     RCREG1          equ	4014	;# 
   277   000FAF                     SPBRG           equ	4015	;# 
   278   000FAF                     SPBRG1          equ	4015	;# 
   279   000FB0                     SPBRGH          equ	4016	;# 
   280   000FB1                     T3CON           equ	4017	;# 
   281   000FB2                     TMR3            equ	4018	;# 
   282   000FB2                     TMR3L           equ	4018	;# 
   283   000FB3                     TMR3H           equ	4019	;# 
   284   000FB4                     CMCON           equ	4020	;# 
   285   000FB5                     CVRCON          equ	4021	;# 
   286   000FB6                     ECCP1AS         equ	4022	;# 
   287   000FB7                     ECCP1DEL        equ	4023	;# 
   288   000FB7                     PWM1CON         equ	4023	;# 
   289   000FB8                     BAUDCON         equ	4024	;# 
   290   000FB8                     BAUDCTL         equ	4024	;# 
   291   000FBA                     CCP2CON         equ	4026	;# 
   292   000FBB                     CCPR2           equ	4027	;# 
   293   000FBB                     CCPR2L          equ	4027	;# 
   294   000FBC                     CCPR2H          equ	4028	;# 
   295   000FBD                     CCP1CON         equ	4029	;# 
   296   000FBD                     ECCP1CON        equ	4029	;# 
   297   000FBE                     CCPR1           equ	4030	;# 
   298   000FBE                     CCPR1L          equ	4030	;# 
   299   000FBF                     CCPR1H          equ	4031	;# 
   300   000FC0                     ADCON2          equ	4032	;# 
   301   000FC1                     ADCON1          equ	4033	;# 
   302   000FC2                     ADCON0          equ	4034	;# 
   303   000FC3                     ADRES           equ	4035	;# 
   304   000FC3                     ADRESL          equ	4035	;# 
   305   000FC4                     ADRESH          equ	4036	;# 
   306   000FC5                     SSPCON2         equ	4037	;# 
   307   000FC6                     SSPCON1         equ	4038	;# 
   308   000FC7                     SSPSTAT         equ	4039	;# 
   309   000FC8                     SSPADD          equ	4040	;# 
   310   000FC9                     SSPBUF          equ	4041	;# 
   311   000FCA                     T2CON           equ	4042	;# 
   312   000FCB                     PR2             equ	4043	;# 
   313   000FCB                     MEMCON          equ	4043	;# 
   314   000FCC                     TMR2            equ	4044	;# 
   315   000FCD                     T1CON           equ	4045	;# 
   316   000FCE                     TMR1            equ	4046	;# 
   317   000FCE                     TMR1L           equ	4046	;# 
   318   000FCF                     TMR1H           equ	4047	;# 
   319   000FD0                     RCON            equ	4048	;# 
   320   000FD1                     WDTCON          equ	4049	;# 
   321   000FD2                     HLVDCON         equ	4050	;# 
   322   000FD2                     LVDCON          equ	4050	;# 
   323   000FD3                     OSCCON          equ	4051	;# 
   324   000FD5                     T0CON           equ	4053	;# 
   325   000FD6                     TMR0            equ	4054	;# 
   326   000FD6                     TMR0L           equ	4054	;# 
   327   000FD7                     TMR0H           equ	4055	;# 
   328   000FD8                     STATUS          equ	4056	;# 
   329   000FD9                     FSR2            equ	4057	;# 
   330   000FD9                     FSR2L           equ	4057	;# 
   331   000FDA                     FSR2H           equ	4058	;# 
   332   000FDB                     PLUSW2          equ	4059	;# 
   333   000FDC                     PREINC2         equ	4060	;# 
   334   000FDD                     POSTDEC2        equ	4061	;# 
   335   000FDE                     POSTINC2        equ	4062	;# 
   336   000FDF                     INDF2           equ	4063	;# 
   337   000FE0                     BSR             equ	4064	;# 
   338   000FE1                     FSR1            equ	4065	;# 
   339   000FE1                     FSR1L           equ	4065	;# 
   340   000FE2                     FSR1H           equ	4066	;# 
   341   000FE3                     PLUSW1          equ	4067	;# 
   342   000FE4                     PREINC1         equ	4068	;# 
   343   000FE5                     POSTDEC1        equ	4069	;# 
   344   000FE6                     POSTINC1        equ	4070	;# 
   345   000FE7                     INDF1           equ	4071	;# 
   346   000FE8                     WREG            equ	4072	;# 
   347   000FE9                     FSR0            equ	4073	;# 
   348   000FE9                     FSR0L           equ	4073	;# 
   349   000FEA                     FSR0H           equ	4074	;# 
   350   000FEB                     PLUSW0          equ	4075	;# 
   351   000FEC                     PREINC0         equ	4076	;# 
   352   000FED                     POSTDEC0        equ	4077	;# 
   353   000FEE                     POSTINC0        equ	4078	;# 
   354   000FEF                     INDF0           equ	4079	;# 
   355   000FF0                     INTCON3         equ	4080	;# 
   356   000FF1                     INTCON2         equ	4081	;# 
   357   000FF2                     INTCON          equ	4082	;# 
   358   000FF3                     PROD            equ	4083	;# 
   359   000FF3                     PRODL           equ	4083	;# 
   360   000FF4                     PRODH           equ	4084	;# 
   361   000FF5                     TABLAT          equ	4085	;# 
   362   000FF6                     TBLPTR          equ	4086	;# 
   363   000FF6                     TBLPTRL         equ	4086	;# 
   364   000FF7                     TBLPTRH         equ	4087	;# 
   365   000FF8                     TBLPTRU         equ	4088	;# 
   366   000FF9                     PCLAT           equ	4089	;# 
   367   000FF9                     PC              equ	4089	;# 
   368   000FF9                     PCL             equ	4089	;# 
   369   000FFA                     PCLATH          equ	4090	;# 
   370   000FFB                     PCLATU          equ	4091	;# 
   371   000FFC                     STKPTR          equ	4092	;# 
   372   000FFD                     TOS             equ	4093	;# 
   373   000FFD                     TOSL            equ	4093	;# 
   374   000FFE                     TOSH            equ	4094	;# 
   375   000FFF                     TOSU            equ	4095	;# 
   376   000F80                     PORTA           equ	3968	;# 
   377   000F81                     PORTB           equ	3969	;# 
   378   000F82                     PORTC           equ	3970	;# 
   379   000F83                     PORTD           equ	3971	;# 
   380   000F84                     PORTE           equ	3972	;# 
   381   000F89                     LATA            equ	3977	;# 
   382   000F8A                     LATB            equ	3978	;# 
   383   000F8B                     LATC            equ	3979	;# 
   384   000F8C                     LATD            equ	3980	;# 
   385   000F8D                     LATE            equ	3981	;# 
   386   000F92                     TRISA           equ	3986	;# 
   387   000F92                     DDRA            equ	3986	;# 
   388   000F93                     TRISB           equ	3987	;# 
   389   000F93                     DDRB            equ	3987	;# 
   390   000F94                     TRISC           equ	3988	;# 
   391   000F94                     DDRC            equ	3988	;# 
   392   000F95                     TRISD           equ	3989	;# 
   393   000F95                     DDRD            equ	3989	;# 
   394   000F96                     TRISE           equ	3990	;# 
   395   000F96                     DDRE            equ	3990	;# 
   396   000F9B                     OSCTUNE         equ	3995	;# 
   397   000F9D                     PIE1            equ	3997	;# 
   398   000F9E                     PIR1            equ	3998	;# 
   399   000F9F                     IPR1            equ	3999	;# 
   400   000FA0                     PIE2            equ	4000	;# 
   401   000FA1                     PIR2            equ	4001	;# 
   402   000FA2                     IPR2            equ	4002	;# 
   403   000FA6                     EECON1          equ	4006	;# 
   404   000FA7                     EECON2          equ	4007	;# 
   405   000FA8                     EEDATA          equ	4008	;# 
   406   000FA9                     EEADR           equ	4009	;# 
   407   000FAB                     RCSTA           equ	4011	;# 
   408   000FAB                     RCSTA1          equ	4011	;# 
   409   000FAC                     TXSTA           equ	4012	;# 
   410   000FAC                     TXSTA1          equ	4012	;# 
   411   000FAD                     TXREG           equ	4013	;# 
   412   000FAD                     TXREG1          equ	4013	;# 
   413   000FAE                     RCREG           equ	4014	;# 
   414   000FAE                     RCREG1          equ	4014	;# 
   415   000FAF                     SPBRG           equ	4015	;# 
   416   000FAF                     SPBRG1          equ	4015	;# 
   417   000FB0                     SPBRGH          equ	4016	;# 
   418   000FB1                     T3CON           equ	4017	;# 
   419   000FB2                     TMR3            equ	4018	;# 
   420   000FB2                     TMR3L           equ	4018	;# 
   421   000FB3                     TMR3H           equ	4019	;# 
   422   000FB4                     CMCON           equ	4020	;# 
   423   000FB5                     CVRCON          equ	4021	;# 
   424   000FB6                     ECCP1AS         equ	4022	;# 
   425   000FB7                     ECCP1DEL        equ	4023	;# 
   426   000FB7                     PWM1CON         equ	4023	;# 
   427   000FB8                     BAUDCON         equ	4024	;# 
   428   000FB8                     BAUDCTL         equ	4024	;# 
   429   000FBA                     CCP2CON         equ	4026	;# 
   430   000FBB                     CCPR2           equ	4027	;# 
   431   000FBB                     CCPR2L          equ	4027	;# 
   432   000FBC                     CCPR2H          equ	4028	;# 
   433   000FBD                     CCP1CON         equ	4029	;# 
   434   000FBD                     ECCP1CON        equ	4029	;# 
   435   000FBE                     CCPR1           equ	4030	;# 
   436   000FBE                     CCPR1L          equ	4030	;# 
   437   000FBF                     CCPR1H          equ	4031	;# 
   438   000FC0                     ADCON2          equ	4032	;# 
   439   000FC1                     ADCON1          equ	4033	;# 
   440   000FC2                     ADCON0          equ	4034	;# 
   441   000FC3                     ADRES           equ	4035	;# 
   442   000FC3                     ADRESL          equ	4035	;# 
   443   000FC4                     ADRESH          equ	4036	;# 
   444   000FC5                     SSPCON2         equ	4037	;# 
   445   000FC6                     SSPCON1         equ	4038	;# 
   446   000FC7                     SSPSTAT         equ	4039	;# 
   447   000FC8                     SSPADD          equ	4040	;# 
   448   000FC9                     SSPBUF          equ	4041	;# 
   449   000FCA                     T2CON           equ	4042	;# 
   450   000FCB                     PR2             equ	4043	;# 
   451   000FCB                     MEMCON          equ	4043	;# 
   452   000FCC                     TMR2            equ	4044	;# 
   453   000FCD                     T1CON           equ	4045	;# 
   454   000FCE                     TMR1            equ	4046	;# 
   455   000FCE                     TMR1L           equ	4046	;# 
   456   000FCF                     TMR1H           equ	4047	;# 
   457   000FD0                     RCON            equ	4048	;# 
   458   000FD1                     WDTCON          equ	4049	;# 
   459   000FD2                     HLVDCON         equ	4050	;# 
   460   000FD2                     LVDCON          equ	4050	;# 
   461   000FD3                     OSCCON          equ	4051	;# 
   462   000FD5                     T0CON           equ	4053	;# 
   463   000FD6                     TMR0            equ	4054	;# 
   464   000FD6                     TMR0L           equ	4054	;# 
   465   000FD7                     TMR0H           equ	4055	;# 
   466   000FD8                     STATUS          equ	4056	;# 
   467   000FD9                     FSR2            equ	4057	;# 
   468   000FD9                     FSR2L           equ	4057	;# 
   469   000FDA                     FSR2H           equ	4058	;# 
   470   000FDB                     PLUSW2          equ	4059	;# 
   471   000FDC                     PREINC2         equ	4060	;# 
   472   000FDD                     POSTDEC2        equ	4061	;# 
   473   000FDE                     POSTINC2        equ	4062	;# 
   474   000FDF                     INDF2           equ	4063	;# 
   475   000FE0                     BSR             equ	4064	;# 
   476   000FE1                     FSR1            equ	4065	;# 
   477   000FE1                     FSR1L           equ	4065	;# 
   478   000FE2                     FSR1H           equ	4066	;# 
   479   000FE3                     PLUSW1          equ	4067	;# 
   480   000FE4                     PREINC1         equ	4068	;# 
   481   000FE5                     POSTDEC1        equ	4069	;# 
   482   000FE6                     POSTINC1        equ	4070	;# 
   483   000FE7                     INDF1           equ	4071	;# 
   484   000FE8                     WREG            equ	4072	;# 
   485   000FE9                     FSR0            equ	4073	;# 
   486   000FE9                     FSR0L           equ	4073	;# 
   487   000FEA                     FSR0H           equ	4074	;# 
   488   000FEB                     PLUSW0          equ	4075	;# 
   489   000FEC                     PREINC0         equ	4076	;# 
   490   000FED                     POSTDEC0        equ	4077	;# 
   491   000FEE                     POSTINC0        equ	4078	;# 
   492   000FEF                     INDF0           equ	4079	;# 
   493   000FF0                     INTCON3         equ	4080	;# 
   494   000FF1                     INTCON2         equ	4081	;# 
   495   000FF2                     INTCON          equ	4082	;# 
   496   000FF3                     PROD            equ	4083	;# 
   497   000FF3                     PRODL           equ	4083	;# 
   498   000FF4                     PRODH           equ	4084	;# 
   499   000FF5                     TABLAT          equ	4085	;# 
   500   000FF6                     TBLPTR          equ	4086	;# 
   501   000FF6                     TBLPTRL         equ	4086	;# 
   502   000FF7                     TBLPTRH         equ	4087	;# 
   503   000FF8                     TBLPTRU         equ	4088	;# 
   504   000FF9                     PCLAT           equ	4089	;# 
   505   000FF9                     PC              equ	4089	;# 
   506   000FF9                     PCL             equ	4089	;# 
   507   000FFA                     PCLATH          equ	4090	;# 
   508   000FFB                     PCLATU          equ	4091	;# 
   509   000FFC                     STKPTR          equ	4092	;# 
   510   000FFD                     TOS             equ	4093	;# 
   511   000FFD                     TOSL            equ	4093	;# 
   512   000FFE                     TOSH            equ	4094	;# 
   513   000FFF                     TOSU            equ	4095	;# 
   514   000F80                     PORTA           equ	3968	;# 
   515   000F81                     PORTB           equ	3969	;# 
   516   000F82                     PORTC           equ	3970	;# 
   517   000F83                     PORTD           equ	3971	;# 
   518   000F84                     PORTE           equ	3972	;# 
   519   000F89                     LATA            equ	3977	;# 
   520   000F8A                     LATB            equ	3978	;# 
   521   000F8B                     LATC            equ	3979	;# 
   522   000F8C                     LATD            equ	3980	;# 
   523   000F8D                     LATE            equ	3981	;# 
   524   000F92                     TRISA           equ	3986	;# 
   525   000F92                     DDRA            equ	3986	;# 
   526   000F93                     TRISB           equ	3987	;# 
   527   000F93                     DDRB            equ	3987	;# 
   528   000F94                     TRISC           equ	3988	;# 
   529   000F94                     DDRC            equ	3988	;# 
   530   000F95                     TRISD           equ	3989	;# 
   531   000F95                     DDRD            equ	3989	;# 
   532   000F96                     TRISE           equ	3990	;# 
   533   000F96                     DDRE            equ	3990	;# 
   534   000F9B                     OSCTUNE         equ	3995	;# 
   535   000F9D                     PIE1            equ	3997	;# 
   536   000F9E                     PIR1            equ	3998	;# 
   537   000F9F                     IPR1            equ	3999	;# 
   538   000FA0                     PIE2            equ	4000	;# 
   539   000FA1                     PIR2            equ	4001	;# 
   540   000FA2                     IPR2            equ	4002	;# 
   541   000FA6                     EECON1          equ	4006	;# 
   542   000FA7                     EECON2          equ	4007	;# 
   543   000FA8                     EEDATA          equ	4008	;# 
   544   000FA9                     EEADR           equ	4009	;# 
   545   000FAB                     RCSTA           equ	4011	;# 
   546   000FAB                     RCSTA1          equ	4011	;# 
   547   000FAC                     TXSTA           equ	4012	;# 
   548   000FAC                     TXSTA1          equ	4012	;# 
   549   000FAD                     TXREG           equ	4013	;# 
   550   000FAD                     TXREG1          equ	4013	;# 
   551   000FAE                     RCREG           equ	4014	;# 
   552   000FAE                     RCREG1          equ	4014	;# 
   553   000FAF                     SPBRG           equ	4015	;# 
   554   000FAF                     SPBRG1          equ	4015	;# 
   555   000FB0                     SPBRGH          equ	4016	;# 
   556   000FB1                     T3CON           equ	4017	;# 
   557   000FB2                     TMR3            equ	4018	;# 
   558   000FB2                     TMR3L           equ	4018	;# 
   559   000FB3                     TMR3H           equ	4019	;# 
   560   000FB4                     CMCON           equ	4020	;# 
   561   000FB5                     CVRCON          equ	4021	;# 
   562   000FB6                     ECCP1AS         equ	4022	;# 
   563   000FB7                     ECCP1DEL        equ	4023	;# 
   564   000FB7                     PWM1CON         equ	4023	;# 
   565   000FB8                     BAUDCON         equ	4024	;# 
   566   000FB8                     BAUDCTL         equ	4024	;# 
   567   000FBA                     CCP2CON         equ	4026	;# 
   568   000FBB                     CCPR2           equ	4027	;# 
   569   000FBB                     CCPR2L          equ	4027	;# 
   570   000FBC                     CCPR2H          equ	4028	;# 
   571   000FBD                     CCP1CON         equ	4029	;# 
   572   000FBD                     ECCP1CON        equ	4029	;# 
   573   000FBE                     CCPR1           equ	4030	;# 
   574   000FBE                     CCPR1L          equ	4030	;# 
   575   000FBF                     CCPR1H          equ	4031	;# 
   576   000FC0                     ADCON2          equ	4032	;# 
   577   000FC1                     ADCON1          equ	4033	;# 
   578   000FC2                     ADCON0          equ	4034	;# 
   579   000FC3                     ADRES           equ	4035	;# 
   580   000FC3                     ADRESL          equ	4035	;# 
   581   000FC4                     ADRESH          equ	4036	;# 
   582   000FC5                     SSPCON2         equ	4037	;# 
   583   000FC6                     SSPCON1         equ	4038	;# 
   584   000FC7                     SSPSTAT         equ	4039	;# 
   585   000FC8                     SSPADD          equ	4040	;# 
   586   000FC9                     SSPBUF          equ	4041	;# 
   587   000FCA                     T2CON           equ	4042	;# 
   588   000FCB                     PR2             equ	4043	;# 
   589   000FCB                     MEMCON          equ	4043	;# 
   590   000FCC                     TMR2            equ	4044	;# 
   591   000FCD                     T1CON           equ	4045	;# 
   592   000FCE                     TMR1            equ	4046	;# 
   593   000FCE                     TMR1L           equ	4046	;# 
   594   000FCF                     TMR1H           equ	4047	;# 
   595   000FD0                     RCON            equ	4048	;# 
   596   000FD1                     WDTCON          equ	4049	;# 
   597   000FD2                     HLVDCON         equ	4050	;# 
   598   000FD2                     LVDCON          equ	4050	;# 
   599   000FD3                     OSCCON          equ	4051	;# 
   600   000FD5                     T0CON           equ	4053	;# 
   601   000FD6                     TMR0            equ	4054	;# 
   602   000FD6                     TMR0L           equ	4054	;# 
   603   000FD7                     TMR0H           equ	4055	;# 
   604   000FD8                     STATUS          equ	4056	;# 
   605   000FD9                     FSR2            equ	4057	;# 
   606   000FD9                     FSR2L           equ	4057	;# 
   607   000FDA                     FSR2H           equ	4058	;# 
   608   000FDB                     PLUSW2          equ	4059	;# 
   609   000FDC                     PREINC2         equ	4060	;# 
   610   000FDD                     POSTDEC2        equ	4061	;# 
   611   000FDE                     POSTINC2        equ	4062	;# 
   612   000FDF                     INDF2           equ	4063	;# 
   613   000FE0                     BSR             equ	4064	;# 
   614   000FE1                     FSR1            equ	4065	;# 
   615   000FE1                     FSR1L           equ	4065	;# 
   616   000FE2                     FSR1H           equ	4066	;# 
   617   000FE3                     PLUSW1          equ	4067	;# 
   618   000FE4                     PREINC1         equ	4068	;# 
   619   000FE5                     POSTDEC1        equ	4069	;# 
   620   000FE6                     POSTINC1        equ	4070	;# 
   621   000FE7                     INDF1           equ	4071	;# 
   622   000FE8                     WREG            equ	4072	;# 
   623   000FE9                     FSR0            equ	4073	;# 
   624   000FE9                     FSR0L           equ	4073	;# 
   625   000FEA                     FSR0H           equ	4074	;# 
   626   000FEB                     PLUSW0          equ	4075	;# 
   627   000FEC                     PREINC0         equ	4076	;# 
   628   000FED                     POSTDEC0        equ	4077	;# 
   629   000FEE                     POSTINC0        equ	4078	;# 
   630   000FEF                     INDF0           equ	4079	;# 
   631   000FF0                     INTCON3         equ	4080	;# 
   632   000FF1                     INTCON2         equ	4081	;# 
   633   000FF2                     INTCON          equ	4082	;# 
   634   000FF3                     PROD            equ	4083	;# 
   635   000FF3                     PRODL           equ	4083	;# 
   636   000FF4                     PRODH           equ	4084	;# 
   637   000FF5                     TABLAT          equ	4085	;# 
   638   000FF6                     TBLPTR          equ	4086	;# 
   639   000FF6                     TBLPTRL         equ	4086	;# 
   640   000FF7                     TBLPTRH         equ	4087	;# 
   641   000FF8                     TBLPTRU         equ	4088	;# 
   642   000FF9                     PCLAT           equ	4089	;# 
   643   000FF9                     PC              equ	4089	;# 
   644   000FF9                     PCL             equ	4089	;# 
   645   000FFA                     PCLATH          equ	4090	;# 
   646   000FFB                     PCLATU          equ	4091	;# 
   647   000FFC                     STKPTR          equ	4092	;# 
   648   000FFD                     TOS             equ	4093	;# 
   649   000FFD                     TOSL            equ	4093	;# 
   650   000FFE                     TOSH            equ	4094	;# 
   651   000FFF                     TOSU            equ	4095	;# 
   652                           
   653                           	psect	idataCOMRAM
   654   000360                     __pidataCOMRAM:
   655                           	callstack 0
   656                           
   657                           ;initializer for _newDayMessage
   658   000360  4E                 	db	78
   659   000361  65                 	db	101
   660   000362  77                 	db	119
   661   000363  20                 	db	32
   662   000364  64                 	db	100
   663   000365  61                 	db	97
   664   000366  79                 	db	121
   665   000367  20                 	db	32
   666   000368  68                 	db	104
   667   000369  61                 	db	97
   668   00036A  73                 	db	115
   669   00036B  20                 	db	32
   670   00036C  73                 	db	115
   671   00036D  74                 	db	116
   672   00036E  61                 	db	97
   673   00036F  72                 	db	114
   674   000370  74                 	db	116
   675   000371  65                 	db	101
   676   000372  64                 	db	100
   677   000373  21                 	db	33
   678   007F92                     _TMR0IF         set	32658
   679   000FD6                     _TMR0           set	4054
   680   000FD5                     _T0CON          set	4053
   681   000FAD                     _TXREG          set	4013
   682   000FAC                     _TXSTAbits      set	4012
   683   000F89                     _LATAbits       set	3977
   684   000FD0                     _RCONbits       set	4048
   685   000F94                     _TRISCbits      set	3988
   686   000FF2                     _INTCONbits     set	4082
   687                           
   688                           ; #config settings
   689                           
   690                           	psect	cinit
   691   0002D6                     __pcinit:
   692                           	callstack 0
   693   0002D6                     start_initialization:
   694                           	callstack 0
   695   0002D6                     __initialization:
   696                           	callstack 0
   697                           
   698                           ; Initialize objects allocated to COMRAM (20 bytes)
   699                           ; load TBLPTR registers with __pidataCOMRAM
   700   0002D6  0E60               	movlw	low __pidataCOMRAM
   701   0002D8  6EF6               	movwf	tblptrl,c
   702   0002DA  0E03               	movlw	high __pidataCOMRAM
   703   0002DC  6EF7               	movwf	tblptrh,c
   704   0002DE  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   705   0002E0  6EF8               	movwf	tblptru,c
   706   0002E2  EE00  F01E         	lfsr	0,__pdataCOMRAM
   707   0002E6  EE10 F014          	lfsr	1,20
   708   0002EA                     copy_data0:
   709   0002EA  0009               	tblrd		*+
   710   0002EC  CFF5 FFEE          	movff	tablat,postinc0
   711   0002F0  50E5               	movf	postdec1,w,c
   712   0002F2  50E1               	movf	fsr1l,w,c
   713   0002F4  E1FA               	bnz	copy_data0
   714                           
   715                           ; Clear objects allocated to COMRAM (29 bytes)
   716   0002F6  EE00  F001         	lfsr	0,__pbssCOMRAM
   717   0002FA  0E1D               	movlw	29
   718   0002FC                     clear_0:
   719   0002FC  6AEE               	clrf	postinc0,c
   720   0002FE  06E8               	decf	wreg,f,c
   721   000300  E1FD               	bnz	clear_0
   722   000302                     end_of_initialization:
   723                           	callstack 0
   724   000302                     __end_of__initialization:
   725                           	callstack 0
   726   000302  9033               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   727   000304  9233               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   728   000306  0E00               	movlw	low (__Lmediumconst shr (0+16))
   729   000308  6EF8               	movwf	tblptru,c
   730   00030A  0100               	movlb	0
   731   00030C  EFA2  F001         	goto	_main	;jump to C main() function
   732                           
   733                           	psect	bssCOMRAM
   734   000001                     __pbssCOMRAM:
   735                           	callstack 0
   736   000001                     _Timers:
   737                           	callstack 0
   738   000001                     	ds	20
   739   000015                     _Tics:
   740                           	callstack 0
   741   000015                     	ds	4
   742   000019                     eusartMotor@messageIndex:
   743                           	callstack 0
   744   000019                     	ds	1
   745   00001A                     eusartMotor@state:
   746                           	callstack 0
   747   00001A                     	ds	1
   748   00001B                     _confirmedEnablers:
   749                           	callstack 0
   750   00001B                     	ds	1
   751   00001C                     _enablers:
   752                           	callstack 0
   753   00001C                     	ds	1
   754   00001D                     MainControllerMotor@state:
   755                           	callstack 0
   756   00001D                     	ds	1
   757                           
   758                           	psect	dataCOMRAM
   759   00001E                     __pdataCOMRAM:
   760                           	callstack 0
   761   00001E                     _newDayMessage:
   762                           	callstack 0
   763   00001E                     	ds	20
   764                           
   765                           	psect	cstackCOMRAM
   766   000032                     __pcstackCOMRAM:
   767                           	callstack 0
   768   000032                     TI_Init@counter:
   769                           	callstack 0
   770   000032                     
   771                           ; 1 bytes @ 0x0
   772   000032                     	ds	1
   773   000033                     
   774                           ; 1 bytes @ 0x1
   775 ;;
   776 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   777 ;;
   778 ;; *************** function _main *****************
   779 ;; Defined at:
   780 ;;		line 46 in file "main.c"
   781 ;; Parameters:    Size  Location     Type
   782 ;;		None
   783 ;; Auto vars:     Size  Location     Type
   784 ;;		None
   785 ;; Return value:  Size  Location     Type
   786 ;;                  1    wreg      void 
   787 ;; Registers used:
   788 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   789 ;; Tracked objects:
   790 ;;		On entry : 0/0
   791 ;;		On exit  : 0/0
   792 ;;		Unchanged: 0/0
   793 ;; Data sizes:     COMRAM   BANK0   BANK1
   794 ;;      Params:         0       0       0
   795 ;;      Locals:         0       0       0
   796 ;;      Temps:          0       0       0
   797 ;;      Totals:         0       0       0
   798 ;;Total ram usage:        0 bytes
   799 ;; Hardware stack levels required when called: 3
   800 ;; This function calls:
   801 ;;		_MainControllerMotor
   802 ;;		_TI_Init
   803 ;;		_eusartMotor
   804 ;;		_initInterrupts
   805 ;;		_initPorts
   806 ;; This function is called by:
   807 ;;		Startup code after reset
   808 ;; This function uses a non-reentrant model
   809 ;;
   810                           
   811                           	psect	text0
   812   000344                     __ptext0:
   813                           	callstack 0
   814   000344                     _main:
   815                           	callstack 28
   816   000344  ECBE  F001         	call	_initPorts	;wreg free
   817   000348  ECC1  F001         	call	_initInterrupts	;wreg free
   818   00034C  EC88  F001         	call	_TI_Init	;wreg free
   819   000350                     l861:
   820   000350  EC49  F001         	call	_MainControllerMotor	;wreg free
   821   000354  EC01  F001         	call	_eusartMotor	;wreg free
   822   000358  EFA8  F001         	goto	l861
   823   00035C  EF0F  F000         	goto	start
   824   000360                     __end_of_main:
   825                           	callstack 0
   826                           
   827 ;; *************** function _initPorts *****************
   828 ;; Defined at:
   829 ;;		line 35 in file "main.c"
   830 ;; Parameters:    Size  Location     Type
   831 ;;		None
   832 ;; Auto vars:     Size  Location     Type
   833 ;;		None
   834 ;; Return value:  Size  Location     Type
   835 ;;                  1    wreg      void 
   836 ;; Registers used:
   837 ;;		None
   838 ;; Tracked objects:
   839 ;;		On entry : 0/0
   840 ;;		On exit  : 0/0
   841 ;;		Unchanged: 0/0
   842 ;; Data sizes:     COMRAM   BANK0   BANK1
   843 ;;      Params:         0       0       0
   844 ;;      Locals:         0       0       0
   845 ;;      Temps:          0       0       0
   846 ;;      Totals:         0       0       0
   847 ;;Total ram usage:        0 bytes
   848 ;; Hardware stack levels used: 1
   849 ;; Hardware stack levels required when called: 1
   850 ;; This function calls:
   851 ;;		Nothing
   852 ;; This function is called by:
   853 ;;		_main
   854 ;; This function uses a non-reentrant model
   855 ;;
   856                           
   857                           	psect	text1
   858   00037C                     __ptext1:
   859                           	callstack 0
   860   00037C                     _initPorts:
   861                           	callstack 29
   862   00037C                     
   863                           ;main.c: 37:     }
   864   00037C  8C94               	bsf	148,6,c	;volatile
   865                           
   866                           ;main.c: 38: }
   867   00037E  8E94               	bsf	148,7,c	;volatile
   868   000380  0012               	return		;funcret
   869   000382                     __end_of_initPorts:
   870                           	callstack 0
   871                           
   872 ;; *************** function _initInterrupts *****************
   873 ;; Defined at:
   874 ;;		line 41 in file "main.c"
   875 ;; Parameters:    Size  Location     Type
   876 ;;		None
   877 ;; Auto vars:     Size  Location     Type
   878 ;;		None
   879 ;; Return value:  Size  Location     Type
   880 ;;                  1    wreg      void 
   881 ;; Registers used:
   882 ;;		None
   883 ;; Tracked objects:
   884 ;;		On entry : 0/0
   885 ;;		On exit  : 0/0
   886 ;;		Unchanged: 0/0
   887 ;; Data sizes:     COMRAM   BANK0   BANK1
   888 ;;      Params:         0       0       0
   889 ;;      Locals:         0       0       0
   890 ;;      Temps:          0       0       0
   891 ;;      Totals:         0       0       0
   892 ;;Total ram usage:        0 bytes
   893 ;; Hardware stack levels used: 1
   894 ;; Hardware stack levels required when called: 1
   895 ;; This function calls:
   896 ;;		Nothing
   897 ;; This function is called by:
   898 ;;		_main
   899 ;; This function uses a non-reentrant model
   900 ;;
   901                           
   902                           	psect	text2
   903   000382                     __ptext2:
   904                           	callstack 0
   905   000382                     _initInterrupts:
   906                           	callstack 29
   907   000382  8ED0               	bsf	208,7,c	;volatile
   908   000384  0012               	return		;funcret
   909   000386                     __end_of_initInterrupts:
   910                           	callstack 0
   911                           
   912 ;; *************** function _eusartMotor *****************
   913 ;; Defined at:
   914 ;;		line 29 in file "ADT_EUSART.c"
   915 ;; Parameters:    Size  Location     Type
   916 ;;		None
   917 ;; Auto vars:     Size  Location     Type
   918 ;;		None
   919 ;; Return value:  Size  Location     Type
   920 ;;                  1    wreg      void 
   921 ;; Registers used:
   922 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   923 ;; Tracked objects:
   924 ;;		On entry : 0/0
   925 ;;		On exit  : 0/0
   926 ;;		Unchanged: 0/0
   927 ;; Data sizes:     COMRAM   BANK0   BANK1
   928 ;;      Params:         0       0       0
   929 ;;      Locals:         0       0       0
   930 ;;      Temps:          0       0       0
   931 ;;      Totals:         0       0       0
   932 ;;Total ram usage:        0 bytes
   933 ;; Hardware stack levels used: 1
   934 ;; Hardware stack levels required when called: 1
   935 ;; This function calls:
   936 ;;		Nothing
   937 ;; This function is called by:
   938 ;;		_main
   939 ;; This function uses a non-reentrant model
   940 ;;
   941                           
   942                           	psect	text3
   943   000202                     __ptext3:
   944                           	callstack 0
   945   000202                     _eusartMotor:
   946                           	callstack 29
   947   000202                     
   948                           ;ADT_EUSART.c: 31:     static unsigned char state = 0x00;;ADT_EUSART.c: 32:     static u
      +                          nsigned char messageIndex = 0x00;;ADT_EUSART.c: 34:     switch (state) {
   949   000202  EF39  F001         	goto	l851
   950   000206                     l67:
   951                           
   952                           ;ADT_EUSART.c: 39:             TXSTAbits.TXEN = 0;
   953   000206  9AAC               	bcf	172,5,c	;volatile
   954                           
   955                           ;ADT_EUSART.c: 40:             if (enablers & 0x01) {
   956   000208  A01C               	btfss	_enablers^0,0,c
   957   00020A  EF09  F001         	goto	u31
   958   00020E  EF0B  F001         	goto	u30
   959   000212                     u31:
   960   000212  EF0F  F001         	goto	l68
   961   000216                     u30:
   962   000216                     
   963                           ;ADT_EUSART.c: 41:                 state = 0x01;
   964   000216  0E01               	movlw	1
   965   000218  6E1A               	movwf	eusartMotor@state^0,c
   966                           
   967                           ;ADT_EUSART.c: 42:             }
   968   00021A  EF48  F001         	goto	l78
   969   00021E                     l68:
   970   00021E  A21C               	btfss	_enablers^0,1,c
   971   000220  EF14  F001         	goto	u41
   972   000224  EF16  F001         	goto	u40
   973   000228                     u41:
   974   000228  EF48  F001         	goto	l78
   975   00022C                     u40:
   976   00022C                     
   977                           ;ADT_EUSART.c: 44:                 state = 0x02;
   978   00022C  0E02               	movlw	2
   979   00022E  6E1A               	movwf	eusartMotor@state^0,c
   980   000230  EF48  F001         	goto	l78
   981   000234                     l72:
   982                           
   983                           ;ADT_EUSART.c: 51:             TXSTAbits.TXEN = 1;
   984   000234  8AAC               	bsf	172,5,c	;volatile
   985   000236                     
   986                           ;ADT_EUSART.c: 52:             if (messageIndex < 20) {
   987   000236  0E14               	movlw	20
   988   000238  6019               	cpfslt	eusartMotor@messageIndex^0,c
   989   00023A  EF21  F001         	goto	u51
   990   00023E  EF23  F001         	goto	u50
   991   000242                     u51:
   992   000242  EF33  F001         	goto	l73
   993   000246                     u50:
   994   000246                     
   995                           ;ADT_EUSART.c: 54:                 if (TXSTAbits.TRMT == 1) {
   996   000246  A2AC               	btfss	172,1,c	;volatile
   997   000248  EF28  F001         	goto	u61
   998   00024C  EF2A  F001         	goto	u60
   999   000250                     u61:
  1000   000250  EF48  F001         	goto	l78
  1001   000254                     u60:
  1002   000254                     
  1003                           ;ADT_EUSART.c: 55:                     TXREG = newDayMessage[messageIndex++];
  1004   000254  5019               	movf	eusartMotor@messageIndex^0,w,c
  1005   000256  0F1E               	addlw	low _newDayMessage
  1006   000258  6ED9               	movwf	fsr2l,c
  1007   00025A  6ADA               	clrf	fsr2h,c
  1008   00025C  50DF               	movf	indf2,w,c
  1009   00025E  6EAD               	movwf	173,c	;volatile
  1010   000260  2A19               	incf	eusartMotor@messageIndex^0,f,c
  1011   000262  EF48  F001         	goto	l78
  1012   000266                     l73:
  1013                           
  1014                           ;ADT_EUSART.c: 60:                 messageIndex = 0x00;
  1015   000266  6A19               	clrf	eusartMotor@messageIndex^0,c
  1016   000268                     
  1017                           ;ADT_EUSART.c: 61:                 enablers &= 0xFE;
  1018   000268  901C               	bcf	_enablers^0,0,c
  1019                           
  1020                           ;ADT_EUSART.c: 62:                 confirmedEnablers |= 0x01;
  1021   00026A  801B               	bsf	_confirmedEnablers^0,0,c
  1022   00026C                     l847:
  1023                           
  1024                           ;ADT_EUSART.c: 63:                 state = 0x00;
  1025   00026C  6A1A               	clrf	eusartMotor@state^0,c
  1026   00026E  EF48  F001         	goto	l78
  1027   000272                     l851:
  1028   000272  501A               	movf	eusartMotor@state^0,w,c
  1029                           
  1030                           ; Switch size 1, requested type "simple"
  1031                           ; Number of cases is 3, Range of values is 0 to 2
  1032                           ; switch strategies available:
  1033                           ; Name         Instructions Cycles
  1034                           ; simple_byte           10     6 (average)
  1035                           ;	Chosen strategy is simple_byte
  1036   000274  0A00               	xorlw	0	; case 0
  1037   000276  B4D8               	btfsc	status,2,c
  1038   000278  EF03  F001         	goto	l67
  1039   00027C  0A01               	xorlw	1	; case 1
  1040   00027E  B4D8               	btfsc	status,2,c
  1041   000280  EF1A  F001         	goto	l72
  1042   000284  0A03               	xorlw	3	; case 2
  1043   000286  B4D8               	btfsc	status,2,c
  1044   000288  EF48  F001         	goto	l78
  1045   00028C  EF36  F001         	goto	l847
  1046   000290                     l78:
  1047   000290  0012               	return		;funcret
  1048   000292                     __end_of_eusartMotor:
  1049                           	callstack 0
  1050                           
  1051 ;; *************** function _TI_Init *****************
  1052 ;; Defined at:
  1053 ;;		line 36 in file "ADT_TIMER.c"
  1054 ;; Parameters:    Size  Location     Type
  1055 ;;		None
  1056 ;; Auto vars:     Size  Location     Type
  1057 ;;  counter         1    0[COMRAM] unsigned char 
  1058 ;; Return value:  Size  Location     Type
  1059 ;;                  1    wreg      void 
  1060 ;; Registers used:
  1061 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1062 ;; Tracked objects:
  1063 ;;		On entry : 0/0
  1064 ;;		On exit  : 0/0
  1065 ;;		Unchanged: 0/0
  1066 ;; Data sizes:     COMRAM   BANK0   BANK1
  1067 ;;      Params:         0       0       0
  1068 ;;      Locals:         1       0       0
  1069 ;;      Temps:          0       0       0
  1070 ;;      Totals:         1       0       0
  1071 ;;Total ram usage:        1 bytes
  1072 ;; Hardware stack levels used: 1
  1073 ;; Hardware stack levels required when called: 1
  1074 ;; This function calls:
  1075 ;;		Nothing
  1076 ;; This function is called by:
  1077 ;;		_main
  1078 ;; This function uses a non-reentrant model
  1079 ;;
  1080                           
  1081                           	psect	text4
  1082   000310                     __ptext4:
  1083                           	callstack 0
  1084   000310                     _TI_Init:
  1085                           	callstack 29
  1086   000310                     
  1087                           ;ADT_TIMER.c: 38:  for (unsigned char counter=0; counter<4; counter++) {
  1088   000310  6A32               	clrf	TI_Init@counter^0,c
  1089   000312                     l809:
  1090                           
  1091                           ;ADT_TIMER.c: 39:   Timers[counter].Busy=0;
  1092   000312  5032               	movf	TI_Init@counter^0,w,c
  1093   000314  0D05               	mullw	5
  1094   000316  50F3               	movf	243,w,c
  1095   000318  0F05               	addlw	low (_Timers+4)
  1096   00031A  6ED9               	movwf	fsr2l,c
  1097   00031C  6ADA               	clrf	fsr2h,c
  1098   00031E  6ADF               	clrf	indf2,c
  1099   000320                     
  1100                           ;ADT_TIMER.c: 40:  }
  1101   000320  2A32               	incf	TI_Init@counter^0,f,c
  1102   000322  0E03               	movlw	3
  1103   000324  6432               	cpfsgt	TI_Init@counter^0,c
  1104   000326  EF97  F001         	goto	u11
  1105   00032A  EF99  F001         	goto	u10
  1106   00032E                     u11:
  1107   00032E  EF89  F001         	goto	l809
  1108   000332                     u10:
  1109   000332                     
  1110                           ;ADT_TIMER.c: 41:  T0CON=0x82;
  1111   000332  0E82               	movlw	130
  1112   000334  6ED5               	movwf	213,c	;volatile
  1113                           
  1114                           ;ADT_TIMER.c: 42:         TMR0=64911;
  1115   000336  0EFD               	movlw	253
  1116   000338  6ED7               	movwf	215,c	;volatile
  1117   00033A  0E8F               	movlw	143
  1118   00033C  6ED6               	movwf	214,c	;volatile
  1119   00033E                     
  1120                           ;ADT_TIMER.c: 43:  INTCONbits.TMR0IF = 0;
  1121   00033E  94F2               	bcf	242,2,c	;volatile
  1122   000340                     
  1123                           ;ADT_TIMER.c: 44:  INTCONbits.TMR0IE = 1;
  1124   000340  8AF2               	bsf	242,5,c	;volatile
  1125   000342  0012               	return		;funcret
  1126   000344                     __end_of_TI_Init:
  1127                           	callstack 0
  1128                           
  1129 ;; *************** function _MainControllerMotor *****************
  1130 ;; Defined at:
  1131 ;;		line 12 in file "MAIN_CONTROLLER_ADT.c"
  1132 ;; Parameters:    Size  Location     Type
  1133 ;;		None
  1134 ;; Auto vars:     Size  Location     Type
  1135 ;;		None
  1136 ;; Return value:  Size  Location     Type
  1137 ;;                  1    wreg      void 
  1138 ;; Registers used:
  1139 ;;		wreg, status,2, status,0, cstack
  1140 ;; Tracked objects:
  1141 ;;		On entry : 0/0
  1142 ;;		On exit  : 0/0
  1143 ;;		Unchanged: 0/0
  1144 ;; Data sizes:     COMRAM   BANK0   BANK1
  1145 ;;      Params:         0       0       0
  1146 ;;      Locals:         0       0       0
  1147 ;;      Temps:          0       0       0
  1148 ;;      Totals:         0       0       0
  1149 ;;Total ram usage:        0 bytes
  1150 ;; Hardware stack levels used: 1
  1151 ;; Hardware stack levels required when called: 2
  1152 ;; This function calls:
  1153 ;;		_newMessageSent
  1154 ;; This function is called by:
  1155 ;;		_main
  1156 ;; This function uses a non-reentrant model
  1157 ;;
  1158                           
  1159                           	psect	text5
  1160   000292                     __ptext5:
  1161                           	callstack 0
  1162   000292                     _MainControllerMotor:
  1163                           	callstack 28
  1164   000292                     
  1165                           ;MAIN_CONTROLLER_ADT.c: 14:     static unsigned char state = 0x00;;MAIN_CONTROLLER_ADT.c
      +                          : 16:     switch (state) {
  1166   000292  EF5F  F001         	goto	l829
  1167   000296                     l823:
  1168                           
  1169                           ;MAIN_CONTROLLER_ADT.c: 24:             if (newMessageSent() == 0x01) {
  1170   000296  ECBA  F001         	call	_newMessageSent	;wreg free
  1171   00029A  06E8               	decf	wreg,f,c
  1172   00029C  A4D8               	btfss	status,2,c
  1173   00029E  EF53  F001         	goto	u21
  1174   0002A2  EF55  F001         	goto	u20
  1175   0002A6                     u21:
  1176   0002A6  EF59  F001         	goto	l41
  1177   0002AA                     u20:
  1178   0002AA                     
  1179                           ;MAIN_CONTROLLER_ADT.c: 25:                 state = 0x01;
  1180   0002AA  0E01               	movlw	1
  1181   0002AC  6E1D               	movwf	MainControllerMotor@state^0,c
  1182                           
  1183                           ;MAIN_CONTROLLER_ADT.c: 26:             } else {
  1184   0002AE  EF6A  F001         	goto	l46
  1185   0002B2                     l41:
  1186                           
  1187                           ;MAIN_CONTROLLER_ADT.c: 27:                 state = 0x00;
  1188   0002B2  6A1D               	clrf	MainControllerMotor@state^0,c
  1189   0002B4  EF6A  F001         	goto	l46
  1190   0002B8                     l44:
  1191                           
  1192                           ;MAIN_CONTROLLER_ADT.c: 34:             LATAbits.LATA3 = 1;
  1193   0002B8  8689               	bsf	137,3,c	;volatile
  1194                           
  1195                           ;MAIN_CONTROLLER_ADT.c: 35:             break;
  1196   0002BA  EF6A  F001         	goto	l46
  1197   0002BE                     l829:
  1198   0002BE  501D               	movf	MainControllerMotor@state^0,w,c
  1199                           
  1200                           ; Switch size 1, requested type "simple"
  1201                           ; Number of cases is 2, Range of values is 0 to 1
  1202                           ; switch strategies available:
  1203                           ; Name         Instructions Cycles
  1204                           ; simple_byte            7     4 (average)
  1205                           ;	Chosen strategy is simple_byte
  1206   0002C0  0A00               	xorlw	0	; case 0
  1207   0002C2  B4D8               	btfsc	status,2,c
  1208   0002C4  EF4B  F001         	goto	l823
  1209   0002C8  0A01               	xorlw	1	; case 1
  1210   0002CA  B4D8               	btfsc	status,2,c
  1211   0002CC  EF5C  F001         	goto	l44
  1212   0002D0  EF59  F001         	goto	l41
  1213   0002D4                     l46:
  1214   0002D4  0012               	return		;funcret
  1215   0002D6                     __end_of_MainControllerMotor:
  1216                           	callstack 0
  1217                           
  1218 ;; *************** function _newMessageSent *****************
  1219 ;; Defined at:
  1220 ;;		line 24 in file "ADT_EUSART.c"
  1221 ;; Parameters:    Size  Location     Type
  1222 ;;		None
  1223 ;; Auto vars:     Size  Location     Type
  1224 ;;		None
  1225 ;; Return value:  Size  Location     Type
  1226 ;;                  1    wreg      unsigned char 
  1227 ;; Registers used:
  1228 ;;		wreg, status,2, status,0
  1229 ;; Tracked objects:
  1230 ;;		On entry : 0/0
  1231 ;;		On exit  : 0/0
  1232 ;;		Unchanged: 0/0
  1233 ;; Data sizes:     COMRAM   BANK0   BANK1
  1234 ;;      Params:         0       0       0
  1235 ;;      Locals:         0       0       0
  1236 ;;      Temps:          0       0       0
  1237 ;;      Totals:         0       0       0
  1238 ;;Total ram usage:        0 bytes
  1239 ;; Hardware stack levels used: 1
  1240 ;; Hardware stack levels required when called: 1
  1241 ;; This function calls:
  1242 ;;		Nothing
  1243 ;; This function is called by:
  1244 ;;		_MainControllerMotor
  1245 ;; This function uses a non-reentrant model
  1246 ;;
  1247                           
  1248                           	psect	text6
  1249   000374                     __ptext6:
  1250                           	callstack 0
  1251   000374                     _newMessageSent:
  1252                           	callstack 28
  1253   000374                     
  1254                           ;ADT_EUSART.c: 25:     enablers |= 0x01;
  1255   000374  801C               	bsf	_enablers^0,0,c
  1256   000376                     
  1257                           ;ADT_EUSART.c: 26:     return (confirmedEnablers & 0x01);
  1258   000376  501B               	movf	_confirmedEnablers^0,w,c
  1259   000378  0B01               	andlw	1
  1260   00037A  0012               	return		;funcret
  1261   00037C                     __end_of_newMessageSent:
  1262                           	callstack 0
  1263                           
  1264 ;; *************** function _MyISR *****************
  1265 ;; Defined at:
  1266 ;;		line 27 in file "main.c"
  1267 ;; Parameters:    Size  Location     Type
  1268 ;;		None
  1269 ;; Auto vars:     Size  Location     Type
  1270 ;;		None
  1271 ;; Return value:  Size  Location     Type
  1272 ;;                  1    wreg      void 
  1273 ;; Registers used:
  1274 ;;		None
  1275 ;; Tracked objects:
  1276 ;;		On entry : 0/0
  1277 ;;		On exit  : 0/0
  1278 ;;		Unchanged: 0/0
  1279 ;; Data sizes:     COMRAM   BANK0   BANK1
  1280 ;;      Params:         0       0       0
  1281 ;;      Locals:         0       0       0
  1282 ;;      Temps:          0       0       0
  1283 ;;      Totals:         0       0       0
  1284 ;;Total ram usage:        0 bytes
  1285 ;; Hardware stack levels used: 1
  1286 ;; This function calls:
  1287 ;;		Nothing
  1288 ;; This function is called by:
  1289 ;;		Interrupt level 2
  1290 ;; This function uses a non-reentrant model
  1291 ;;
  1292                           
  1293                           	psect	intcode
  1294   000008                     __pintcode:
  1295                           	callstack 0
  1296   000008                     _MyISR:
  1297                           	callstack 28
  1298                           
  1299                           ;incstack = 0
  1300   000008  8233               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
  1301   00000A                     
  1302                           ;main.c: 29:     initInterrupts();
  1303   00000A  A4F2               	btfss	242,2,c	;volatile
  1304   00000C  EF0A  F000         	goto	i2u7_41
  1305   000010  EF0C  F000         	goto	i2u7_40
  1306   000014                     i2u7_41:
  1307   000014  EF0D  F000         	goto	i2l16
  1308   000018                     i2u7_40:
  1309   000018                     
  1310                           ;main.c: 30: 
  1311   000018  94F2               	bcf	242,2,c	;volatile
  1312   00001A                     i2l16:
  1313   00001A  9233               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
  1314   00001C  0011               	retfie		f
  1315   00001E                     __end_of_MyISR:
  1316                           	callstack 0
  1317                           
  1318                           	psect	smallconst
  1319   000200                     __psmallconst:
  1320                           	callstack 0
  1321   000200  00                 	db	0
  1322   000201  00                 	db	0	; dummy byte at the end
  1323   000200                     __smallconst    set	__psmallconst
  1324   000200                     __mediumconst   set	__psmallconst
  1325   000002                     __activetblptr  equ	2
  1326                           
  1327                           	psect	rparam
  1328   000001                     ___rparam_used  equ	1
  1329   000000                     ___param_bank   equ	0
  1330   000000                     __Lparam        equ	__Lrparam
  1331   000000                     __Hparam        equ	__Hrparam
  1332                           
  1333                           	psect	temp
  1334   000033                     btemp:
  1335                           	callstack 0
  1336   000033                     	ds	1
  1337   000033                     int$flags       set	btemp
  1338   000034                     wtemp8          set	btemp+1
  1339   000034                     ttemp5          set	btemp+1
  1340   000037                     ttemp6          set	btemp+4
  1341   00003B                     ttemp7          set	btemp+8
  1342                           
  1343                           	psect	idloc
  1344                           
  1345                           ;Config register IDLOC0 @ 0x200000
  1346                           ;	unspecified, using default values
  1347   200000                     	org	2097152
  1348   200000  FF                 	db	255
  1349                           
  1350                           ;Config register IDLOC1 @ 0x200001
  1351                           ;	unspecified, using default values
  1352   200001                     	org	2097153
  1353   200001  FF                 	db	255
  1354                           
  1355                           ;Config register IDLOC2 @ 0x200002
  1356                           ;	unspecified, using default values
  1357   200002                     	org	2097154
  1358   200002  FF                 	db	255
  1359                           
  1360                           ;Config register IDLOC3 @ 0x200003
  1361                           ;	unspecified, using default values
  1362   200003                     	org	2097155
  1363   200003  FF                 	db	255
  1364                           
  1365                           ;Config register IDLOC4 @ 0x200004
  1366                           ;	unspecified, using default values
  1367   200004                     	org	2097156
  1368   200004  FF                 	db	255
  1369                           
  1370                           ;Config register IDLOC5 @ 0x200005
  1371                           ;	unspecified, using default values
  1372   200005                     	org	2097157
  1373   200005  FF                 	db	255
  1374                           
  1375                           ;Config register IDLOC6 @ 0x200006
  1376                           ;	unspecified, using default values
  1377   200006                     	org	2097158
  1378   200006  FF                 	db	255
  1379                           
  1380                           ;Config register IDLOC7 @ 0x200007
  1381                           ;	unspecified, using default values
  1382   200007                     	org	2097159
  1383   200007  FF                 	db	255
  1384                           
  1385                           	psect	config
  1386                           
  1387                           ; Padding undefined space
  1388   300000                     	org	3145728
  1389   300000  FF                 	db	255
  1390                           
  1391                           ;Config register CONFIG1H @ 0x300001
  1392                           ;	Oscillator
  1393                           ;	OSC = HS, HS Oscillator
  1394                           ;	Fail-Safe Clock Monitor Enable bit
  1395                           ;	FCMEN = 0x0, unprogrammed default
  1396                           ;	Internal/External Oscillator Switchover bit
  1397                           ;	IESO = 0x0, unprogrammed default
  1398   300001                     	org	3145729
  1399   300001  02                 	db	2
  1400                           
  1401                           ;Config register CONFIG2L @ 0x300002
  1402                           ;	unspecified, using default values
  1403                           ;	Power-up Timer Enable bit
  1404                           ;	PWRT = 0x1, unprogrammed default
  1405                           ;	Brown-out Reset Enable bits
  1406                           ;	BOR = 0x3, unprogrammed default
  1407                           ;	Brown-out Reset Voltage bits
  1408                           ;	BORV = 0x3, unprogrammed default
  1409   300002                     	org	3145730
  1410   300002  1F                 	db	31
  1411                           
  1412                           ;Config register CONFIG2H @ 0x300003
  1413                           ;	Watchdog Timer Enable bit
  1414                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1415                           ;	Watchdog Timer Postscale Select bits
  1416                           ;	WDTPS = 0xF, unprogrammed default
  1417   300003                     	org	3145731
  1418   300003  1E                 	db	30
  1419                           
  1420                           ; Padding undefined space
  1421   300004                     	org	3145732
  1422   300004  FF                 	db	255
  1423                           
  1424                           ;Config register CONFIG3H @ 0x300005
  1425                           ;	CCP2 MUX bit
  1426                           ;	CCP2MX = 0x1, unprogrammed default
  1427                           ;	PORTB A/D Enable bit
  1428                           ;	PBADEN = DIG, PORTB<4:0> pins are configured as digital I/O on Reset
  1429                           ;	Low-Power Timer1 Oscillator Enable bit
  1430                           ;	LPT1OSC = 0x0, unprogrammed default
  1431                           ;	MCLR Pin Enable bit
  1432                           ;	MCLRE = 0x1, unprogrammed default
  1433   300005                     	org	3145733
  1434   300005  81                 	db	129
  1435                           
  1436                           ;Config register CONFIG4L @ 0x300006
  1437                           ;	unspecified, using default values
  1438                           ;	Stack Full/Underflow Reset Enable bit
  1439                           ;	STVREN = 0x1, unprogrammed default
  1440                           ;	Single-Supply ICSP Enable bit
  1441                           ;	LVP = 0x1, unprogrammed default
  1442                           ;	Boot Block Size Select bits
  1443                           ;	BBSIZ = 0x0, unprogrammed default
  1444                           ;	Extended Instruction Set Enable bit
  1445                           ;	XINST = 0x0, unprogrammed default
  1446                           ;	Background Debugger Enable bit
  1447                           ;	DEBUG = 0x1, unprogrammed default
  1448   300006                     	org	3145734
  1449   300006  85                 	db	133
  1450                           
  1451                           ; Padding undefined space
  1452   300007                     	org	3145735
  1453   300007  FF                 	db	255
  1454                           
  1455                           ;Config register CONFIG5L @ 0x300008
  1456                           ;	unspecified, using default values
  1457                           ;	Code Protection bit
  1458                           ;	CP0 = 0x1, unprogrammed default
  1459                           ;	Code Protection bit
  1460                           ;	CP1 = 0x1, unprogrammed default
  1461   300008                     	org	3145736
  1462   300008  03                 	db	3
  1463                           
  1464                           ;Config register CONFIG5H @ 0x300009
  1465                           ;	unspecified, using default values
  1466                           ;	Boot Block Code Protection bitProtect Boot
  1467                           ;	CPB = 0x1, unprogrammed default
  1468                           ;	Data EEPROM Code Protection bit
  1469                           ;	CPD = 0x1, unprogrammed default
  1470   300009                     	org	3145737
  1471   300009  C0                 	db	192
  1472                           
  1473                           ;Config register CONFIG6L @ 0x30000A
  1474                           ;	unspecified, using default values
  1475                           ;	Write Protection bit
  1476                           ;	WRT0 = 0x1, unprogrammed default
  1477                           ;	Write Protection bit
  1478                           ;	WRT1 = 0x1, unprogrammed default
  1479   30000A                     	org	3145738
  1480   30000A  03                 	db	3
  1481                           
  1482                           ;Config register CONFIG6H @ 0x30000B
  1483                           ;	unspecified, using default values
  1484                           ;	Configuration Register Write Protection bit
  1485                           ;	WRTC = 0x1, unprogrammed default
  1486                           ;	Boot Block Write Protection bit
  1487                           ;	WRTB = 0x1, unprogrammed default
  1488                           ;	Data EEPROM Write Protection bit
  1489                           ;	WRTD = 0x1, unprogrammed default
  1490   30000B                     	org	3145739
  1491   30000B  E0                 	db	224
  1492                           
  1493                           ;Config register CONFIG7L @ 0x30000C
  1494                           ;	unspecified, using default values
  1495                           ;	Table Read Protection bit
  1496                           ;	EBTR0 = 0x1, unprogrammed default
  1497                           ;	Table Read Protection bit
  1498                           ;	EBTR1 = 0x1, unprogrammed default
  1499   30000C                     	org	3145740
  1500   30000C  03                 	db	3
  1501                           
  1502                           ;Config register CONFIG7H @ 0x30000D
  1503                           ;	unspecified, using default values
  1504                           ;	Boot Block Table Read Protection bit
  1505                           ;	EBTRB = 0x1, unprogrammed default
  1506   30000D                     	org	3145741
  1507   30000D  40                 	db	64
  1508                           tosu	equ	0xFFF
  1509                           tosh	equ	0xFFE
  1510                           tosl	equ	0xFFD
  1511                           stkptr	equ	0xFFC
  1512                           pclatu	equ	0xFFB
  1513                           pclath	equ	0xFFA
  1514                           pcl	equ	0xFF9
  1515                           tblptru	equ	0xFF8
  1516                           tblptrh	equ	0xFF7
  1517                           tblptrl	equ	0xFF6
  1518                           tablat	equ	0xFF5
  1519                           prodh	equ	0xFF4
  1520                           prodl	equ	0xFF3
  1521                           indf0	equ	0xFEF
  1522                           postinc0	equ	0xFEE
  1523                           postdec0	equ	0xFED
  1524                           preinc0	equ	0xFEC
  1525                           plusw0	equ	0xFEB
  1526                           fsr0h	equ	0xFEA
  1527                           fsr0l	equ	0xFE9
  1528                           wreg	equ	0xFE8
  1529                           indf1	equ	0xFE7
  1530                           postinc1	equ	0xFE6
  1531                           postdec1	equ	0xFE5
  1532                           preinc1	equ	0xFE4
  1533                           plusw1	equ	0xFE3
  1534                           fsr1h	equ	0xFE2
  1535                           fsr1l	equ	0xFE1
  1536                           bsr	equ	0xFE0
  1537                           indf2	equ	0xFDF
  1538                           postinc2	equ	0xFDE
  1539                           postdec2	equ	0xFDD
  1540                           preinc2	equ	0xFDC
  1541                           plusw2	equ	0xFDB
  1542                           fsr2h	equ	0xFDA
  1543                           fsr2l	equ	0xFD9
  1544                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        20
    BSS         29
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      1      50
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_TI_Init

Critical Paths under _MyISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _MyISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _MyISR in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      45
                _MainControllerMotor
                            _TI_Init
                        _eusartMotor
                     _initInterrupts
                          _initPorts
 ---------------------------------------------------------------------------------
 (1) _initPorts                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _initInterrupts                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _eusartMotor                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TI_Init                                              1     1      0      45
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (1) _MainControllerMotor                                  0     0      0       0
                     _newMessageSent
 ---------------------------------------------------------------------------------
 (2) _newMessageSent                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _MyISR                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _MainControllerMotor
     _newMessageSent
   _TI_Init
   _eusartMotor
   _initInterrupts
   _initPorts

 _MyISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM             511      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      1      50     39.7%
BITBIGSFRh          82      0       0      0.0%
BITBIGSFRlh         35      0       0      0.0%
BITBIGSFRll          9      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      50      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed Feb 18 15:30:09 2026

                         l22 0384                           l41 02B2                           l19 0380  
                         l44 02B8                           l46 02D4                           l72 0234  
                         l73 0266                           l59 037A                           l67 0206  
                         l68 021E                           l78 0290                           l98 0342  
                         u10 0332                           u11 032E                           u20 02AA  
                         u21 02A6                           u30 0216                           u31 0212  
                         u40 022C                           u41 0228                           u50 0246  
                         u51 0242                           u60 0254                           u61 0250  
                        l801 0382                          l811 0320                          l803 0310  
                        l821 0292                          l813 0322                          l823 0296  
                        l815 0332                          l831 0202                          l825 02AA  
                        l817 033E                          l809 0312                          l841 0254  
                        l833 0216                          l819 0340                          l843 0260  
                        l835 022C                          l851 0272                          l829 02BE  
                        l845 0268                          l837 0236                          l861 0350  
                        l847 026C                          l839 0246                          l863 0354  
                        l793 0374                          l857 0344                          l795 0376  
                        l859 034C                          l799 037C                          wreg 0FE8  
                       i2l16 001A                         _TMR0 0FD6                         _Tics 0015  
                       _main 0344                         fsr2h 0FDA                         indf2 0FDF  
                       fsr1l 0FE1                         fsr2l 0FD9                         btemp 0033  
            __end_of_TI_Init 0344                         prodl 0FF3                         start 001E  
               ___param_bank 0000                        ?_main 0032                        _T0CON 0FD5  
                      i2l853 000A                        i2l855 0018                        _TXREG 0FAD  
                      _MyISR 0008                 ?_eusartMotor 0032                        tablat 0FF5  
                      ttemp5 0034                        ttemp6 0037                        ttemp7 003B  
                      status 0FD8                        wtemp8 0034              __initialization 02D6  
               __end_of_main 0360               TI_Init@counter 0032                       ??_main 0033  
              __activetblptr 0002                       ?_MyISR 0032                    ??_TI_Init 0032  
              _newDayMessage 001E                       _TMR0IF 7F92                       i2u7_40 0018  
                     i2u7_41 0014                       _Timers 0001                       clear_0 02FC  
                     isa$std 0001                 __pdataCOMRAM 001E                 __mediumconst 0200  
                     tblptrh 0FF7                       tblptrl 0FF6                       tblptru 0FF8  
                 __accesstop 0080      __end_of__initialization 0302                ___rparam_used 0001  
              __end_of_MyISR 001E               __pcstackCOMRAM 0032  __end_of_MainControllerMotor 02D6  
          _confirmedEnablers 001B                      ??_MyISR 0032                      _TI_Init 0310  
                    __Hparam 0000                      __Lparam 0000                 __psmallconst 0200  
                    __pcinit 02D6                      __ramtop 0200                      __ptext0 0344  
                    __ptext1 037C                      __ptext2 0382                      __ptext3 0202  
                    __ptext4 0310                      __ptext5 0292                      __ptext6 0374  
          __end_of_initPorts 0382         end_of_initialization 0302                __Lmediumconst 0000  
                    postdec1 0FE5               _initInterrupts 0382                      postinc0 0FEE  
                  _TRISCbits 0F94                    _TXSTAbits 0FAC       __end_of_initInterrupts 0386  
              __pidataCOMRAM 0360          start_initialization 02D6               _newMessageSent 0374  
            ?_initInterrupts 0032                  __pbssCOMRAM 0001                ??_eusartMotor 0032  
                   ?_TI_Init 0032       __end_of_newMessageSent 037C                    __pintcode 0008  
                __smallconst 0200                    _initPorts 037C              ?_newMessageSent 0032  
                   _LATAbits 0F89          __end_of_eusartMotor 0292                     _RCONbits 0FD0  
                 ?_initPorts 0032                    copy_data0 02EA                     __Hrparam 0000  
                   __Lrparam 0000     MainControllerMotor@state 001D                     _enablers 001C  
                _eusartMotor 0202             ??_initInterrupts 0032                     isa$xinst 0000  
        _MainControllerMotor 0292                     int$flags 0033      eusartMotor@messageIndex 0019  
                 _INTCONbits 0FF2         ?_MainControllerMotor 0032                  ??_initPorts 0032  
           eusartMotor@state 001A                     intlevel2 0000        ??_MainControllerMotor 0032  
           ??_newMessageSent 0032  
