-- ALU COMPONENT FILE
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all; -- needed arithmetic operations
------------------------------------------------------------------
entity Add4 is -- 2 to 1 multiplexer
    port(  
        ALU_in0   : in std_logic_vector(31 downto 0);
        ALU_in1   : in std_logic_vector(31 downto 0);
        ALU_out   : out std_logic_vector(31 downto 0);
        zero      : out std_logic
    );
end entity;
------------------------------------------------------------------
architecture Add4_Architecture of Add4 is
    signal ALU_result : std_logic_vector(31 downto 0) := (others => '0');
begin
    ALU_result <= std_logic_vector(unsigned(ALU_in0) + 4);
end architecture;
------------------------------------------------------------------
-- END OF ALU COMPONENT FILE