#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 16:45:13 2022
# Process ID: 12112
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19568 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab8\lab8_2_1_counter_7seg\lab8_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg'
INFO: [Project 1-313] Project file moved from 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 827.527 ; gain = 185.109
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 17:46:28 2022...
ting synth_design
Using part: xc7a35tcpg236-1
Top: counter_7seg
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1220.602 ; gain = 176.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_7seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:111]
INFO: [Synth 8-6155] done synthesizing module 'counter_7seg' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.949 ; gain = 236.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.949 ; gain = 236.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.949 ; gain = 236.418
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.496 ; gain = 377.965
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1422.496 ; gain = 572.902
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_behav xil_defaultlib.counter_7seg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_behav xil_defaultlib.counter_7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/counter_7seg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/counter_7seg_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 24 16:48:59 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 108.941 ; gain = 17.473
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 24 16:48:59 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_behav -key {Behavioral:sim_1:Functional:counter_7seg} -tclbatch {counter_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1449.180 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.180 ; gain = 0.000
file mkdir C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v w ]
add_files -fileset sim_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v
update_compile_order -fileset sim_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1449.180 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.counter_7seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/counter_7seg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/counter_7seg_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 24 16:59:06 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 109.344 ; gain = 17.934
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 24 16:59:06 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1449.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_tb_behav -key {Behavioral:sim_1:Functional:counter_7seg_tb} -tclbatch {counter_7seg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1449.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.180 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.counter_7seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_tb_behav -key {Behavioral:sim_1:Functional:counter_7seg_tb} -tclbatch {counter_7seg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1449.180 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: counter_7seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_7seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:23]
	Parameter max_count bound to: 104857600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:112]
INFO: [Synth 8-6155] done synthesizing module 'counter_7seg' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.180 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.148 ; gain = 91.969
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.148 ; gain = 91.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.counter_7seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_tb_behav -key {Behavioral:sim_1:Functional:counter_7seg_tb} -tclbatch {counter_7seg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1541.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.counter_7seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_tb_behav -key {Behavioral:sim_1:Functional:counter_7seg_tb} -tclbatch {counter_7seg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1590.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_7seg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_7seg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sources_1/new/counter_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.srcs/sim_1/new/counter_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_7seg_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6141b900e754cfc8f11553dc5f4dff5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_7seg_tb_behav xil_defaultlib.counter_7seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_7seg
Compiling module xil_defaultlib.counter_7seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_7seg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_7seg_tb_behav -key {Behavioral:sim_1:Functional:counter_7seg_tb} -tclbatch {counter_7seg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter_7seg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_7seg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.469 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Thu Mar 24 17:18:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 24 17:19:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/Basys3_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 24 17:23:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 24 17:25:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 24 17:28:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1655.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B462B7A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2640.863 ; gain = 985.844
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/impl_1/counter_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab8/lab8_2_1_counter_7seg/lab8_2_1.runs/impl_1/counter_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 17:32:04 2022...
