

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  hls_sha256
* Solution: 10ns_base
* Date:     Mon Jan 21 21:56:52 2013



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           sha256_transform
* Target clock period (ns): 7.00
* Clock uncertainty (ns):   0.88


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 5.13
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    570
    * Average-case latency: 570
    * Worst-case latency:   570
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count: 16
        * Latency:    64
    + Loop 2: 
        * Trip count: 48
        * Latency:    240
    + Loop 3: 
        * Trip count: 64
        * Latency:    256


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       0|   1559|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        2|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    426|      -|
|  5|         Register|        -|      -|    1203|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        2|      0|    1203|   1985|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|       ~0|      0|       1|      3|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-------------------------------+----+----+---+----+
    | ID|                           Name|  P0|  P1| FF| LUT|
    +---+-------------------------------+----+----+---+----+
    |  0|          a_2_fu_1214_p2 ( + ) |  32|  32|  0|  32|
    |  1|          e_2_fu_1205_p2 ( + ) |  32|  32|  0|  32|
    |  2|  exitcond5_fu_841_p2 ( icmp ) |   7|   8|  0|   8|
    |  3|  exitcond6_fu_628_p2 ( icmp ) |   6|   6|  0|   6|
    |  4|  exitcond7_fu_518_p2 ( icmp ) |   5|   6|  0|   6|
    |  5|           i_1_fu_618_p2 ( + ) |   7|   5|  0|   7|
    |  6|           i_3_fu_847_p2 ( + ) |   7|   1|  0|   7|
    |  7|         not_fu_985_p2 ( xor ) |  32|   2|  0|  44|
    |  8|           t1_fu_1074_p2 ( + ) |  32|  32|  0|  32|
    |  9|       tmp10_fu_808_p2 ( xor ) |  32|  32|  0|  44|
    | 10|         tmp11_fu_814_p2 ( + ) |  32|  32|  0|  32|
    | 11|         tmp12_fu_824_p2 ( + ) |  32|  32|  0|  32|
    | 12|       tmp13_fu_967_p2 ( xor ) |  32|  32|  0|  44|
    | 13|        tmp14_fu_1059_p2 ( + ) |  32|  32|  0|  32|
    | 14|        tmp15_fu_1064_p2 ( + ) |  32|  32|  0|  32|
    | 15|        tmp16_fu_1069_p2 ( + ) |  32|  32|  0|  32|
    | 16|      tmp17_fu_1193_p2 ( xor ) |  32|  32|  0|  44|
    | 17|        tmp18_fu_1210_p2 ( + ) |  32|  32|  0|  32|
    | 18|          tmp4_fu_587_p2 ( + ) |   6|   1|  0|   6|
    | 19|          tmp5_fu_597_p2 ( + ) |   6|   4|  0|   6|
    | 20|          tmp6_fu_607_p2 ( + ) |   6|   4|  0|   6|
    | 21|        tmp8_fu_716_p2 ( xor ) |  32|  32|  0|  44|
    | 22|       tmp_12_fu_692_p2 ( or ) |  19|   1|  0|  24|
    | 23|      tmp_15_fu_722_p2 ( xor ) |  32|  32|  0|  44|
    | 24|       tmp_19_fu_746_p2 ( or ) |   7|   1|  0|   8|
    | 25|         tmp_1_fu_524_p2 ( + ) |   5|   1|  0|   5|
    | 26|       tmp_24_fu_784_p2 ( or ) |  18|   1|  0|  23|
    | 27|      tmp_27_fu_820_p2 ( xor ) |  32|  32|  0|  44|
    | 28|        tmp_28_fu_830_p2 ( + ) |  32|  32|  0|  32|
    | 29|       tmp_29_fu_1027_p2 ( + ) |  32|  32|  0|  32|
    | 30|        tmp_2_fu_572_p2 ( or ) |  32|  32|  0|  44|
    | 31|       tmp_30_fu_1033_p2 ( + ) |  32|  32|  0|  32|
    | 32|       tmp_31_fu_1039_p2 ( + ) |  32|  32|  0|  32|
    | 33|       tmp_32_fu_1219_p2 ( + ) |  32|  32|  0|  32|
    | 34|       tmp_33_fu_1044_p2 ( + ) |  32|  32|  0|  32|
    | 35|       tmp_34_fu_1054_p2 ( + ) |  32|  32|  0|  32|
    | 36|       tmp_35_fu_1225_p2 ( + ) |  32|  32|  0|  32|
    | 37|       tmp_39_fu_873_p2 ( or ) |   6|   1|  0|   8|
    | 38|       tmp_44_fu_911_p2 ( or ) |  11|   1|  0|  13|
    | 39|      tmp_48_fu_973_p2 ( xor ) |  32|  32|  0|  44|
    | 40|      tmp_49_fu_979_p2 ( and ) |  32|  32|  0|  44|
    | 41|      tmp_50_fu_991_p2 ( and ) |  32|  32|  0|  44|
    | 42|      tmp_51_fu_997_p2 ( xor ) |  32|  32|  0|  44|
    | 43|       tmp_54_fu_949_p2 ( or ) |  25|   1|  0|  33|
    | 44|        tmp_5_fu_654_p2 ( or ) |  17|   1|  0|  22|
    | 45|      tmp_60_fu_1099_p2 ( or ) |   2|   1|  0|   2|
    | 46|     tmp_61_fu_1199_p2 ( xor ) |  32|  32|  0|  44|
    | 47|     tmp_62_fu_1003_p2 ( xor ) |  32|  32|  0|  44|
    | 48|     tmp_63_fu_1009_p2 ( and ) |  32|  32|  0|  44|
    | 49|     tmp_64_fu_1015_p2 ( and ) |  32|  32|  0|  44|
    | 50|     tmp_65_fu_1021_p2 ( xor ) |  32|  32|  0|  44|
    | 51|      tmp_69_fu_1137_p2 ( or ) |  13|   1|  0|  16|
    | 52|      tmp_73_fu_1175_p2 ( or ) |  22|   1|  0|  29|
    | 53|        tmp_s_fu_1049_p2 ( + ) |  32|  32|  0|  32|
    +---+-------------------------------+----+----+---+----+
    |  -|                          Total|1315|1136|  0|1559|
    +---+-------------------------------+----+----+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-----+------+-----+------+-------------+---------+---+----+
    | ID| Name| Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-----+------+-----+------+-------------+---------+---+----+
    |  0|  k_U|    64|   32|     1|         2048|        1|  -|   -|
    |  1|  m_U|    64|   32|     1|         2048|        1|  0|   0|
    +---+-----+------+-----+------+-------------+---------+---+----+
    |  -|Total|   128|   64|     2|         4096|        2|  0|   0|
    +---+-----+------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+--------------------+-----+-----+------+----+
    | ID|                Name| Size| Bits| Count| LUT|
    +---+--------------------+-----+-----+------+----+
    |  0|           ap_NS_fsm|   22|    5|   110|  30|
    |  1|         b_2_reg_425|    2|   32|    64|  32|
    |  2|         c_2_reg_414|    2|   32|    64|  32|
    |  3|  ctx_state_address0|    8|    2|    16|   4|
    |  4|  ctx_state_address1|    8|    2|    16|   4|
    |  5|        ctx_state_d0|    4|   32|   128|  32|
    |  6|        ctx_state_d1|    4|   32|   128|  32|
    |  7|         d_1_reg_393|    2|   32|    64|  32|
    |  8|         d_2_reg_403|    2|   32|    64|  32|
    |  9|       data_address0|    2|    6|    12|   6|
    | 10|       data_address1|    2|    6|    12|   6|
    | 11|         f_2_reg_382|    2|   32|    64|  32|
    | 12|         g_2_reg_371|    2|   32|    64|  32|
    | 13|         h_1_reg_350|    2|   32|    64|  32|
    | 14|         h_2_reg_360|    2|   32|    64|  32|
    | 15|         i_2_reg_436|    2|    7|    14|   7|
    | 16|           i_reg_328|    2|    5|    10|   5|
    | 17|      indvar_reg_339|    2|    6|    12|   6|
    | 18|          m_address0|    6|    6|    36|   6|
    | 19|                m_d0|    2|   32|    64|  32|
    +---+--------------------+-----+-----+------+----+
    |  -|               Total|   80|  397|  1070| 426|
    +---+--------------------+-----+-----+------+----+

    * Register: 
    +---+---------------------------+-----+-------+----+
    | ID|                       Name| Bits| Consts|  FF|
    +---+---------------------------+-----+-------+----+
    |  0|                 a_reg_1371|   32|      0|  32|
    |  1|                  ap_CS_fsm|    5|      0|   5|
    |  2|                b_2_reg_425|   32|      0|  32|
    |  3|                 b_reg_1377|   32|      0|  32|
    |  4|                c_2_reg_414|   32|      0|  32|
    |  5|                 c_reg_1393|   32|      0|  32|
    |  6|  ctx_state_addr_1_reg_1321|    3|      3|   0|
    |  7|  ctx_state_addr_2_reg_1383|    3|      3|   0|
    |  8|  ctx_state_addr_3_reg_1388|    3|      3|   0|
    |  9|  ctx_state_addr_4_reg_1405|    3|      3|   0|
    | 10|  ctx_state_addr_5_reg_1410|    3|      3|   0|
    | 11|  ctx_state_addr_6_reg_1427|    3|      3|   0|
    | 12|  ctx_state_addr_7_reg_1432|    3|      3|   0|
    | 13|    ctx_state_addr_reg_1316|    3|      3|   0|
    | 14|                d_1_reg_393|   32|      0|  32|
    | 15|                d_2_reg_403|   32|      0|  32|
    | 16|                 d_reg_1399|   32|      0|  32|
    | 17|       data_addr_1_reg_1240|    6|      0|   6|
    | 18|         data_addr_reg_1235|    6|      0|   6|
    | 19|       data_load_1_reg_1268|    8|      0|   8|
    | 20|       data_load_2_reg_1273|    8|      0|   8|
    | 21|       data_load_3_reg_1278|    8|      0|   8|
    | 22|         data_load_reg_1263|    8|      0|   8|
    | 23|                 e_reg_1415|   32|      0|  32|
    | 24|                f_2_reg_382|   32|      0|  32|
    | 25|                 f_reg_1421|   32|      0|  32|
    | 26|                g_2_reg_371|   32|      0|  32|
    | 27|                 g_reg_1437|   32|      0|  32|
    | 28|                h_1_reg_350|   32|      0|  32|
    | 29|                h_2_reg_360|   32|      0|  32|
    | 30|                 h_reg_1443|   32|      0|  32|
    | 31|          i_1_cast_reg_1303|   32|     25|   7|
    | 32|                i_2_reg_436|    7|      0|   7|
    | 33|               i_3_reg_1452|    7|      0|   7|
    | 34|            i_cast_reg_1230|   32|     27|   5|
    | 35|                  i_reg_328|    5|      0|   5|
    | 36|       indvar_cast_reg_1283|   32|     26|   6|
    | 37|             indvar_reg_339|    6|      0|   6|
    | 38|                t1_reg_1512|   32|      0|  32|
    | 39|             tmp10_reg_1351|   32|      0|  32|
    | 40|             tmp11_reg_1361|   32|      0|  32|
    | 41|             tmp12_reg_1366|   32|      0|  32|
    | 42|             tmp14_reg_1502|   32|      0|  32|
    | 43|             tmp15_reg_1507|   32|      0|  32|
    | 44|         tmp4_cast_reg_1293|   32|     26|   6|
    | 45|              tmp4_reg_1288|    6|      0|   6|
    | 46|         tmp5_cast_reg_1298|   32|     26|   6|
    | 47|              tmp8_reg_1331|   32|      0|  32|
    | 48|            tmp_13_reg_1326|   32|      0|  32|
    | 49|             tmp_1_reg_1258|    5|      0|   5|
    | 50|            tmp_25_reg_1346|   32|      0|  32|
    | 51|            tmp_31_reg_1482|   32|      0|  32|
    | 52|            tmp_33_reg_1487|   32|      0|  32|
    | 53|            tmp_34_reg_1497|   32|      0|  32|
    | 54|            tmp_35_reg_1533|   32|      0|  32|
    | 55|            tmp_48_reg_1457|   32|      0|  32|
    | 56|            tmp_51_reg_1462|   32|      0|  32|
    | 57|            tmp_61_reg_1518|   32|      0|  32|
    | 58|            tmp_65_reg_1477|   32|      0|  32|
    | 59|             tmp_s_reg_1492|   32|      0|  32|
    +---+---------------------------+-----+-------+----+
    |  -|                      Total| 1357|    154|1203|
    +---+---------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   80|  397|  1070|
+---+--------------+-----+-----+------+
|  -|         Total|   80|  397|  1070|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|   222|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|    60|
|  5|     Register|   171|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   453|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|  1203|
+---+--------------+------+
|  -|         Total|  1203|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+--------------------+------------------+--------------+------+------------+----------+-----+-----+
| ID|           RTL Ports|            Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+--------------------+------------------+--------------+------+------------+----------+-----+-----+
|  0|              ap_clk|  sha256_transform|  return value|     -|           -|         -|   in|    1|
|  1|              ap_rst|                 -|             -|     -|           -|         -|   in|    1|
|  2|            ap_start|                 -|             -|     -|           -|         -|   in|    1|
|  3|             ap_done|                 -|             -|     -|           -|         -|  out|    1|
|  4|             ap_idle|                 -|             -|     -|           -|         -|  out|    1|
|  5|            ap_ready|                 -|             -|     -|           -|         -|  out|    1|
|  6|  ctx_state_address0|         ctx_state|         array|     -|   ap_memory|         -|  out|    3|
|  7|       ctx_state_ce0|                 -|             -|     -|           -|         -|  out|    1|
|  8|       ctx_state_we0|                 -|             -|     -|           -|         -|  out|    1|
|  9|        ctx_state_d0|                 -|             -|     -|           -|         -|  out|   32|
| 10|        ctx_state_q0|                 -|             -|     -|           -|         -|   in|   32|
| 11|  ctx_state_address1|                 -|             -|     -|           -|         -|  out|    3|
| 12|       ctx_state_ce1|                 -|             -|     -|           -|         -|  out|    1|
| 13|       ctx_state_we1|                 -|             -|     -|           -|         -|  out|    1|
| 14|        ctx_state_d1|                 -|             -|     -|           -|         -|  out|   32|
| 15|        ctx_state_q1|                 -|             -|     -|           -|         -|   in|   32|
| 16|       data_address0|              data|         array|     -|   ap_memory|         -|  out|    6|
| 17|            data_ce0|                 -|             -|     -|           -|         -|  out|    1|
| 18|             data_q0|                 -|             -|     -|           -|         -|   in|    8|
| 19|       data_address1|                 -|             -|     -|           -|         -|  out|    6|
| 20|            data_ce1|                 -|             -|     -|           -|         -|  out|    1|
| 21|             data_q1|                 -|             -|     -|           -|         -|   in|    8|
+---+--------------------+------------------+--------------+------+------------+----------+-----+-----+

