Assignments for ECN-104 - Digital Logic Design
==============================================

<table>
<thead>
<tr>
<th>File</th>
<th>PDF</th>
<th>Verilog files (Listings)</th>
<th>Testbenches</th>
</tr>
</thead>
<tbody>
<tr>
<td>Art of Writing Testbenches</td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/art_of_writing_testbenches/aowt.pdf">link</a></td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_1/verilog_files">link</a></td>
<td>-</td>
</tr>
<tr>
<td>Vivado Installation Instructions</td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/installation_instructions/vivado_installation_instruction.pdf">link</a></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Assignment 1</td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_1/assignment.pdf">link</a></td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_1/verilog_files">link</a></td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_1/testbenches">link</a></td>
</tr>
<tr>
<td>Assignment 2</td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_2/assignment.pdf">link</a></td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_1/verilog_files">link</a></td>
<td>-</td>
</tr>
<tr>
<td>Assignment 3</td>
<td><a href="/OpenSourceSilicon/ecn104-assignments/blob/master/assignment_3/assignment.pdf">link</a></td>
<td>-</td>
<td>-</td>
</tr></tbody></table>

<h2>Template</h2>
<ul>
<li> <a href="./template/assignment.tex">Source code (./template/assignment.tex)</a>
<li> <a href="./template/assignment.pdf">pdf (./template/assignment.pdf</a>
</ul>
 
