
*** Running vivado
    with args -log dedicated.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dedicated.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dedicated.tcl -notrace
Command: synth_design -top dedicated -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dedicated' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_count' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_count' (1#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:70]
INFO: [Synth 8-6157] synthesizing module 'counter_control_unit' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:95]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:148]
INFO: [Synth 8-6155] done synthesizing module 'counter_control_unit' (2#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:95]
INFO: [Synth 8-6157] synthesizing module 'counter_datapath' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:179]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:247]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:255]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:247]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:267]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:267]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:290]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (5#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:290]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:299]
INFO: [Synth 8-6155] done synthesizing module 'adder' (6#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:299]
INFO: [Synth 8-6157] synthesizing module 'three_state_buffer' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:308]
INFO: [Synth 8-6155] done synthesizing module 'three_state_buffer' (7#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:308]
WARNING: [Synth 8-7071] port 'clk' of module 'three_state_buffer' is unconnected for instance 'U_three_state_buffer' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:219]
WARNING: [Synth 8-7071] port 'reset' of module 'three_state_buffer' is unconnected for instance 'U_three_state_buffer' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:219]
WARNING: [Synth 8-7023] instance 'U_three_state_buffer' of module 'three_state_buffer' has 5 connections declared, but only 3 given [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:219]
INFO: [Synth 8-6155] done synthesizing module 'counter_datapath' (8#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:179]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (9#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:76]
INFO: [Synth 8-6155] done synthesizing module 'counter' (10#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:76]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:152]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:158]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (11#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:152]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:117]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (12#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:117]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:132]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (13#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:169]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:169]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (15#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dedicated' (16#1) [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.473 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1106.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dedicated_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dedicated_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1160.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'counter_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                            00001 |                              000
                      S1 |                            00010 |                              001
                      S2 |                            00100 |                              010
                      S3 |                            01000 |                              011
                      S4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'counter_control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg_reg' [D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.srcs/sources_1/new/dedicated.v:318]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1160.066 ; gain = 53.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1170.918 ; gain = 64.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1171.719 ; gain = 65.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     6|
|4     |LUT2   |    46|
|5     |LUT3   |    17|
|6     |LUT4   |    35|
|7     |LUT5   |    10|
|8     |LUT6   |    28|
|9     |FDCE   |    68|
|10    |FDPE   |     1|
|11    |LD     |     8|
|12    |IBUF   |     2|
|13    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1185.816 ; gain = 79.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.816 ; gain = 25.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1185.816 ; gain = 79.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1197.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1197.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1197.883 ; gain = 91.410
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/harman_Verilog/1205_1to10_add/1205_1to10_add.runs/synth_1/dedicated.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dedicated_utilization_synth.rpt -pb dedicated_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 16:49:32 2024...
