{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733173159768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733173159768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:59:19 2024 " "Processing started: Mon Dec 02 20:59:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733173159768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733173159768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_v -c multiplier_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_v -c multiplier_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733173159768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733173160279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_array.v 1 1 " "Found 1 design units, including 1 entities, in source file and_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_array " "Found entity 1: and_array" {  } { { "and_array.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/and_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_array.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_array " "Found entity 1: adder_array" {  } { { "adder_array.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/adder_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_v " "Found entity 1: multiplier_v" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bcd_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_to_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_to_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_reg " "Found entity 1: bit_to_reg" {  } { { "bit_to_reg.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bit_to_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp_off.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_disp_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_disp_off " "Found entity 1: seg_disp_off" {  } { { "seg_disp_off.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/seg_disp_off.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin4_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin4_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin4_to_bcd " "Found entity 1: bin4_to_bcd" {  } { { "bin4_to_bcd.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bin4_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_to_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file bit4_to_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4_to_reg " "Found entity 1: bit4_to_reg" {  } { { "bit4_to_reg.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bit4_to_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733173160372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733173160372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_v " "Elaborating entity \"multiplier_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733173160388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_array adder_array:inst2 " "Elaborating entity \"adder_array\" for hierarchy \"adder_array:inst2\"" {  } { { "multiplier_v.bdf" "inst2" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 56 456 584 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_array:inst2\|full_adder:FA01 " "Elaborating entity \"full_adder\" for hierarchy \"adder_array:inst2\|full_adder:FA01\"" {  } { { "adder_array.v" "FA01" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/adder_array.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_array and_array:inst " "Elaborating entity \"and_array\" for hierarchy \"and_array:inst\"" {  } { { "multiplier_v.bdf" "inst" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 56 312 440 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_disp_off seg_disp_off:inst1 " "Elaborating entity \"seg_disp_off\" for hierarchy \"seg_disp_off:inst1\"" {  } { { "multiplier_v.bdf" "inst1" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 144 1176 1320 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:inst3 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:inst3\"" {  } { { "multiplier_v.bdf" "inst3" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 240 1120 1320 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:inst6 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:inst6\"" {  } { { "multiplier_v.bdf" "inst6" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 240 912 1080 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(23) " "Verilog HDL assignment warning at bin_to_bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bin_to_bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733173160419 "|multiplier_v|bin_to_bcd:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(22) " "Verilog HDL assignment warning at bin_to_bcd.v(22): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bin_to_bcd.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733173160419 "|multiplier_v|bin_to_bcd:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_reg bit_to_reg:inst7 " "Elaborating entity \"bit_to_reg\" for hierarchy \"bit_to_reg:inst7\"" {  } { { "multiplier_v.bdf" "inst7" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 240 736 896 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin4_to_bcd bin4_to_bcd:inst12 " "Elaborating entity \"bin4_to_bcd\" for hierarchy \"bin4_to_bcd:inst12\"" {  } { { "multiplier_v.bdf" "inst12" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 424 504 672 504 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin4_to_bcd.v(20) " "Verilog HDL assignment warning at bin4_to_bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bin4_to_bcd.v" "" { Text "C:/Users/Ant/Design/Quartus/multiplier_v/bin4_to_bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733173160419 "|multiplier_v|bin4_to_bcd:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4_to_reg bit4_to_reg:inst9 " "Elaborating entity \"bit4_to_reg\" for hierarchy \"bit4_to_reg:inst9\"" {  } { { "multiplier_v.bdf" "inst9" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 424 312 464 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733173160419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] VCC " "Pin \"seg3\[5\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] VCC " "Pin \"seg3\[4\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] VCC " "Pin \"seg3\[3\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] VCC " "Pin \"seg3\[2\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] VCC " "Pin \"seg3\[1\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] VCC " "Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 168 1320 1496 184 "seg3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out13\[6\] VCC " "Pin \"seg_out13\[6\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 536 904 1080 552 "seg_out13\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out13[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out13\[2\] GND " "Pin \"seg_out13\[2\]\" is stuck at GND" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 536 904 1080 552 "seg_out13\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out13\[1\] GND " "Pin \"seg_out13\[1\]\" is stuck at GND" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 536 904 1080 552 "seg_out13\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out15\[6\] VCC " "Pin \"seg_out15\[6\]\" is stuck at VCC" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 720 904 1080 736 "seg_out15\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out15[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out15\[2\] GND " "Pin \"seg_out15\[2\]\" is stuck at GND" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 720 904 1080 736 "seg_out15\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out15\[1\] GND " "Pin \"seg_out15\[1\]\" is stuck at GND" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 720 904 1080 736 "seg_out15\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out9\[1\] GND " "Pin \"seg_out9\[1\]\" is stuck at GND" {  } { { "multiplier_v.bdf" "" { Schematic "C:/Users/Ant/Design/Quartus/multiplier_v/multiplier_v.bdf" { { 440 1320 1496 456 "seg_out9\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733173161102 "|multiplier_v|seg_out9[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733173161102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733173161509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733173161509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733173161571 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733173161571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733173161571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733173161571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733173161618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:59:21 2024 " "Processing ended: Mon Dec 02 20:59:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733173161618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733173161618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733173161618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733173161618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733173162981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733173162981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:59:22 2024 " "Processing started: Mon Dec 02 20:59:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733173162981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733173162981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733173162981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733173163090 ""}
{ "Info" "0" "" "Project  = multiplier_v" {  } {  } 0 0 "Project  = multiplier_v" 0 0 "Fitter" 0 0 1733173163090 ""}
{ "Info" "0" "" "Revision = multiplier_v" {  } {  } 0 0 "Revision = multiplier_v" 0 0 "Fitter" 0 0 1733173163090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733173163213 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplier_v EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"multiplier_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733173163229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733173163260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733173163260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733173163338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733173163354 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733173163791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733173163791 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733173163791 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ant/Design/Quartus/multiplier_v/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733173163791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ant/Design/Quartus/multiplier_v/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733173163791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ant/Design/Quartus/multiplier_v/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733173163791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733173163791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier_v.sdc " "Synopsys Design Constraints File file not found: 'multiplier_v.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733173163989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733173164004 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733173164004 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733173164020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733173165623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733173165701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733173165717 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733173165857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733173165857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733173165904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "C:/Users/Ant/Design/Quartus/multiplier_v/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733173166545 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733173166545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733173166637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733173166637 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1733173166637 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733173166637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733173166637 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733173166637 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name11 0 " "Pin \"pin_name11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name13 0 " "Pin \"pin_name13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name14 0 " "Pin \"pin_name14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name15 0 " "Pin \"pin_name15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name16 0 " "Pin \"pin_name16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[6\] 0 " "Pin \"seg_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[5\] 0 " "Pin \"seg_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[4\] 0 " "Pin \"seg_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[3\] 0 " "Pin \"seg_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[2\] 0 " "Pin \"seg_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[1\] 0 " "Pin \"seg_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[0\] 0 " "Pin \"seg_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[6\] 0 " "Pin \"seg_out12\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[5\] 0 " "Pin \"seg_out12\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[4\] 0 " "Pin \"seg_out12\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[3\] 0 " "Pin \"seg_out12\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[2\] 0 " "Pin \"seg_out12\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[1\] 0 " "Pin \"seg_out12\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out12\[0\] 0 " "Pin \"seg_out12\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[6\] 0 " "Pin \"seg_out13\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[5\] 0 " "Pin \"seg_out13\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[4\] 0 " "Pin \"seg_out13\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[3\] 0 " "Pin \"seg_out13\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[2\] 0 " "Pin \"seg_out13\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[1\] 0 " "Pin \"seg_out13\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out13\[0\] 0 " "Pin \"seg_out13\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[6\] 0 " "Pin \"seg_out14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[5\] 0 " "Pin \"seg_out14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[4\] 0 " "Pin \"seg_out14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[3\] 0 " "Pin \"seg_out14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[2\] 0 " "Pin \"seg_out14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[1\] 0 " "Pin \"seg_out14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out14\[0\] 0 " "Pin \"seg_out14\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[6\] 0 " "Pin \"seg_out15\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[5\] 0 " "Pin \"seg_out15\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[4\] 0 " "Pin \"seg_out15\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[3\] 0 " "Pin \"seg_out15\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[2\] 0 " "Pin \"seg_out15\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[1\] 0 " "Pin \"seg_out15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out15\[0\] 0 " "Pin \"seg_out15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[6\] 0 " "Pin \"seg_out8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[5\] 0 " "Pin \"seg_out8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[4\] 0 " "Pin \"seg_out8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[3\] 0 " "Pin \"seg_out8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[2\] 0 " "Pin \"seg_out8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[1\] 0 " "Pin \"seg_out8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out8\[0\] 0 " "Pin \"seg_out8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[6\] 0 " "Pin \"seg_out9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[5\] 0 " "Pin \"seg_out9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[4\] 0 " "Pin \"seg_out9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[3\] 0 " "Pin \"seg_out9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[2\] 0 " "Pin \"seg_out9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[1\] 0 " "Pin \"seg_out9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out9\[0\] 0 " "Pin \"seg_out9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733173166652 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733173166652 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733173166730 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733173166730 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733173166808 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733173167027 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733173167090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ant/Design/Quartus/multiplier_v/output_files/multiplier_v.fit.smsg " "Generated suppressed messages file C:/Users/Ant/Design/Quartus/multiplier_v/output_files/multiplier_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733173167199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733173167443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:59:27 2024 " "Processing ended: Mon Dec 02 20:59:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733173167443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733173167443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733173167443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733173167443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733173168671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733173168671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:59:28 2024 " "Processing started: Mon Dec 02 20:59:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733173168671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733173168671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733173168671 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733173169767 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733173169854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733173170387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:59:30 2024 " "Processing ended: Mon Dec 02 20:59:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733173170387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733173170387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733173170387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733173170387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733173171006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733173171678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733173171678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:59:31 2024 " "Processing started: Mon Dec 02 20:59:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733173171678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733173171678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplier_v -c multiplier_v " "Command: quartus_sta multiplier_v -c multiplier_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733173171678 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733173171787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733173171952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733173171999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733173171999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier_v.sdc " "Synopsys Design Constraints File file not found: 'multiplier_v.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733173172124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733173172124 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1733173172124 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1733173172124 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733173172139 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1733173172139 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733173172155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172186 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733173172202 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733173172202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733173172202 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1733173172202 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1733173172202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733173172249 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733173172280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733173172389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733173172389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733173172499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:59:32 2024 " "Processing ended: Mon Dec 02 20:59:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733173172499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733173172499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733173172499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733173172499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733173173801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733173173801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:59:33 2024 " "Processing started: Mon Dec 02 20:59:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733173173801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733173173801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiplier_v -c multiplier_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733173173801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplier_v.vo C:/Users/Ant/Design/Quartus/multiplier_v/simulation/modelsim/ simulation " "Generated file multiplier_v.vo in folder \"C:/Users/Ant/Design/Quartus/multiplier_v/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733173174190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733173174268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:59:34 2024 " "Processing ended: Mon Dec 02 20:59:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733173174268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733173174268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733173174268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733173174268 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733173174902 ""}
