/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/******************************************************************************
 *
 * This file is provided under a dual license.  When you use or
 * distribute this software, you may choose to be licensed under
 * version 2 of the GNU General Public License ("GPLv2 License")
 * or BSD License.
 *
 * GPLv2 License
 *
 * Copyright(C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 *
 * BSD LICENSE
 *
 * Copyright(C) 2019 MediaTek Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  * Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *****************************************************************************/

// $Change: 1008272 $
//****************************************************
// Drive Chip           : Raptor
// Excel CodeGen Version: 1.05
// Excel SW      Version: 1.01
// Excel update date    : 2/22/2016 15:48
//****************************************************

#ifndef _HALTX_TIMING_TBL_H_
#define _HALTX_TIMING_TBL_H_

#ifdef __cplusplus
extern "C"
{
#endif

//#include "MsTypes.h"

#define DRV_REG(reg)           ((reg>>8)&0xFF), (reg&0xFF)
#define REG_ADDR_SIZE          2
#define REG_MASK_SIZE          1
#define REG_DATA_SIZE          1
#define REG_TABLE_END          0xFFFF

#define _PK_L_(bank, addr)     ((MS_U16)(bank << 8) | ((addr)*2))
#define _PK_H_(bank, addr)     ((MS_U16)((bank|0x80) << 8) | ((addr)*2+1))

////////////////////////////////////////////////////////////////////////////////
#define MS_INIT_CHIPTOP_COMMON_REG_NUM        28
#define MS_INIT_SPI_COMMON_REG_NUM        25
#define MS_INIT_PADTOP_COMMON_REG_NUM        6
#define MS_INIT_HDMI_TGEN_REG_NUM        25
#define MS_INIT_HDMI_TGEN_COMMON_REG_NUM        17
#define MS_INIT_HDMITX_REG_NUM        14
#define MS_INIT_HDMITX_COMMON_REG_NUM        14
#define MS_INIT_LPLL_OFF_COMMON_REG_NUM        1
#define MS_INIT_LPLL_REG_NUM        4
#define MS_INIT_LPLL_COMMON_REG_NUM        15
#define MS_INIT_LPLL_ON_COMMON_REG_NUM        1
#define MS_INIT_HDMI444To422_REG_NUM        1
#define MS_INIT_HDMI444To422_COMMON_REG_NUM        1
////////////////////////////////////////////////////////////////////////////////
#define  REG_PAD_TOP_BASE     0x0B00
#define  REG_FSP_BASE     0x0E00
#define  REG_QSPI_BASE     0x0F00
#define  REG_ANA_MISC_BASE     0x1300
#define  REG_MFT_BASE     0x1700
#define  REG_CHIPTOP_BASE     0x1E00
#define  REG_SC_TOP_BASE     0x2000
#define  REG_HDMI_TGEN_BASE     0x2100
#define  REG_VBY1_RX_A_BASE     0x2600
#define  REG_VBY1_RX_BASE     0x2700
#define  REG_HDMI444To422_BASE     0x2800
#define  REG_LPLL_BASE     0x2A00
#define  REG_HAYDN_TOP_BASE     0x2C00
#define  REG_PM_CEC_BASE     0x2E00
#define  REG_HDMITX_MISC_BASE     0x2F00
#define  REG_HDCPTX_BASE     0x3000
#define  REG_HDMITX_BASE     0x3100
#define  REG_HDMITX_VID_BASE     0x3200
#define  REG_HDMITX_AUD_BASE     0x3300
#define  REG_HDMITX_PHY_BASE     0x3500
#define  REG_HDCP_BASE     0x3700
#define  REG_DSCRMB_BASE     0x100200
#define  REG_DSCRMB1_BASE     0x100300
#define  REG_TZPC_BASE     0x100400
#define  REG_SECU_EFUSE_BASE     0x100500

////////////////////////////////////////////////////////////////////////////////
typedef enum
{
    MS_TX_TIMING_ID_640x480_60P=0x0,
    MS_TX_TIMING_ID_720x480_60P=0x1,
    MS_TX_TIMING_ID_720x576_50P=0x2,
    MS_TX_TIMING_ID_1280x720_60P=0x3,
    MS_TX_TIMING_ID_1280x720_50P=0x4,
    MS_TX_TIMING_ID_1920x1080_50I=0x5,
    MS_TX_TIMING_ID_1920x1080_60I=0x6,
    MS_TX_TIMING_ID_1920x1080_24P=0x7,
    MS_TX_TIMING_ID_1920x1080_25P=0xFF,
    MS_TX_TIMING_ID_1920x1080_30P=0x8,
    MS_TX_TIMING_ID_1920x1080_50P=0x9,
    MS_TX_TIMING_ID_1920x1080_60P=0xA,
    MS_TX_TIMING_ID_3840x2160_24P=0xB,
    MS_TX_TIMING_ID_3840x2160_25P=0xC,
    MS_TX_TIMING_ID_3840x2160_30P=0xD,
    MS_TX_TIMING_ID_3840x2160_50P=0xE,
    MS_TX_TIMING_ID_3840x2160_60P=0xF,
    MS_TX_TIMING_ID_4096x2160_24P=0x10,
    MS_TX_TIMING_ID_4096x2160_25P=0x11,
    MS_TX_TIMING_ID_4096x2160_30P=0x12,
    MS_TX_TIMING_ID_4096x2160_50P=0x13,
    MS_TX_TIMING_ID_4096x2160_60P=0x14,
    MS_TX_TIMING_ID_1920x1080_420_50P=0x15,
    MS_TX_TIMING_ID_1920x1080_420_60P=0x16,
    MS_TX_TIMING_ID_3840x2160_420_24P=0x17,
    MS_TX_TIMING_ID_3840x2160_420_25P=0x18,
    MS_TX_TIMING_ID_3840x2160_420_30P=0x19,
    MS_TX_TIMING_ID_3840x2160_420_50P=0x1A,
    MS_TX_TIMING_ID_3840x2160_420_60P=0x1B,
    MS_TX_TIMING_ID_4096x2160_420_50P=0x1C,
    MS_TX_TIMING_ID_4096x2160_420_60P=0x1D,
    MS_TX_TIMING_ID_800x600_60P=0x1E,
    MS_TX_TIMING_ID_848x480_60P=0x1F,
    MS_TX_TIMING_ID_1024x768_60P=0x20,
    MS_TX_TIMING_ID_1280x768_60P=0x21,
    MS_TX_TIMING_ID_1280x800_60P=0x22,
    MS_TX_TIMING_ID_1280x960_60P=0x23,
    MS_TX_TIMING_ID_1280x1024_60P=0x24,
    MS_TX_TIMING_ID_1360x768_60P=0x25,
    MS_TX_TIMING_ID_1366x768_60P=0x26,
    MS_TX_TIMING_ID_1400x1050_60P=0x27,
    MS_TX_TIMING_ID_1440x900_60P=0x28,
    MS_TX_TIMING_ID_1600x900_60P=0x29,
    MS_TX_TIMING_ID_1600x1200_60P=0x2A,
    MS_TX_TIMING_ID_1680x1050_60P=0x2B,
    MS_TX_TIMING_ID_1920x1200_60P=0x2C,
    MS_TX_TIMING_ID_2048x1152_60P=0x2D,
    MS_TX_TIMING_ID_NUM=0x2E,
} E_MS_TX_TIMING_ID_TYPE;

typedef enum
{
    MS_TX_TIMING_COMMON_TAB_INIT_CHIPTOP,
    MS_TX_TIMING_COMMON_TAB_INIT_SPI,
    MS_TX_TIMING_COMMON_TAB_INIT_PADTOP,
    MS_TX_TIMING_TAB_INIT_HDMI_TGEN,
    MS_TX_TIMING_COMMON_TAB_INIT_HDMI_TGEN,
    MS_TX_TIMING_TAB_INIT_HDMITX,
    MS_TX_TIMING_COMMON_TAB_INIT_HDMITX,
    MS_TX_TIMING_COMMON_TAB_INIT_LPLL_OFF,
    MS_TX_TIMING_TAB_INIT_LPLL,
    MS_TX_TIMING_COMMON_TAB_INIT_LPLL,
    MS_TX_TIMING_COMMON_TAB_INIT_LPLL_ON,
    MS_TX_TIMING_TAB_INIT_HDMI444To422,
    MS_TX_TIMING_COMMON_TAB_INIT_HDMI444To422,
    MS_TX_TIMING_TAB_NUM,
} E_MS_TX_TIMING_TAB_TYPE;

typedef enum
{
    MS_TX_TIMING_IP_NORMAL,
    MS_TX_TIMING_IP_COMMON
} E_MS_TX_TIMING_IP_TYPE;

typedef struct
{
    MS_U8                 *pData;
    MS_U16                 u16RegNum;
    E_MS_TX_TIMING_IP_TYPE enIPType;
} MS_TX_TIMING_INFO;

extern MS_TX_TIMING_INFO stHALTX_TIMING_TBL[MS_TX_TIMING_TAB_NUM];

//-------------------------------------------------------------------------------------------------
// register define used for TCON table
//-------------------------------------------------------------------------------------------------

#define  REG_PAD_TOP_00_L       (REG_PAD_TOP_BASE + 0x00)
#define  REG_PAD_TOP_00_H       (REG_PAD_TOP_BASE + 0x01)
#define  REG_PAD_TOP_01_L       (REG_PAD_TOP_BASE + 0x02)
#define  REG_PAD_TOP_01_H       (REG_PAD_TOP_BASE + 0x03)
#define  REG_PAD_TOP_02_L       (REG_PAD_TOP_BASE + 0x04)
#define  REG_PAD_TOP_02_H       (REG_PAD_TOP_BASE + 0x05)
#define  REG_PAD_TOP_03_L       (REG_PAD_TOP_BASE + 0x06)
#define  REG_PAD_TOP_03_H       (REG_PAD_TOP_BASE + 0x07)
#define  REG_PAD_TOP_04_L       (REG_PAD_TOP_BASE + 0x08)
#define  REG_PAD_TOP_04_H       (REG_PAD_TOP_BASE + 0x09)
#define  REG_PAD_TOP_05_L       (REG_PAD_TOP_BASE + 0x0A)
#define  REG_PAD_TOP_05_H       (REG_PAD_TOP_BASE + 0x0B)
#define  REG_PAD_TOP_06_L       (REG_PAD_TOP_BASE + 0x0C)
#define  REG_PAD_TOP_06_H       (REG_PAD_TOP_BASE + 0x0D)
#define  REG_PAD_TOP_07_L       (REG_PAD_TOP_BASE + 0x0E)
#define  REG_PAD_TOP_07_H       (REG_PAD_TOP_BASE + 0x0F)
#define  REG_PAD_TOP_08_L       (REG_PAD_TOP_BASE + 0x10)
#define  REG_PAD_TOP_08_H       (REG_PAD_TOP_BASE + 0x11)
#define  REG_PAD_TOP_09_L       (REG_PAD_TOP_BASE + 0x12)
#define  REG_PAD_TOP_09_H       (REG_PAD_TOP_BASE + 0x13)
#define  REG_PAD_TOP_0A_L       (REG_PAD_TOP_BASE + 0x14)
#define  REG_PAD_TOP_0A_H       (REG_PAD_TOP_BASE + 0x15)
#define  REG_PAD_TOP_0B_L       (REG_PAD_TOP_BASE + 0x16)
#define  REG_PAD_TOP_0B_H       (REG_PAD_TOP_BASE + 0x17)
#define  REG_PAD_TOP_0C_L       (REG_PAD_TOP_BASE + 0x18)
#define  REG_PAD_TOP_0C_H       (REG_PAD_TOP_BASE + 0x19)
#define  REG_PAD_TOP_0D_L       (REG_PAD_TOP_BASE + 0x1A)
#define  REG_PAD_TOP_0D_H       (REG_PAD_TOP_BASE + 0x1B)
#define  REG_PAD_TOP_0E_L       (REG_PAD_TOP_BASE + 0x1C)
#define  REG_PAD_TOP_0E_H       (REG_PAD_TOP_BASE + 0x1D)
#define  REG_PAD_TOP_0F_L       (REG_PAD_TOP_BASE + 0x1E)
#define  REG_PAD_TOP_0F_H       (REG_PAD_TOP_BASE + 0x1F)
#define  REG_PAD_TOP_10_L       (REG_PAD_TOP_BASE + 0x20)
#define  REG_PAD_TOP_10_H       (REG_PAD_TOP_BASE + 0x21)
#define  REG_PAD_TOP_11_L       (REG_PAD_TOP_BASE + 0x22)
#define  REG_PAD_TOP_11_H       (REG_PAD_TOP_BASE + 0x23)
#define  REG_PAD_TOP_12_L       (REG_PAD_TOP_BASE + 0x24)
#define  REG_PAD_TOP_12_H       (REG_PAD_TOP_BASE + 0x25)
#define  REG_PAD_TOP_13_L       (REG_PAD_TOP_BASE + 0x26)
#define  REG_PAD_TOP_13_H       (REG_PAD_TOP_BASE + 0x27)
#define  REG_PAD_TOP_14_L       (REG_PAD_TOP_BASE + 0x28)
#define  REG_PAD_TOP_14_H       (REG_PAD_TOP_BASE + 0x29)
#define  REG_PAD_TOP_15_L       (REG_PAD_TOP_BASE + 0x2A)
#define  REG_PAD_TOP_15_H       (REG_PAD_TOP_BASE + 0x2B)
#define  REG_PAD_TOP_16_L       (REG_PAD_TOP_BASE + 0x2C)
#define  REG_PAD_TOP_16_H       (REG_PAD_TOP_BASE + 0x2D)
#define  REG_PAD_TOP_17_L       (REG_PAD_TOP_BASE + 0x2E)
#define  REG_PAD_TOP_17_H       (REG_PAD_TOP_BASE + 0x2F)
#define  REG_PAD_TOP_18_L       (REG_PAD_TOP_BASE + 0x30)
#define  REG_PAD_TOP_18_H       (REG_PAD_TOP_BASE + 0x31)
#define  REG_PAD_TOP_19_L       (REG_PAD_TOP_BASE + 0x32)
#define  REG_PAD_TOP_19_H       (REG_PAD_TOP_BASE + 0x33)
#define  REG_PAD_TOP_1A_L       (REG_PAD_TOP_BASE + 0x34)
#define  REG_PAD_TOP_1A_H       (REG_PAD_TOP_BASE + 0x35)
#define  REG_PAD_TOP_1B_L       (REG_PAD_TOP_BASE + 0x36)
#define  REG_PAD_TOP_1B_H       (REG_PAD_TOP_BASE + 0x37)
#define  REG_PAD_TOP_1C_L       (REG_PAD_TOP_BASE + 0x38)
#define  REG_PAD_TOP_1C_H       (REG_PAD_TOP_BASE + 0x39)
#define  REG_PAD_TOP_1D_L       (REG_PAD_TOP_BASE + 0x3A)
#define  REG_PAD_TOP_1D_H       (REG_PAD_TOP_BASE + 0x3B)
#define  REG_PAD_TOP_1E_L       (REG_PAD_TOP_BASE + 0x3C)
#define  REG_PAD_TOP_1E_H       (REG_PAD_TOP_BASE + 0x3D)
#define  REG_PAD_TOP_1F_L       (REG_PAD_TOP_BASE + 0x3E)
#define  REG_PAD_TOP_1F_H       (REG_PAD_TOP_BASE + 0x3F)
#define  REG_PAD_TOP_20_L       (REG_PAD_TOP_BASE + 0x40)
#define  REG_PAD_TOP_20_H       (REG_PAD_TOP_BASE + 0x41)
#define  REG_PAD_TOP_21_L       (REG_PAD_TOP_BASE + 0x42)
#define  REG_PAD_TOP_21_H       (REG_PAD_TOP_BASE + 0x43)
#define  REG_PAD_TOP_22_L       (REG_PAD_TOP_BASE + 0x44)
#define  REG_PAD_TOP_22_H       (REG_PAD_TOP_BASE + 0x45)
#define  REG_PAD_TOP_23_L       (REG_PAD_TOP_BASE + 0x46)
#define  REG_PAD_TOP_23_H       (REG_PAD_TOP_BASE + 0x47)
#define  REG_PAD_TOP_24_L       (REG_PAD_TOP_BASE + 0x48)
#define  REG_PAD_TOP_24_H       (REG_PAD_TOP_BASE + 0x49)
#define  REG_PAD_TOP_25_L       (REG_PAD_TOP_BASE + 0x4A)
#define  REG_PAD_TOP_25_H       (REG_PAD_TOP_BASE + 0x4B)
#define  REG_PAD_TOP_26_L       (REG_PAD_TOP_BASE + 0x4C)
#define  REG_PAD_TOP_26_H       (REG_PAD_TOP_BASE + 0x4D)
#define  REG_PAD_TOP_27_L       (REG_PAD_TOP_BASE + 0x4E)
#define  REG_PAD_TOP_27_H       (REG_PAD_TOP_BASE + 0x4F)
#define  REG_PAD_TOP_28_L       (REG_PAD_TOP_BASE + 0x50)
#define  REG_PAD_TOP_28_H       (REG_PAD_TOP_BASE + 0x51)
#define  REG_PAD_TOP_29_L       (REG_PAD_TOP_BASE + 0x52)
#define  REG_PAD_TOP_29_H       (REG_PAD_TOP_BASE + 0x53)
#define  REG_PAD_TOP_2A_L       (REG_PAD_TOP_BASE + 0x54)
#define  REG_PAD_TOP_2A_H       (REG_PAD_TOP_BASE + 0x55)
#define  REG_PAD_TOP_2B_L       (REG_PAD_TOP_BASE + 0x56)
#define  REG_PAD_TOP_2B_H       (REG_PAD_TOP_BASE + 0x57)
#define  REG_PAD_TOP_2C_L       (REG_PAD_TOP_BASE + 0x58)
#define  REG_PAD_TOP_2C_H       (REG_PAD_TOP_BASE + 0x59)
#define  REG_PAD_TOP_2D_L       (REG_PAD_TOP_BASE + 0x5A)
#define  REG_PAD_TOP_2D_H       (REG_PAD_TOP_BASE + 0x5B)
#define  REG_PAD_TOP_2E_L       (REG_PAD_TOP_BASE + 0x5C)
#define  REG_PAD_TOP_2E_H       (REG_PAD_TOP_BASE + 0x5D)
#define  REG_PAD_TOP_2F_L       (REG_PAD_TOP_BASE + 0x5E)
#define  REG_PAD_TOP_2F_H       (REG_PAD_TOP_BASE + 0x5F)
#define  REG_PAD_TOP_30_L       (REG_PAD_TOP_BASE + 0x60)
#define  REG_PAD_TOP_30_H       (REG_PAD_TOP_BASE + 0x61)
#define  REG_PAD_TOP_31_L       (REG_PAD_TOP_BASE + 0x62)
#define  REG_PAD_TOP_31_H       (REG_PAD_TOP_BASE + 0x63)
#define  REG_PAD_TOP_32_L       (REG_PAD_TOP_BASE + 0x64)
#define  REG_PAD_TOP_32_H       (REG_PAD_TOP_BASE + 0x65)
#define  REG_PAD_TOP_33_L       (REG_PAD_TOP_BASE + 0x66)
#define  REG_PAD_TOP_33_H       (REG_PAD_TOP_BASE + 0x67)
#define  REG_PAD_TOP_34_L       (REG_PAD_TOP_BASE + 0x68)
#define  REG_PAD_TOP_34_H       (REG_PAD_TOP_BASE + 0x69)
#define  REG_PAD_TOP_35_L       (REG_PAD_TOP_BASE + 0x6A)
#define  REG_PAD_TOP_35_H       (REG_PAD_TOP_BASE + 0x6B)
#define  REG_PAD_TOP_36_L       (REG_PAD_TOP_BASE + 0x6C)
#define  REG_PAD_TOP_36_H       (REG_PAD_TOP_BASE + 0x6D)
#define  REG_PAD_TOP_37_L       (REG_PAD_TOP_BASE + 0x6E)
#define  REG_PAD_TOP_37_H       (REG_PAD_TOP_BASE + 0x6F)
#define  REG_PAD_TOP_38_L       (REG_PAD_TOP_BASE + 0x70)
#define  REG_PAD_TOP_38_H       (REG_PAD_TOP_BASE + 0x71)
#define  REG_PAD_TOP_39_L       (REG_PAD_TOP_BASE + 0x72)
#define  REG_PAD_TOP_39_H       (REG_PAD_TOP_BASE + 0x73)
#define  REG_PAD_TOP_3A_L       (REG_PAD_TOP_BASE + 0x74)
#define  REG_PAD_TOP_3A_H       (REG_PAD_TOP_BASE + 0x75)
#define  REG_PAD_TOP_3B_L       (REG_PAD_TOP_BASE + 0x76)
#define  REG_PAD_TOP_3B_H       (REG_PAD_TOP_BASE + 0x77)
#define  REG_PAD_TOP_3C_L       (REG_PAD_TOP_BASE + 0x78)
#define  REG_PAD_TOP_3C_H       (REG_PAD_TOP_BASE + 0x79)
#define  REG_PAD_TOP_3D_L       (REG_PAD_TOP_BASE + 0x7A)
#define  REG_PAD_TOP_3D_H       (REG_PAD_TOP_BASE + 0x7B)
#define  REG_PAD_TOP_3E_L       (REG_PAD_TOP_BASE + 0x7C)
#define  REG_PAD_TOP_3E_H       (REG_PAD_TOP_BASE + 0x7D)
#define  REG_PAD_TOP_3F_L       (REG_PAD_TOP_BASE + 0x7E)
#define  REG_PAD_TOP_3F_H       (REG_PAD_TOP_BASE + 0x7F)
#define  REG_PAD_TOP_40_L       (REG_PAD_TOP_BASE + 0x80)
#define  REG_PAD_TOP_40_H       (REG_PAD_TOP_BASE + 0x81)
#define  REG_PAD_TOP_41_L       (REG_PAD_TOP_BASE + 0x82)
#define  REG_PAD_TOP_41_H       (REG_PAD_TOP_BASE + 0x83)
#define  REG_PAD_TOP_42_L       (REG_PAD_TOP_BASE + 0x84)
#define  REG_PAD_TOP_42_H       (REG_PAD_TOP_BASE + 0x85)
#define  REG_PAD_TOP_43_L       (REG_PAD_TOP_BASE + 0x86)
#define  REG_PAD_TOP_43_H       (REG_PAD_TOP_BASE + 0x87)
#define  REG_PAD_TOP_44_L       (REG_PAD_TOP_BASE + 0x88)
#define  REG_PAD_TOP_44_H       (REG_PAD_TOP_BASE + 0x89)
#define  REG_PAD_TOP_45_L       (REG_PAD_TOP_BASE + 0x8A)
#define  REG_PAD_TOP_45_H       (REG_PAD_TOP_BASE + 0x8B)
#define  REG_PAD_TOP_46_L       (REG_PAD_TOP_BASE + 0x8C)
#define  REG_PAD_TOP_46_H       (REG_PAD_TOP_BASE + 0x8D)
#define  REG_PAD_TOP_47_L       (REG_PAD_TOP_BASE + 0x8E)
#define  REG_PAD_TOP_47_H       (REG_PAD_TOP_BASE + 0x8F)
#define  REG_PAD_TOP_48_L       (REG_PAD_TOP_BASE + 0x90)
#define  REG_PAD_TOP_48_H       (REG_PAD_TOP_BASE + 0x91)
#define  REG_PAD_TOP_49_L       (REG_PAD_TOP_BASE + 0x92)
#define  REG_PAD_TOP_49_H       (REG_PAD_TOP_BASE + 0x93)
#define  REG_PAD_TOP_4A_L       (REG_PAD_TOP_BASE + 0x94)
#define  REG_PAD_TOP_4A_H       (REG_PAD_TOP_BASE + 0x95)
#define  REG_PAD_TOP_4B_L       (REG_PAD_TOP_BASE + 0x96)
#define  REG_PAD_TOP_4B_H       (REG_PAD_TOP_BASE + 0x97)
#define  REG_PAD_TOP_4C_L       (REG_PAD_TOP_BASE + 0x98)
#define  REG_PAD_TOP_4C_H       (REG_PAD_TOP_BASE + 0x99)
#define  REG_PAD_TOP_4D_L       (REG_PAD_TOP_BASE + 0x9A)
#define  REG_PAD_TOP_4D_H       (REG_PAD_TOP_BASE + 0x9B)
#define  REG_PAD_TOP_4E_L       (REG_PAD_TOP_BASE + 0x9C)
#define  REG_PAD_TOP_4E_H       (REG_PAD_TOP_BASE + 0x9D)
#define  REG_PAD_TOP_4F_L       (REG_PAD_TOP_BASE + 0x9E)
#define  REG_PAD_TOP_4F_H       (REG_PAD_TOP_BASE + 0x9F)
#define  REG_PAD_TOP_50_L       (REG_PAD_TOP_BASE + 0xA0)
#define  REG_PAD_TOP_50_H       (REG_PAD_TOP_BASE + 0xA1)
#define  REG_PAD_TOP_51_L       (REG_PAD_TOP_BASE + 0xA2)
#define  REG_PAD_TOP_51_H       (REG_PAD_TOP_BASE + 0xA3)
#define  REG_PAD_TOP_52_L       (REG_PAD_TOP_BASE + 0xA4)
#define  REG_PAD_TOP_52_H       (REG_PAD_TOP_BASE + 0xA5)
#define  REG_PAD_TOP_53_L       (REG_PAD_TOP_BASE + 0xA6)
#define  REG_PAD_TOP_53_H       (REG_PAD_TOP_BASE + 0xA7)
#define  REG_PAD_TOP_54_L       (REG_PAD_TOP_BASE + 0xA8)
#define  REG_PAD_TOP_54_H       (REG_PAD_TOP_BASE + 0xA9)
#define  REG_PAD_TOP_55_L       (REG_PAD_TOP_BASE + 0xAA)
#define  REG_PAD_TOP_55_H       (REG_PAD_TOP_BASE + 0xAB)
#define  REG_PAD_TOP_56_L       (REG_PAD_TOP_BASE + 0xAC)
#define  REG_PAD_TOP_56_H       (REG_PAD_TOP_BASE + 0xAD)
#define  REG_PAD_TOP_57_L       (REG_PAD_TOP_BASE + 0xAE)
#define  REG_PAD_TOP_57_H       (REG_PAD_TOP_BASE + 0xAF)
#define  REG_PAD_TOP_58_L       (REG_PAD_TOP_BASE + 0xB0)
#define  REG_PAD_TOP_58_H       (REG_PAD_TOP_BASE + 0xB1)
#define  REG_PAD_TOP_59_L       (REG_PAD_TOP_BASE + 0xB2)
#define  REG_PAD_TOP_59_H       (REG_PAD_TOP_BASE + 0xB3)
#define  REG_PAD_TOP_5A_L       (REG_PAD_TOP_BASE + 0xB4)
#define  REG_PAD_TOP_5A_H       (REG_PAD_TOP_BASE + 0xB5)
#define  REG_PAD_TOP_5B_L       (REG_PAD_TOP_BASE + 0xB6)
#define  REG_PAD_TOP_5B_H       (REG_PAD_TOP_BASE + 0xB7)
#define  REG_PAD_TOP_5C_L       (REG_PAD_TOP_BASE + 0xB8)
#define  REG_PAD_TOP_5C_H       (REG_PAD_TOP_BASE + 0xB9)
#define  REG_PAD_TOP_5D_L       (REG_PAD_TOP_BASE + 0xBA)
#define  REG_PAD_TOP_5D_H       (REG_PAD_TOP_BASE + 0xBB)
#define  REG_PAD_TOP_5E_L       (REG_PAD_TOP_BASE + 0xBC)
#define  REG_PAD_TOP_5E_H       (REG_PAD_TOP_BASE + 0xBD)
#define  REG_PAD_TOP_5F_L       (REG_PAD_TOP_BASE + 0xBE)
#define  REG_PAD_TOP_5F_H       (REG_PAD_TOP_BASE + 0xBF)
#define  REG_PAD_TOP_60_L       (REG_PAD_TOP_BASE + 0xC0)
#define  REG_PAD_TOP_60_H       (REG_PAD_TOP_BASE + 0xC1)
#define  REG_PAD_TOP_61_L       (REG_PAD_TOP_BASE + 0xC2)
#define  REG_PAD_TOP_61_H       (REG_PAD_TOP_BASE + 0xC3)
#define  REG_PAD_TOP_62_L       (REG_PAD_TOP_BASE + 0xC4)
#define  REG_PAD_TOP_62_H       (REG_PAD_TOP_BASE + 0xC5)
#define  REG_PAD_TOP_63_L       (REG_PAD_TOP_BASE + 0xC6)
#define  REG_PAD_TOP_63_H       (REG_PAD_TOP_BASE + 0xC7)
#define  REG_PAD_TOP_64_L       (REG_PAD_TOP_BASE + 0xC8)
#define  REG_PAD_TOP_64_H       (REG_PAD_TOP_BASE + 0xC9)
#define  REG_PAD_TOP_65_L       (REG_PAD_TOP_BASE + 0xCA)
#define  REG_PAD_TOP_65_H       (REG_PAD_TOP_BASE + 0xCB)
#define  REG_PAD_TOP_66_L       (REG_PAD_TOP_BASE + 0xCC)
#define  REG_PAD_TOP_66_H       (REG_PAD_TOP_BASE + 0xCD)
#define  REG_PAD_TOP_67_L       (REG_PAD_TOP_BASE + 0xCE)
#define  REG_PAD_TOP_67_H       (REG_PAD_TOP_BASE + 0xCF)
#define  REG_PAD_TOP_68_L       (REG_PAD_TOP_BASE + 0xD0)
#define  REG_PAD_TOP_68_H       (REG_PAD_TOP_BASE + 0xD1)
#define  REG_PAD_TOP_69_L       (REG_PAD_TOP_BASE + 0xD2)
#define  REG_PAD_TOP_69_H       (REG_PAD_TOP_BASE + 0xD3)
#define  REG_PAD_TOP_6A_L       (REG_PAD_TOP_BASE + 0xD4)
#define  REG_PAD_TOP_6A_H       (REG_PAD_TOP_BASE + 0xD5)
#define  REG_PAD_TOP_6B_L       (REG_PAD_TOP_BASE + 0xD6)
#define  REG_PAD_TOP_6B_H       (REG_PAD_TOP_BASE + 0xD7)
#define  REG_PAD_TOP_6C_L       (REG_PAD_TOP_BASE + 0xD8)
#define  REG_PAD_TOP_6C_H       (REG_PAD_TOP_BASE + 0xD9)
#define  REG_PAD_TOP_6D_L       (REG_PAD_TOP_BASE + 0xDA)
#define  REG_PAD_TOP_6D_H       (REG_PAD_TOP_BASE + 0xDB)
#define  REG_PAD_TOP_6E_L       (REG_PAD_TOP_BASE + 0xDC)
#define  REG_PAD_TOP_6E_H       (REG_PAD_TOP_BASE + 0xDD)
#define  REG_PAD_TOP_6F_L       (REG_PAD_TOP_BASE + 0xDE)
#define  REG_PAD_TOP_6F_H       (REG_PAD_TOP_BASE + 0xDF)
#define  REG_PAD_TOP_70_L       (REG_PAD_TOP_BASE + 0xE0)
#define  REG_PAD_TOP_70_H       (REG_PAD_TOP_BASE + 0xE1)
#define  REG_PAD_TOP_71_L       (REG_PAD_TOP_BASE + 0xE2)
#define  REG_PAD_TOP_71_H       (REG_PAD_TOP_BASE + 0xE3)
#define  REG_PAD_TOP_72_L       (REG_PAD_TOP_BASE + 0xE4)
#define  REG_PAD_TOP_72_H       (REG_PAD_TOP_BASE + 0xE5)
#define  REG_PAD_TOP_73_L       (REG_PAD_TOP_BASE + 0xE6)
#define  REG_PAD_TOP_73_H       (REG_PAD_TOP_BASE + 0xE7)
#define  REG_PAD_TOP_74_L       (REG_PAD_TOP_BASE + 0xE8)
#define  REG_PAD_TOP_74_H       (REG_PAD_TOP_BASE + 0xE9)
#define  REG_PAD_TOP_75_L       (REG_PAD_TOP_BASE + 0xEA)
#define  REG_PAD_TOP_75_H       (REG_PAD_TOP_BASE + 0xEB)
#define  REG_PAD_TOP_76_L       (REG_PAD_TOP_BASE + 0xEC)
#define  REG_PAD_TOP_76_H       (REG_PAD_TOP_BASE + 0xED)
#define  REG_PAD_TOP_77_L       (REG_PAD_TOP_BASE + 0xEE)
#define  REG_PAD_TOP_77_H       (REG_PAD_TOP_BASE + 0xEF)
#define  REG_PAD_TOP_78_L       (REG_PAD_TOP_BASE + 0xF0)
#define  REG_PAD_TOP_78_H       (REG_PAD_TOP_BASE + 0xF1)
#define  REG_PAD_TOP_79_L       (REG_PAD_TOP_BASE + 0xF2)
#define  REG_PAD_TOP_79_H       (REG_PAD_TOP_BASE + 0xF3)
#define  REG_PAD_TOP_7A_L       (REG_PAD_TOP_BASE + 0xF4)
#define  REG_PAD_TOP_7A_H       (REG_PAD_TOP_BASE + 0xF5)
#define  REG_PAD_TOP_7B_L       (REG_PAD_TOP_BASE + 0xF6)
#define  REG_PAD_TOP_7B_H       (REG_PAD_TOP_BASE + 0xF7)
#define  REG_PAD_TOP_7C_L       (REG_PAD_TOP_BASE + 0xF8)
#define  REG_PAD_TOP_7C_H       (REG_PAD_TOP_BASE + 0xF9)
#define  REG_PAD_TOP_7D_L       (REG_PAD_TOP_BASE + 0xFA)
#define  REG_PAD_TOP_7D_H       (REG_PAD_TOP_BASE + 0xFB)
#define  REG_PAD_TOP_7E_L       (REG_PAD_TOP_BASE + 0xFC)
#define  REG_PAD_TOP_7E_H       (REG_PAD_TOP_BASE + 0xFD)
#define  REG_PAD_TOP_7F_L       (REG_PAD_TOP_BASE + 0xFE)
#define  REG_PAD_TOP_7F_H       (REG_PAD_TOP_BASE + 0xFF)

#define  REG_FSP_00_L       (REG_FSP_BASE + 0x00)
#define  REG_FSP_00_H       (REG_FSP_BASE + 0x01)
#define  REG_FSP_01_L       (REG_FSP_BASE + 0x02)
#define  REG_FSP_01_H       (REG_FSP_BASE + 0x03)
#define  REG_FSP_02_L       (REG_FSP_BASE + 0x04)
#define  REG_FSP_02_H       (REG_FSP_BASE + 0x05)
#define  REG_FSP_03_L       (REG_FSP_BASE + 0x06)
#define  REG_FSP_03_H       (REG_FSP_BASE + 0x07)
#define  REG_FSP_04_L       (REG_FSP_BASE + 0x08)
#define  REG_FSP_04_H       (REG_FSP_BASE + 0x09)
#define  REG_FSP_05_L       (REG_FSP_BASE + 0x0A)
#define  REG_FSP_05_H       (REG_FSP_BASE + 0x0B)
#define  REG_FSP_06_L       (REG_FSP_BASE + 0x0C)
#define  REG_FSP_06_H       (REG_FSP_BASE + 0x0D)
#define  REG_FSP_07_L       (REG_FSP_BASE + 0x0E)
#define  REG_FSP_07_H       (REG_FSP_BASE + 0x0F)
#define  REG_FSP_08_L       (REG_FSP_BASE + 0x10)
#define  REG_FSP_08_H       (REG_FSP_BASE + 0x11)
#define  REG_FSP_09_L       (REG_FSP_BASE + 0x12)
#define  REG_FSP_09_H       (REG_FSP_BASE + 0x13)
#define  REG_FSP_0A_L       (REG_FSP_BASE + 0x14)
#define  REG_FSP_0A_H       (REG_FSP_BASE + 0x15)
#define  REG_FSP_0B_L       (REG_FSP_BASE + 0x16)
#define  REG_FSP_0B_H       (REG_FSP_BASE + 0x17)
#define  REG_FSP_0C_L       (REG_FSP_BASE + 0x18)
#define  REG_FSP_0C_H       (REG_FSP_BASE + 0x19)
#define  REG_FSP_0D_L       (REG_FSP_BASE + 0x1A)
#define  REG_FSP_0D_H       (REG_FSP_BASE + 0x1B)
#define  REG_FSP_0E_L       (REG_FSP_BASE + 0x1C)
#define  REG_FSP_0E_H       (REG_FSP_BASE + 0x1D)
#define  REG_FSP_0F_L       (REG_FSP_BASE + 0x1E)
#define  REG_FSP_0F_H       (REG_FSP_BASE + 0x1F)
#define  REG_FSP_10_L       (REG_FSP_BASE + 0x20)
#define  REG_FSP_10_H       (REG_FSP_BASE + 0x21)
#define  REG_FSP_11_L       (REG_FSP_BASE + 0x22)
#define  REG_FSP_11_H       (REG_FSP_BASE + 0x23)
#define  REG_FSP_12_L       (REG_FSP_BASE + 0x24)
#define  REG_FSP_12_H       (REG_FSP_BASE + 0x25)
#define  REG_FSP_13_L       (REG_FSP_BASE + 0x26)
#define  REG_FSP_13_H       (REG_FSP_BASE + 0x27)
#define  REG_FSP_14_L       (REG_FSP_BASE + 0x28)
#define  REG_FSP_14_H       (REG_FSP_BASE + 0x29)
#define  REG_FSP_15_L       (REG_FSP_BASE + 0x2A)
#define  REG_FSP_15_H       (REG_FSP_BASE + 0x2B)
#define  REG_FSP_16_L       (REG_FSP_BASE + 0x2C)
#define  REG_FSP_16_H       (REG_FSP_BASE + 0x2D)
#define  REG_FSP_17_L       (REG_FSP_BASE + 0x2E)
#define  REG_FSP_17_H       (REG_FSP_BASE + 0x2F)
#define  REG_FSP_18_L       (REG_FSP_BASE + 0x30)
#define  REG_FSP_18_H       (REG_FSP_BASE + 0x31)
#define  REG_FSP_19_L       (REG_FSP_BASE + 0x32)
#define  REG_FSP_19_H       (REG_FSP_BASE + 0x33)
#define  REG_FSP_1A_L       (REG_FSP_BASE + 0x34)
#define  REG_FSP_1A_H       (REG_FSP_BASE + 0x35)
#define  REG_FSP_1B_L       (REG_FSP_BASE + 0x36)
#define  REG_FSP_1B_H       (REG_FSP_BASE + 0x37)
#define  REG_FSP_1C_L       (REG_FSP_BASE + 0x38)
#define  REG_FSP_1C_H       (REG_FSP_BASE + 0x39)
#define  REG_FSP_1D_L       (REG_FSP_BASE + 0x3A)
#define  REG_FSP_1D_H       (REG_FSP_BASE + 0x3B)
#define  REG_FSP_1E_L       (REG_FSP_BASE + 0x3C)
#define  REG_FSP_1E_H       (REG_FSP_BASE + 0x3D)
#define  REG_FSP_1F_L       (REG_FSP_BASE + 0x3E)
#define  REG_FSP_1F_H       (REG_FSP_BASE + 0x3F)
#define  REG_FSP_20_L       (REG_FSP_BASE + 0x40)
#define  REG_FSP_20_H       (REG_FSP_BASE + 0x41)
#define  REG_FSP_21_L       (REG_FSP_BASE + 0x42)
#define  REG_FSP_21_H       (REG_FSP_BASE + 0x43)
#define  REG_FSP_22_L       (REG_FSP_BASE + 0x44)
#define  REG_FSP_22_H       (REG_FSP_BASE + 0x45)
#define  REG_FSP_23_L       (REG_FSP_BASE + 0x46)
#define  REG_FSP_23_H       (REG_FSP_BASE + 0x47)
#define  REG_FSP_24_L       (REG_FSP_BASE + 0x48)
#define  REG_FSP_24_H       (REG_FSP_BASE + 0x49)
#define  REG_FSP_25_L       (REG_FSP_BASE + 0x4A)
#define  REG_FSP_25_H       (REG_FSP_BASE + 0x4B)
#define  REG_FSP_26_L       (REG_FSP_BASE + 0x4C)
#define  REG_FSP_26_H       (REG_FSP_BASE + 0x4D)
#define  REG_FSP_27_L       (REG_FSP_BASE + 0x4E)
#define  REG_FSP_27_H       (REG_FSP_BASE + 0x4F)
#define  REG_FSP_28_L       (REG_FSP_BASE + 0x50)
#define  REG_FSP_28_H       (REG_FSP_BASE + 0x51)
#define  REG_FSP_29_L       (REG_FSP_BASE + 0x52)
#define  REG_FSP_29_H       (REG_FSP_BASE + 0x53)
#define  REG_FSP_2A_L       (REG_FSP_BASE + 0x54)
#define  REG_FSP_2A_H       (REG_FSP_BASE + 0x55)
#define  REG_FSP_2B_L       (REG_FSP_BASE + 0x56)
#define  REG_FSP_2B_H       (REG_FSP_BASE + 0x57)
#define  REG_FSP_2C_L       (REG_FSP_BASE + 0x58)
#define  REG_FSP_2C_H       (REG_FSP_BASE + 0x59)
#define  REG_FSP_2D_L       (REG_FSP_BASE + 0x5A)
#define  REG_FSP_2D_H       (REG_FSP_BASE + 0x5B)
#define  REG_FSP_2E_L       (REG_FSP_BASE + 0x5C)
#define  REG_FSP_2E_H       (REG_FSP_BASE + 0x5D)
#define  REG_FSP_2F_L       (REG_FSP_BASE + 0x5E)
#define  REG_FSP_2F_H       (REG_FSP_BASE + 0x5F)
#define  REG_FSP_30_L       (REG_FSP_BASE + 0x60)
#define  REG_FSP_30_H       (REG_FSP_BASE + 0x61)
#define  REG_FSP_31_L       (REG_FSP_BASE + 0x62)
#define  REG_FSP_31_H       (REG_FSP_BASE + 0x63)
#define  REG_FSP_32_L       (REG_FSP_BASE + 0x64)
#define  REG_FSP_32_H       (REG_FSP_BASE + 0x65)
#define  REG_FSP_33_L       (REG_FSP_BASE + 0x66)
#define  REG_FSP_33_H       (REG_FSP_BASE + 0x67)
#define  REG_FSP_34_L       (REG_FSP_BASE + 0x68)
#define  REG_FSP_34_H       (REG_FSP_BASE + 0x69)
#define  REG_FSP_35_L       (REG_FSP_BASE + 0x6A)
#define  REG_FSP_35_H       (REG_FSP_BASE + 0x6B)
#define  REG_FSP_36_L       (REG_FSP_BASE + 0x6C)
#define  REG_FSP_36_H       (REG_FSP_BASE + 0x6D)
#define  REG_FSP_37_L       (REG_FSP_BASE + 0x6E)
#define  REG_FSP_37_H       (REG_FSP_BASE + 0x6F)
#define  REG_FSP_38_L       (REG_FSP_BASE + 0x70)
#define  REG_FSP_38_H       (REG_FSP_BASE + 0x71)
#define  REG_FSP_39_L       (REG_FSP_BASE + 0x72)
#define  REG_FSP_39_H       (REG_FSP_BASE + 0x73)
#define  REG_FSP_3A_L       (REG_FSP_BASE + 0x74)
#define  REG_FSP_3A_H       (REG_FSP_BASE + 0x75)
#define  REG_FSP_3B_L       (REG_FSP_BASE + 0x76)
#define  REG_FSP_3B_H       (REG_FSP_BASE + 0x77)
#define  REG_FSP_3C_L       (REG_FSP_BASE + 0x78)
#define  REG_FSP_3C_H       (REG_FSP_BASE + 0x79)
#define  REG_FSP_3D_L       (REG_FSP_BASE + 0x7A)
#define  REG_FSP_3D_H       (REG_FSP_BASE + 0x7B)
#define  REG_FSP_3E_L       (REG_FSP_BASE + 0x7C)
#define  REG_FSP_3E_H       (REG_FSP_BASE + 0x7D)
#define  REG_FSP_3F_L       (REG_FSP_BASE + 0x7E)
#define  REG_FSP_3F_H       (REG_FSP_BASE + 0x7F)
#define  REG_FSP_40_L       (REG_FSP_BASE + 0x80)
#define  REG_FSP_40_H       (REG_FSP_BASE + 0x81)
#define  REG_FSP_41_L       (REG_FSP_BASE + 0x82)
#define  REG_FSP_41_H       (REG_FSP_BASE + 0x83)
#define  REG_FSP_42_L       (REG_FSP_BASE + 0x84)
#define  REG_FSP_42_H       (REG_FSP_BASE + 0x85)
#define  REG_FSP_43_L       (REG_FSP_BASE + 0x86)
#define  REG_FSP_43_H       (REG_FSP_BASE + 0x87)
#define  REG_FSP_44_L       (REG_FSP_BASE + 0x88)
#define  REG_FSP_44_H       (REG_FSP_BASE + 0x89)
#define  REG_FSP_45_L       (REG_FSP_BASE + 0x8A)
#define  REG_FSP_45_H       (REG_FSP_BASE + 0x8B)
#define  REG_FSP_46_L       (REG_FSP_BASE + 0x8C)
#define  REG_FSP_46_H       (REG_FSP_BASE + 0x8D)
#define  REG_FSP_47_L       (REG_FSP_BASE + 0x8E)
#define  REG_FSP_47_H       (REG_FSP_BASE + 0x8F)
#define  REG_FSP_48_L       (REG_FSP_BASE + 0x90)
#define  REG_FSP_48_H       (REG_FSP_BASE + 0x91)
#define  REG_FSP_49_L       (REG_FSP_BASE + 0x92)
#define  REG_FSP_49_H       (REG_FSP_BASE + 0x93)
#define  REG_FSP_4A_L       (REG_FSP_BASE + 0x94)
#define  REG_FSP_4A_H       (REG_FSP_BASE + 0x95)
#define  REG_FSP_4B_L       (REG_FSP_BASE + 0x96)
#define  REG_FSP_4B_H       (REG_FSP_BASE + 0x97)
#define  REG_FSP_4C_L       (REG_FSP_BASE + 0x98)
#define  REG_FSP_4C_H       (REG_FSP_BASE + 0x99)
#define  REG_FSP_4D_L       (REG_FSP_BASE + 0x9A)
#define  REG_FSP_4D_H       (REG_FSP_BASE + 0x9B)
#define  REG_FSP_4E_L       (REG_FSP_BASE + 0x9C)
#define  REG_FSP_4E_H       (REG_FSP_BASE + 0x9D)
#define  REG_FSP_4F_L       (REG_FSP_BASE + 0x9E)
#define  REG_FSP_4F_H       (REG_FSP_BASE + 0x9F)
#define  REG_FSP_50_L       (REG_FSP_BASE + 0xA0)
#define  REG_FSP_50_H       (REG_FSP_BASE + 0xA1)
#define  REG_FSP_51_L       (REG_FSP_BASE + 0xA2)
#define  REG_FSP_51_H       (REG_FSP_BASE + 0xA3)
#define  REG_FSP_52_L       (REG_FSP_BASE + 0xA4)
#define  REG_FSP_52_H       (REG_FSP_BASE + 0xA5)
#define  REG_FSP_53_L       (REG_FSP_BASE + 0xA6)
#define  REG_FSP_53_H       (REG_FSP_BASE + 0xA7)
#define  REG_FSP_54_L       (REG_FSP_BASE + 0xA8)
#define  REG_FSP_54_H       (REG_FSP_BASE + 0xA9)
#define  REG_FSP_55_L       (REG_FSP_BASE + 0xAA)
#define  REG_FSP_55_H       (REG_FSP_BASE + 0xAB)
#define  REG_FSP_56_L       (REG_FSP_BASE + 0xAC)
#define  REG_FSP_56_H       (REG_FSP_BASE + 0xAD)
#define  REG_FSP_57_L       (REG_FSP_BASE + 0xAE)
#define  REG_FSP_57_H       (REG_FSP_BASE + 0xAF)
#define  REG_FSP_58_L       (REG_FSP_BASE + 0xB0)
#define  REG_FSP_58_H       (REG_FSP_BASE + 0xB1)
#define  REG_FSP_59_L       (REG_FSP_BASE + 0xB2)
#define  REG_FSP_59_H       (REG_FSP_BASE + 0xB3)
#define  REG_FSP_5A_L       (REG_FSP_BASE + 0xB4)
#define  REG_FSP_5A_H       (REG_FSP_BASE + 0xB5)
#define  REG_FSP_5B_L       (REG_FSP_BASE + 0xB6)
#define  REG_FSP_5B_H       (REG_FSP_BASE + 0xB7)
#define  REG_FSP_5C_L       (REG_FSP_BASE + 0xB8)
#define  REG_FSP_5C_H       (REG_FSP_BASE + 0xB9)
#define  REG_FSP_5D_L       (REG_FSP_BASE + 0xBA)
#define  REG_FSP_5D_H       (REG_FSP_BASE + 0xBB)
#define  REG_FSP_5E_L       (REG_FSP_BASE + 0xBC)
#define  REG_FSP_5E_H       (REG_FSP_BASE + 0xBD)
#define  REG_FSP_5F_L       (REG_FSP_BASE + 0xBE)
#define  REG_FSP_5F_H       (REG_FSP_BASE + 0xBF)
#define  REG_FSP_60_L       (REG_FSP_BASE + 0xC0)
#define  REG_FSP_60_H       (REG_FSP_BASE + 0xC1)
#define  REG_FSP_61_L       (REG_FSP_BASE + 0xC2)
#define  REG_FSP_61_H       (REG_FSP_BASE + 0xC3)
#define  REG_FSP_62_L       (REG_FSP_BASE + 0xC4)
#define  REG_FSP_62_H       (REG_FSP_BASE + 0xC5)
#define  REG_FSP_63_L       (REG_FSP_BASE + 0xC6)
#define  REG_FSP_63_H       (REG_FSP_BASE + 0xC7)
#define  REG_FSP_64_L       (REG_FSP_BASE + 0xC8)
#define  REG_FSP_64_H       (REG_FSP_BASE + 0xC9)
#define  REG_FSP_65_L       (REG_FSP_BASE + 0xCA)
#define  REG_FSP_65_H       (REG_FSP_BASE + 0xCB)
#define  REG_FSP_66_L       (REG_FSP_BASE + 0xCC)
#define  REG_FSP_66_H       (REG_FSP_BASE + 0xCD)
#define  REG_FSP_67_L       (REG_FSP_BASE + 0xCE)
#define  REG_FSP_67_H       (REG_FSP_BASE + 0xCF)
#define  REG_FSP_68_L       (REG_FSP_BASE + 0xD0)
#define  REG_FSP_68_H       (REG_FSP_BASE + 0xD1)
#define  REG_FSP_69_L       (REG_FSP_BASE + 0xD2)
#define  REG_FSP_69_H       (REG_FSP_BASE + 0xD3)
#define  REG_FSP_6A_L       (REG_FSP_BASE + 0xD4)
#define  REG_FSP_6A_H       (REG_FSP_BASE + 0xD5)
#define  REG_FSP_6B_L       (REG_FSP_BASE + 0xD6)
#define  REG_FSP_6B_H       (REG_FSP_BASE + 0xD7)
#define  REG_FSP_6C_L       (REG_FSP_BASE + 0xD8)
#define  REG_FSP_6C_H       (REG_FSP_BASE + 0xD9)
#define  REG_FSP_6D_L       (REG_FSP_BASE + 0xDA)
#define  REG_FSP_6D_H       (REG_FSP_BASE + 0xDB)
#define  REG_FSP_6E_L       (REG_FSP_BASE + 0xDC)
#define  REG_FSP_6E_H       (REG_FSP_BASE + 0xDD)
#define  REG_FSP_6F_L       (REG_FSP_BASE + 0xDE)
#define  REG_FSP_6F_H       (REG_FSP_BASE + 0xDF)
#define  REG_FSP_70_L       (REG_FSP_BASE + 0xE0)
#define  REG_FSP_70_H       (REG_FSP_BASE + 0xE1)
#define  REG_FSP_71_L       (REG_FSP_BASE + 0xE2)
#define  REG_FSP_71_H       (REG_FSP_BASE + 0xE3)
#define  REG_FSP_72_L       (REG_FSP_BASE + 0xE4)
#define  REG_FSP_72_H       (REG_FSP_BASE + 0xE5)
#define  REG_FSP_73_L       (REG_FSP_BASE + 0xE6)
#define  REG_FSP_73_H       (REG_FSP_BASE + 0xE7)
#define  REG_FSP_74_L       (REG_FSP_BASE + 0xE8)
#define  REG_FSP_74_H       (REG_FSP_BASE + 0xE9)
#define  REG_FSP_75_L       (REG_FSP_BASE + 0xEA)
#define  REG_FSP_75_H       (REG_FSP_BASE + 0xEB)
#define  REG_FSP_76_L       (REG_FSP_BASE + 0xEC)
#define  REG_FSP_76_H       (REG_FSP_BASE + 0xED)
#define  REG_FSP_77_L       (REG_FSP_BASE + 0xEE)
#define  REG_FSP_77_H       (REG_FSP_BASE + 0xEF)
#define  REG_FSP_78_L       (REG_FSP_BASE + 0xF0)
#define  REG_FSP_78_H       (REG_FSP_BASE + 0xF1)
#define  REG_FSP_79_L       (REG_FSP_BASE + 0xF2)
#define  REG_FSP_79_H       (REG_FSP_BASE + 0xF3)
#define  REG_FSP_7A_L       (REG_FSP_BASE + 0xF4)
#define  REG_FSP_7A_H       (REG_FSP_BASE + 0xF5)
#define  REG_FSP_7B_L       (REG_FSP_BASE + 0xF6)
#define  REG_FSP_7B_H       (REG_FSP_BASE + 0xF7)
#define  REG_FSP_7C_L       (REG_FSP_BASE + 0xF8)
#define  REG_FSP_7C_H       (REG_FSP_BASE + 0xF9)
#define  REG_FSP_7D_L       (REG_FSP_BASE + 0xFA)
#define  REG_FSP_7D_H       (REG_FSP_BASE + 0xFB)
#define  REG_FSP_7E_L       (REG_FSP_BASE + 0xFC)
#define  REG_FSP_7E_H       (REG_FSP_BASE + 0xFD)
#define  REG_FSP_7F_L       (REG_FSP_BASE + 0xFE)
#define  REG_FSP_7F_H       (REG_FSP_BASE + 0xFF)

#define  REG_QSPI_00_L       (REG_QSPI_BASE + 0x00)
#define  REG_QSPI_00_H       (REG_QSPI_BASE + 0x01)
#define  REG_QSPI_01_L       (REG_QSPI_BASE + 0x02)
#define  REG_QSPI_01_H       (REG_QSPI_BASE + 0x03)
#define  REG_QSPI_02_L       (REG_QSPI_BASE + 0x04)
#define  REG_QSPI_02_H       (REG_QSPI_BASE + 0x05)
#define  REG_QSPI_03_L       (REG_QSPI_BASE + 0x06)
#define  REG_QSPI_03_H       (REG_QSPI_BASE + 0x07)
#define  REG_QSPI_04_L       (REG_QSPI_BASE + 0x08)
#define  REG_QSPI_04_H       (REG_QSPI_BASE + 0x09)
#define  REG_QSPI_05_L       (REG_QSPI_BASE + 0x0A)
#define  REG_QSPI_05_H       (REG_QSPI_BASE + 0x0B)
#define  REG_QSPI_06_L       (REG_QSPI_BASE + 0x0C)
#define  REG_QSPI_06_H       (REG_QSPI_BASE + 0x0D)
#define  REG_QSPI_07_L       (REG_QSPI_BASE + 0x0E)
#define  REG_QSPI_07_H       (REG_QSPI_BASE + 0x0F)
#define  REG_QSPI_08_L       (REG_QSPI_BASE + 0x10)
#define  REG_QSPI_08_H       (REG_QSPI_BASE + 0x11)
#define  REG_QSPI_09_L       (REG_QSPI_BASE + 0x12)
#define  REG_QSPI_09_H       (REG_QSPI_BASE + 0x13)
#define  REG_QSPI_0A_L       (REG_QSPI_BASE + 0x14)
#define  REG_QSPI_0A_H       (REG_QSPI_BASE + 0x15)
#define  REG_QSPI_0B_L       (REG_QSPI_BASE + 0x16)
#define  REG_QSPI_0B_H       (REG_QSPI_BASE + 0x17)
#define  REG_QSPI_0C_L       (REG_QSPI_BASE + 0x18)
#define  REG_QSPI_0C_H       (REG_QSPI_BASE + 0x19)
#define  REG_QSPI_0D_L       (REG_QSPI_BASE + 0x1A)
#define  REG_QSPI_0D_H       (REG_QSPI_BASE + 0x1B)
#define  REG_QSPI_0E_L       (REG_QSPI_BASE + 0x1C)
#define  REG_QSPI_0E_H       (REG_QSPI_BASE + 0x1D)
#define  REG_QSPI_0F_L       (REG_QSPI_BASE + 0x1E)
#define  REG_QSPI_0F_H       (REG_QSPI_BASE + 0x1F)
#define  REG_QSPI_10_L       (REG_QSPI_BASE + 0x20)
#define  REG_QSPI_10_H       (REG_QSPI_BASE + 0x21)
#define  REG_QSPI_11_L       (REG_QSPI_BASE + 0x22)
#define  REG_QSPI_11_H       (REG_QSPI_BASE + 0x23)
#define  REG_QSPI_12_L       (REG_QSPI_BASE + 0x24)
#define  REG_QSPI_12_H       (REG_QSPI_BASE + 0x25)
#define  REG_QSPI_13_L       (REG_QSPI_BASE + 0x26)
#define  REG_QSPI_13_H       (REG_QSPI_BASE + 0x27)
#define  REG_QSPI_14_L       (REG_QSPI_BASE + 0x28)
#define  REG_QSPI_14_H       (REG_QSPI_BASE + 0x29)
#define  REG_QSPI_15_L       (REG_QSPI_BASE + 0x2A)
#define  REG_QSPI_15_H       (REG_QSPI_BASE + 0x2B)
#define  REG_QSPI_16_L       (REG_QSPI_BASE + 0x2C)
#define  REG_QSPI_16_H       (REG_QSPI_BASE + 0x2D)
#define  REG_QSPI_17_L       (REG_QSPI_BASE + 0x2E)
#define  REG_QSPI_17_H       (REG_QSPI_BASE + 0x2F)
#define  REG_QSPI_18_L       (REG_QSPI_BASE + 0x30)
#define  REG_QSPI_18_H       (REG_QSPI_BASE + 0x31)
#define  REG_QSPI_19_L       (REG_QSPI_BASE + 0x32)
#define  REG_QSPI_19_H       (REG_QSPI_BASE + 0x33)
#define  REG_QSPI_1A_L       (REG_QSPI_BASE + 0x34)
#define  REG_QSPI_1A_H       (REG_QSPI_BASE + 0x35)
#define  REG_QSPI_1B_L       (REG_QSPI_BASE + 0x36)
#define  REG_QSPI_1B_H       (REG_QSPI_BASE + 0x37)
#define  REG_QSPI_1C_L       (REG_QSPI_BASE + 0x38)
#define  REG_QSPI_1C_H       (REG_QSPI_BASE + 0x39)
#define  REG_QSPI_1D_L       (REG_QSPI_BASE + 0x3A)
#define  REG_QSPI_1D_H       (REG_QSPI_BASE + 0x3B)
#define  REG_QSPI_1E_L       (REG_QSPI_BASE + 0x3C)
#define  REG_QSPI_1E_H       (REG_QSPI_BASE + 0x3D)
#define  REG_QSPI_1F_L       (REG_QSPI_BASE + 0x3E)
#define  REG_QSPI_1F_H       (REG_QSPI_BASE + 0x3F)
#define  REG_QSPI_20_L       (REG_QSPI_BASE + 0x40)
#define  REG_QSPI_20_H       (REG_QSPI_BASE + 0x41)
#define  REG_QSPI_21_L       (REG_QSPI_BASE + 0x42)
#define  REG_QSPI_21_H       (REG_QSPI_BASE + 0x43)
#define  REG_QSPI_22_L       (REG_QSPI_BASE + 0x44)
#define  REG_QSPI_22_H       (REG_QSPI_BASE + 0x45)
#define  REG_QSPI_23_L       (REG_QSPI_BASE + 0x46)
#define  REG_QSPI_23_H       (REG_QSPI_BASE + 0x47)
#define  REG_QSPI_24_L       (REG_QSPI_BASE + 0x48)
#define  REG_QSPI_24_H       (REG_QSPI_BASE + 0x49)
#define  REG_QSPI_25_L       (REG_QSPI_BASE + 0x4A)
#define  REG_QSPI_25_H       (REG_QSPI_BASE + 0x4B)
#define  REG_QSPI_26_L       (REG_QSPI_BASE + 0x4C)
#define  REG_QSPI_26_H       (REG_QSPI_BASE + 0x4D)
#define  REG_QSPI_27_L       (REG_QSPI_BASE + 0x4E)
#define  REG_QSPI_27_H       (REG_QSPI_BASE + 0x4F)
#define  REG_QSPI_28_L       (REG_QSPI_BASE + 0x50)
#define  REG_QSPI_28_H       (REG_QSPI_BASE + 0x51)
#define  REG_QSPI_29_L       (REG_QSPI_BASE + 0x52)
#define  REG_QSPI_29_H       (REG_QSPI_BASE + 0x53)
#define  REG_QSPI_2A_L       (REG_QSPI_BASE + 0x54)
#define  REG_QSPI_2A_H       (REG_QSPI_BASE + 0x55)
#define  REG_QSPI_2B_L       (REG_QSPI_BASE + 0x56)
#define  REG_QSPI_2B_H       (REG_QSPI_BASE + 0x57)
#define  REG_QSPI_2C_L       (REG_QSPI_BASE + 0x58)
#define  REG_QSPI_2C_H       (REG_QSPI_BASE + 0x59)
#define  REG_QSPI_2D_L       (REG_QSPI_BASE + 0x5A)
#define  REG_QSPI_2D_H       (REG_QSPI_BASE + 0x5B)
#define  REG_QSPI_2E_L       (REG_QSPI_BASE + 0x5C)
#define  REG_QSPI_2E_H       (REG_QSPI_BASE + 0x5D)
#define  REG_QSPI_2F_L       (REG_QSPI_BASE + 0x5E)
#define  REG_QSPI_2F_H       (REG_QSPI_BASE + 0x5F)
#define  REG_QSPI_30_L       (REG_QSPI_BASE + 0x60)
#define  REG_QSPI_30_H       (REG_QSPI_BASE + 0x61)
#define  REG_QSPI_31_L       (REG_QSPI_BASE + 0x62)
#define  REG_QSPI_31_H       (REG_QSPI_BASE + 0x63)
#define  REG_QSPI_32_L       (REG_QSPI_BASE + 0x64)
#define  REG_QSPI_32_H       (REG_QSPI_BASE + 0x65)
#define  REG_QSPI_33_L       (REG_QSPI_BASE + 0x66)
#define  REG_QSPI_33_H       (REG_QSPI_BASE + 0x67)
#define  REG_QSPI_34_L       (REG_QSPI_BASE + 0x68)
#define  REG_QSPI_34_H       (REG_QSPI_BASE + 0x69)
#define  REG_QSPI_35_L       (REG_QSPI_BASE + 0x6A)
#define  REG_QSPI_35_H       (REG_QSPI_BASE + 0x6B)
#define  REG_QSPI_36_L       (REG_QSPI_BASE + 0x6C)
#define  REG_QSPI_36_H       (REG_QSPI_BASE + 0x6D)
#define  REG_QSPI_37_L       (REG_QSPI_BASE + 0x6E)
#define  REG_QSPI_37_H       (REG_QSPI_BASE + 0x6F)
#define  REG_QSPI_38_L       (REG_QSPI_BASE + 0x70)
#define  REG_QSPI_38_H       (REG_QSPI_BASE + 0x71)
#define  REG_QSPI_39_L       (REG_QSPI_BASE + 0x72)
#define  REG_QSPI_39_H       (REG_QSPI_BASE + 0x73)
#define  REG_QSPI_3A_L       (REG_QSPI_BASE + 0x74)
#define  REG_QSPI_3A_H       (REG_QSPI_BASE + 0x75)
#define  REG_QSPI_3B_L       (REG_QSPI_BASE + 0x76)
#define  REG_QSPI_3B_H       (REG_QSPI_BASE + 0x77)
#define  REG_QSPI_3C_L       (REG_QSPI_BASE + 0x78)
#define  REG_QSPI_3C_H       (REG_QSPI_BASE + 0x79)
#define  REG_QSPI_3D_L       (REG_QSPI_BASE + 0x7A)
#define  REG_QSPI_3D_H       (REG_QSPI_BASE + 0x7B)
#define  REG_QSPI_3E_L       (REG_QSPI_BASE + 0x7C)
#define  REG_QSPI_3E_H       (REG_QSPI_BASE + 0x7D)
#define  REG_QSPI_3F_L       (REG_QSPI_BASE + 0x7E)
#define  REG_QSPI_3F_H       (REG_QSPI_BASE + 0x7F)
#define  REG_QSPI_40_L       (REG_QSPI_BASE + 0x80)
#define  REG_QSPI_40_H       (REG_QSPI_BASE + 0x81)
#define  REG_QSPI_41_L       (REG_QSPI_BASE + 0x82)
#define  REG_QSPI_41_H       (REG_QSPI_BASE + 0x83)
#define  REG_QSPI_42_L       (REG_QSPI_BASE + 0x84)
#define  REG_QSPI_42_H       (REG_QSPI_BASE + 0x85)
#define  REG_QSPI_43_L       (REG_QSPI_BASE + 0x86)
#define  REG_QSPI_43_H       (REG_QSPI_BASE + 0x87)
#define  REG_QSPI_44_L       (REG_QSPI_BASE + 0x88)
#define  REG_QSPI_44_H       (REG_QSPI_BASE + 0x89)
#define  REG_QSPI_45_L       (REG_QSPI_BASE + 0x8A)
#define  REG_QSPI_45_H       (REG_QSPI_BASE + 0x8B)
#define  REG_QSPI_46_L       (REG_QSPI_BASE + 0x8C)
#define  REG_QSPI_46_H       (REG_QSPI_BASE + 0x8D)
#define  REG_QSPI_47_L       (REG_QSPI_BASE + 0x8E)
#define  REG_QSPI_47_H       (REG_QSPI_BASE + 0x8F)
#define  REG_QSPI_48_L       (REG_QSPI_BASE + 0x90)
#define  REG_QSPI_48_H       (REG_QSPI_BASE + 0x91)
#define  REG_QSPI_49_L       (REG_QSPI_BASE + 0x92)
#define  REG_QSPI_49_H       (REG_QSPI_BASE + 0x93)
#define  REG_QSPI_4A_L       (REG_QSPI_BASE + 0x94)
#define  REG_QSPI_4A_H       (REG_QSPI_BASE + 0x95)
#define  REG_QSPI_4B_L       (REG_QSPI_BASE + 0x96)
#define  REG_QSPI_4B_H       (REG_QSPI_BASE + 0x97)
#define  REG_QSPI_4C_L       (REG_QSPI_BASE + 0x98)
#define  REG_QSPI_4C_H       (REG_QSPI_BASE + 0x99)
#define  REG_QSPI_4D_L       (REG_QSPI_BASE + 0x9A)
#define  REG_QSPI_4D_H       (REG_QSPI_BASE + 0x9B)
#define  REG_QSPI_4E_L       (REG_QSPI_BASE + 0x9C)
#define  REG_QSPI_4E_H       (REG_QSPI_BASE + 0x9D)
#define  REG_QSPI_4F_L       (REG_QSPI_BASE + 0x9E)
#define  REG_QSPI_4F_H       (REG_QSPI_BASE + 0x9F)
#define  REG_QSPI_50_L       (REG_QSPI_BASE + 0xA0)
#define  REG_QSPI_50_H       (REG_QSPI_BASE + 0xA1)
#define  REG_QSPI_51_L       (REG_QSPI_BASE + 0xA2)
#define  REG_QSPI_51_H       (REG_QSPI_BASE + 0xA3)
#define  REG_QSPI_52_L       (REG_QSPI_BASE + 0xA4)
#define  REG_QSPI_52_H       (REG_QSPI_BASE + 0xA5)
#define  REG_QSPI_53_L       (REG_QSPI_BASE + 0xA6)
#define  REG_QSPI_53_H       (REG_QSPI_BASE + 0xA7)
#define  REG_QSPI_54_L       (REG_QSPI_BASE + 0xA8)
#define  REG_QSPI_54_H       (REG_QSPI_BASE + 0xA9)
#define  REG_QSPI_55_L       (REG_QSPI_BASE + 0xAA)
#define  REG_QSPI_55_H       (REG_QSPI_BASE + 0xAB)
#define  REG_QSPI_56_L       (REG_QSPI_BASE + 0xAC)
#define  REG_QSPI_56_H       (REG_QSPI_BASE + 0xAD)
#define  REG_QSPI_57_L       (REG_QSPI_BASE + 0xAE)
#define  REG_QSPI_57_H       (REG_QSPI_BASE + 0xAF)
#define  REG_QSPI_58_L       (REG_QSPI_BASE + 0xB0)
#define  REG_QSPI_58_H       (REG_QSPI_BASE + 0xB1)
#define  REG_QSPI_59_L       (REG_QSPI_BASE + 0xB2)
#define  REG_QSPI_59_H       (REG_QSPI_BASE + 0xB3)
#define  REG_QSPI_5A_L       (REG_QSPI_BASE + 0xB4)
#define  REG_QSPI_5A_H       (REG_QSPI_BASE + 0xB5)
#define  REG_QSPI_5B_L       (REG_QSPI_BASE + 0xB6)
#define  REG_QSPI_5B_H       (REG_QSPI_BASE + 0xB7)
#define  REG_QSPI_5C_L       (REG_QSPI_BASE + 0xB8)
#define  REG_QSPI_5C_H       (REG_QSPI_BASE + 0xB9)
#define  REG_QSPI_5D_L       (REG_QSPI_BASE + 0xBA)
#define  REG_QSPI_5D_H       (REG_QSPI_BASE + 0xBB)
#define  REG_QSPI_5E_L       (REG_QSPI_BASE + 0xBC)
#define  REG_QSPI_5E_H       (REG_QSPI_BASE + 0xBD)
#define  REG_QSPI_5F_L       (REG_QSPI_BASE + 0xBE)
#define  REG_QSPI_5F_H       (REG_QSPI_BASE + 0xBF)
#define  REG_QSPI_60_L       (REG_QSPI_BASE + 0xC0)
#define  REG_QSPI_60_H       (REG_QSPI_BASE + 0xC1)
#define  REG_QSPI_61_L       (REG_QSPI_BASE + 0xC2)
#define  REG_QSPI_61_H       (REG_QSPI_BASE + 0xC3)
#define  REG_QSPI_62_L       (REG_QSPI_BASE + 0xC4)
#define  REG_QSPI_62_H       (REG_QSPI_BASE + 0xC5)
#define  REG_QSPI_63_L       (REG_QSPI_BASE + 0xC6)
#define  REG_QSPI_63_H       (REG_QSPI_BASE + 0xC7)
#define  REG_QSPI_64_L       (REG_QSPI_BASE + 0xC8)
#define  REG_QSPI_64_H       (REG_QSPI_BASE + 0xC9)
#define  REG_QSPI_65_L       (REG_QSPI_BASE + 0xCA)
#define  REG_QSPI_65_H       (REG_QSPI_BASE + 0xCB)
#define  REG_QSPI_66_L       (REG_QSPI_BASE + 0xCC)
#define  REG_QSPI_66_H       (REG_QSPI_BASE + 0xCD)
#define  REG_QSPI_67_L       (REG_QSPI_BASE + 0xCE)
#define  REG_QSPI_67_H       (REG_QSPI_BASE + 0xCF)
#define  REG_QSPI_68_L       (REG_QSPI_BASE + 0xD0)
#define  REG_QSPI_68_H       (REG_QSPI_BASE + 0xD1)
#define  REG_QSPI_69_L       (REG_QSPI_BASE + 0xD2)
#define  REG_QSPI_69_H       (REG_QSPI_BASE + 0xD3)
#define  REG_QSPI_6A_L       (REG_QSPI_BASE + 0xD4)
#define  REG_QSPI_6A_H       (REG_QSPI_BASE + 0xD5)
#define  REG_QSPI_6B_L       (REG_QSPI_BASE + 0xD6)
#define  REG_QSPI_6B_H       (REG_QSPI_BASE + 0xD7)
#define  REG_QSPI_6C_L       (REG_QSPI_BASE + 0xD8)
#define  REG_QSPI_6C_H       (REG_QSPI_BASE + 0xD9)
#define  REG_QSPI_6D_L       (REG_QSPI_BASE + 0xDA)
#define  REG_QSPI_6D_H       (REG_QSPI_BASE + 0xDB)
#define  REG_QSPI_6E_L       (REG_QSPI_BASE + 0xDC)
#define  REG_QSPI_6E_H       (REG_QSPI_BASE + 0xDD)
#define  REG_QSPI_6F_L       (REG_QSPI_BASE + 0xDE)
#define  REG_QSPI_6F_H       (REG_QSPI_BASE + 0xDF)
#define  REG_QSPI_70_L       (REG_QSPI_BASE + 0xE0)
#define  REG_QSPI_70_H       (REG_QSPI_BASE + 0xE1)
#define  REG_QSPI_71_L       (REG_QSPI_BASE + 0xE2)
#define  REG_QSPI_71_H       (REG_QSPI_BASE + 0xE3)
#define  REG_QSPI_72_L       (REG_QSPI_BASE + 0xE4)
#define  REG_QSPI_72_H       (REG_QSPI_BASE + 0xE5)
#define  REG_QSPI_73_L       (REG_QSPI_BASE + 0xE6)
#define  REG_QSPI_73_H       (REG_QSPI_BASE + 0xE7)
#define  REG_QSPI_74_L       (REG_QSPI_BASE + 0xE8)
#define  REG_QSPI_74_H       (REG_QSPI_BASE + 0xE9)
#define  REG_QSPI_75_L       (REG_QSPI_BASE + 0xEA)
#define  REG_QSPI_75_H       (REG_QSPI_BASE + 0xEB)
#define  REG_QSPI_76_L       (REG_QSPI_BASE + 0xEC)
#define  REG_QSPI_76_H       (REG_QSPI_BASE + 0xED)
#define  REG_QSPI_77_L       (REG_QSPI_BASE + 0xEE)
#define  REG_QSPI_77_H       (REG_QSPI_BASE + 0xEF)
#define  REG_QSPI_78_L       (REG_QSPI_BASE + 0xF0)
#define  REG_QSPI_78_H       (REG_QSPI_BASE + 0xF1)
#define  REG_QSPI_79_L       (REG_QSPI_BASE + 0xF2)
#define  REG_QSPI_79_H       (REG_QSPI_BASE + 0xF3)
#define  REG_QSPI_7A_L       (REG_QSPI_BASE + 0xF4)
#define  REG_QSPI_7A_H       (REG_QSPI_BASE + 0xF5)
#define  REG_QSPI_7B_L       (REG_QSPI_BASE + 0xF6)
#define  REG_QSPI_7B_H       (REG_QSPI_BASE + 0xF7)
#define  REG_QSPI_7C_L       (REG_QSPI_BASE + 0xF8)
#define  REG_QSPI_7C_H       (REG_QSPI_BASE + 0xF9)
#define  REG_QSPI_7D_L       (REG_QSPI_BASE + 0xFA)
#define  REG_QSPI_7D_H       (REG_QSPI_BASE + 0xFB)
#define  REG_QSPI_7E_L       (REG_QSPI_BASE + 0xFC)
#define  REG_QSPI_7E_H       (REG_QSPI_BASE + 0xFD)
#define  REG_QSPI_7F_L       (REG_QSPI_BASE + 0xFE)
#define  REG_QSPI_7F_H       (REG_QSPI_BASE + 0xFF)

#define  REG_ANA_MISC_00_L       (REG_ANA_MISC_BASE + 0x00)
#define  REG_ANA_MISC_00_H       (REG_ANA_MISC_BASE + 0x01)
#define  REG_ANA_MISC_01_L       (REG_ANA_MISC_BASE + 0x02)
#define  REG_ANA_MISC_01_H       (REG_ANA_MISC_BASE + 0x03)
#define  REG_ANA_MISC_02_L       (REG_ANA_MISC_BASE + 0x04)
#define  REG_ANA_MISC_02_H       (REG_ANA_MISC_BASE + 0x05)
#define  REG_ANA_MISC_03_L       (REG_ANA_MISC_BASE + 0x06)
#define  REG_ANA_MISC_03_H       (REG_ANA_MISC_BASE + 0x07)
#define  REG_ANA_MISC_04_L       (REG_ANA_MISC_BASE + 0x08)
#define  REG_ANA_MISC_04_H       (REG_ANA_MISC_BASE + 0x09)
#define  REG_ANA_MISC_05_L       (REG_ANA_MISC_BASE + 0x0A)
#define  REG_ANA_MISC_05_H       (REG_ANA_MISC_BASE + 0x0B)
#define  REG_ANA_MISC_06_L       (REG_ANA_MISC_BASE + 0x0C)
#define  REG_ANA_MISC_06_H       (REG_ANA_MISC_BASE + 0x0D)
#define  REG_ANA_MISC_07_L       (REG_ANA_MISC_BASE + 0x0E)
#define  REG_ANA_MISC_07_H       (REG_ANA_MISC_BASE + 0x0F)
#define  REG_ANA_MISC_08_L       (REG_ANA_MISC_BASE + 0x10)
#define  REG_ANA_MISC_08_H       (REG_ANA_MISC_BASE + 0x11)
#define  REG_ANA_MISC_09_L       (REG_ANA_MISC_BASE + 0x12)
#define  REG_ANA_MISC_09_H       (REG_ANA_MISC_BASE + 0x13)
#define  REG_ANA_MISC_0A_L       (REG_ANA_MISC_BASE + 0x14)
#define  REG_ANA_MISC_0A_H       (REG_ANA_MISC_BASE + 0x15)
#define  REG_ANA_MISC_0B_L       (REG_ANA_MISC_BASE + 0x16)
#define  REG_ANA_MISC_0B_H       (REG_ANA_MISC_BASE + 0x17)
#define  REG_ANA_MISC_0C_L       (REG_ANA_MISC_BASE + 0x18)
#define  REG_ANA_MISC_0C_H       (REG_ANA_MISC_BASE + 0x19)
#define  REG_ANA_MISC_0D_L       (REG_ANA_MISC_BASE + 0x1A)
#define  REG_ANA_MISC_0D_H       (REG_ANA_MISC_BASE + 0x1B)
#define  REG_ANA_MISC_0E_L       (REG_ANA_MISC_BASE + 0x1C)
#define  REG_ANA_MISC_0E_H       (REG_ANA_MISC_BASE + 0x1D)
#define  REG_ANA_MISC_0F_L       (REG_ANA_MISC_BASE + 0x1E)
#define  REG_ANA_MISC_0F_H       (REG_ANA_MISC_BASE + 0x1F)
#define  REG_ANA_MISC_10_L       (REG_ANA_MISC_BASE + 0x20)
#define  REG_ANA_MISC_10_H       (REG_ANA_MISC_BASE + 0x21)
#define  REG_ANA_MISC_11_L       (REG_ANA_MISC_BASE + 0x22)
#define  REG_ANA_MISC_11_H       (REG_ANA_MISC_BASE + 0x23)
#define  REG_ANA_MISC_12_L       (REG_ANA_MISC_BASE + 0x24)
#define  REG_ANA_MISC_12_H       (REG_ANA_MISC_BASE + 0x25)
#define  REG_ANA_MISC_13_L       (REG_ANA_MISC_BASE + 0x26)
#define  REG_ANA_MISC_13_H       (REG_ANA_MISC_BASE + 0x27)
#define  REG_ANA_MISC_14_L       (REG_ANA_MISC_BASE + 0x28)
#define  REG_ANA_MISC_14_H       (REG_ANA_MISC_BASE + 0x29)
#define  REG_ANA_MISC_15_L       (REG_ANA_MISC_BASE + 0x2A)
#define  REG_ANA_MISC_15_H       (REG_ANA_MISC_BASE + 0x2B)
#define  REG_ANA_MISC_16_L       (REG_ANA_MISC_BASE + 0x2C)
#define  REG_ANA_MISC_16_H       (REG_ANA_MISC_BASE + 0x2D)
#define  REG_ANA_MISC_17_L       (REG_ANA_MISC_BASE + 0x2E)
#define  REG_ANA_MISC_17_H       (REG_ANA_MISC_BASE + 0x2F)
#define  REG_ANA_MISC_18_L       (REG_ANA_MISC_BASE + 0x30)
#define  REG_ANA_MISC_18_H       (REG_ANA_MISC_BASE + 0x31)
#define  REG_ANA_MISC_19_L       (REG_ANA_MISC_BASE + 0x32)
#define  REG_ANA_MISC_19_H       (REG_ANA_MISC_BASE + 0x33)
#define  REG_ANA_MISC_1A_L       (REG_ANA_MISC_BASE + 0x34)
#define  REG_ANA_MISC_1A_H       (REG_ANA_MISC_BASE + 0x35)
#define  REG_ANA_MISC_1B_L       (REG_ANA_MISC_BASE + 0x36)
#define  REG_ANA_MISC_1B_H       (REG_ANA_MISC_BASE + 0x37)
#define  REG_ANA_MISC_1C_L       (REG_ANA_MISC_BASE + 0x38)
#define  REG_ANA_MISC_1C_H       (REG_ANA_MISC_BASE + 0x39)
#define  REG_ANA_MISC_1D_L       (REG_ANA_MISC_BASE + 0x3A)
#define  REG_ANA_MISC_1D_H       (REG_ANA_MISC_BASE + 0x3B)
#define  REG_ANA_MISC_1E_L       (REG_ANA_MISC_BASE + 0x3C)
#define  REG_ANA_MISC_1E_H       (REG_ANA_MISC_BASE + 0x3D)
#define  REG_ANA_MISC_1F_L       (REG_ANA_MISC_BASE + 0x3E)
#define  REG_ANA_MISC_1F_H       (REG_ANA_MISC_BASE + 0x3F)
#define  REG_ANA_MISC_20_L       (REG_ANA_MISC_BASE + 0x40)
#define  REG_ANA_MISC_20_H       (REG_ANA_MISC_BASE + 0x41)
#define  REG_ANA_MISC_21_L       (REG_ANA_MISC_BASE + 0x42)
#define  REG_ANA_MISC_21_H       (REG_ANA_MISC_BASE + 0x43)
#define  REG_ANA_MISC_22_L       (REG_ANA_MISC_BASE + 0x44)
#define  REG_ANA_MISC_22_H       (REG_ANA_MISC_BASE + 0x45)
#define  REG_ANA_MISC_23_L       (REG_ANA_MISC_BASE + 0x46)
#define  REG_ANA_MISC_23_H       (REG_ANA_MISC_BASE + 0x47)
#define  REG_ANA_MISC_24_L       (REG_ANA_MISC_BASE + 0x48)
#define  REG_ANA_MISC_24_H       (REG_ANA_MISC_BASE + 0x49)
#define  REG_ANA_MISC_25_L       (REG_ANA_MISC_BASE + 0x4A)
#define  REG_ANA_MISC_25_H       (REG_ANA_MISC_BASE + 0x4B)
#define  REG_ANA_MISC_26_L       (REG_ANA_MISC_BASE + 0x4C)
#define  REG_ANA_MISC_26_H       (REG_ANA_MISC_BASE + 0x4D)
#define  REG_ANA_MISC_27_L       (REG_ANA_MISC_BASE + 0x4E)
#define  REG_ANA_MISC_27_H       (REG_ANA_MISC_BASE + 0x4F)
#define  REG_ANA_MISC_28_L       (REG_ANA_MISC_BASE + 0x50)
#define  REG_ANA_MISC_28_H       (REG_ANA_MISC_BASE + 0x51)
#define  REG_ANA_MISC_29_L       (REG_ANA_MISC_BASE + 0x52)
#define  REG_ANA_MISC_29_H       (REG_ANA_MISC_BASE + 0x53)
#define  REG_ANA_MISC_2A_L       (REG_ANA_MISC_BASE + 0x54)
#define  REG_ANA_MISC_2A_H       (REG_ANA_MISC_BASE + 0x55)
#define  REG_ANA_MISC_2B_L       (REG_ANA_MISC_BASE + 0x56)
#define  REG_ANA_MISC_2B_H       (REG_ANA_MISC_BASE + 0x57)
#define  REG_ANA_MISC_2C_L       (REG_ANA_MISC_BASE + 0x58)
#define  REG_ANA_MISC_2C_H       (REG_ANA_MISC_BASE + 0x59)
#define  REG_ANA_MISC_2D_L       (REG_ANA_MISC_BASE + 0x5A)
#define  REG_ANA_MISC_2D_H       (REG_ANA_MISC_BASE + 0x5B)
#define  REG_ANA_MISC_2E_L       (REG_ANA_MISC_BASE + 0x5C)
#define  REG_ANA_MISC_2E_H       (REG_ANA_MISC_BASE + 0x5D)
#define  REG_ANA_MISC_2F_L       (REG_ANA_MISC_BASE + 0x5E)
#define  REG_ANA_MISC_2F_H       (REG_ANA_MISC_BASE + 0x5F)
#define  REG_ANA_MISC_30_L       (REG_ANA_MISC_BASE + 0x60)
#define  REG_ANA_MISC_30_H       (REG_ANA_MISC_BASE + 0x61)
#define  REG_ANA_MISC_31_L       (REG_ANA_MISC_BASE + 0x62)
#define  REG_ANA_MISC_31_H       (REG_ANA_MISC_BASE + 0x63)
#define  REG_ANA_MISC_32_L       (REG_ANA_MISC_BASE + 0x64)
#define  REG_ANA_MISC_32_H       (REG_ANA_MISC_BASE + 0x65)
#define  REG_ANA_MISC_33_L       (REG_ANA_MISC_BASE + 0x66)
#define  REG_ANA_MISC_33_H       (REG_ANA_MISC_BASE + 0x67)
#define  REG_ANA_MISC_34_L       (REG_ANA_MISC_BASE + 0x68)
#define  REG_ANA_MISC_34_H       (REG_ANA_MISC_BASE + 0x69)
#define  REG_ANA_MISC_35_L       (REG_ANA_MISC_BASE + 0x6A)
#define  REG_ANA_MISC_35_H       (REG_ANA_MISC_BASE + 0x6B)
#define  REG_ANA_MISC_36_L       (REG_ANA_MISC_BASE + 0x6C)
#define  REG_ANA_MISC_36_H       (REG_ANA_MISC_BASE + 0x6D)
#define  REG_ANA_MISC_37_L       (REG_ANA_MISC_BASE + 0x6E)
#define  REG_ANA_MISC_37_H       (REG_ANA_MISC_BASE + 0x6F)
#define  REG_ANA_MISC_38_L       (REG_ANA_MISC_BASE + 0x70)
#define  REG_ANA_MISC_38_H       (REG_ANA_MISC_BASE + 0x71)
#define  REG_ANA_MISC_39_L       (REG_ANA_MISC_BASE + 0x72)
#define  REG_ANA_MISC_39_H       (REG_ANA_MISC_BASE + 0x73)
#define  REG_ANA_MISC_3A_L       (REG_ANA_MISC_BASE + 0x74)
#define  REG_ANA_MISC_3A_H       (REG_ANA_MISC_BASE + 0x75)
#define  REG_ANA_MISC_3B_L       (REG_ANA_MISC_BASE + 0x76)
#define  REG_ANA_MISC_3B_H       (REG_ANA_MISC_BASE + 0x77)
#define  REG_ANA_MISC_3C_L       (REG_ANA_MISC_BASE + 0x78)
#define  REG_ANA_MISC_3C_H       (REG_ANA_MISC_BASE + 0x79)
#define  REG_ANA_MISC_3D_L       (REG_ANA_MISC_BASE + 0x7A)
#define  REG_ANA_MISC_3D_H       (REG_ANA_MISC_BASE + 0x7B)
#define  REG_ANA_MISC_3E_L       (REG_ANA_MISC_BASE + 0x7C)
#define  REG_ANA_MISC_3E_H       (REG_ANA_MISC_BASE + 0x7D)
#define  REG_ANA_MISC_3F_L       (REG_ANA_MISC_BASE + 0x7E)
#define  REG_ANA_MISC_3F_H       (REG_ANA_MISC_BASE + 0x7F)
#define  REG_ANA_MISC_40_L       (REG_ANA_MISC_BASE + 0x80)
#define  REG_ANA_MISC_40_H       (REG_ANA_MISC_BASE + 0x81)
#define  REG_ANA_MISC_41_L       (REG_ANA_MISC_BASE + 0x82)
#define  REG_ANA_MISC_41_H       (REG_ANA_MISC_BASE + 0x83)
#define  REG_ANA_MISC_42_L       (REG_ANA_MISC_BASE + 0x84)
#define  REG_ANA_MISC_42_H       (REG_ANA_MISC_BASE + 0x85)
#define  REG_ANA_MISC_43_L       (REG_ANA_MISC_BASE + 0x86)
#define  REG_ANA_MISC_43_H       (REG_ANA_MISC_BASE + 0x87)
#define  REG_ANA_MISC_44_L       (REG_ANA_MISC_BASE + 0x88)
#define  REG_ANA_MISC_44_H       (REG_ANA_MISC_BASE + 0x89)
#define  REG_ANA_MISC_45_L       (REG_ANA_MISC_BASE + 0x8A)
#define  REG_ANA_MISC_45_H       (REG_ANA_MISC_BASE + 0x8B)
#define  REG_ANA_MISC_46_L       (REG_ANA_MISC_BASE + 0x8C)
#define  REG_ANA_MISC_46_H       (REG_ANA_MISC_BASE + 0x8D)
#define  REG_ANA_MISC_47_L       (REG_ANA_MISC_BASE + 0x8E)
#define  REG_ANA_MISC_47_H       (REG_ANA_MISC_BASE + 0x8F)
#define  REG_ANA_MISC_48_L       (REG_ANA_MISC_BASE + 0x90)
#define  REG_ANA_MISC_48_H       (REG_ANA_MISC_BASE + 0x91)
#define  REG_ANA_MISC_49_L       (REG_ANA_MISC_BASE + 0x92)
#define  REG_ANA_MISC_49_H       (REG_ANA_MISC_BASE + 0x93)
#define  REG_ANA_MISC_4A_L       (REG_ANA_MISC_BASE + 0x94)
#define  REG_ANA_MISC_4A_H       (REG_ANA_MISC_BASE + 0x95)
#define  REG_ANA_MISC_4B_L       (REG_ANA_MISC_BASE + 0x96)
#define  REG_ANA_MISC_4B_H       (REG_ANA_MISC_BASE + 0x97)
#define  REG_ANA_MISC_4C_L       (REG_ANA_MISC_BASE + 0x98)
#define  REG_ANA_MISC_4C_H       (REG_ANA_MISC_BASE + 0x99)
#define  REG_ANA_MISC_4D_L       (REG_ANA_MISC_BASE + 0x9A)
#define  REG_ANA_MISC_4D_H       (REG_ANA_MISC_BASE + 0x9B)
#define  REG_ANA_MISC_4E_L       (REG_ANA_MISC_BASE + 0x9C)
#define  REG_ANA_MISC_4E_H       (REG_ANA_MISC_BASE + 0x9D)
#define  REG_ANA_MISC_4F_L       (REG_ANA_MISC_BASE + 0x9E)
#define  REG_ANA_MISC_4F_H       (REG_ANA_MISC_BASE + 0x9F)
#define  REG_ANA_MISC_50_L       (REG_ANA_MISC_BASE + 0xA0)
#define  REG_ANA_MISC_50_H       (REG_ANA_MISC_BASE + 0xA1)
#define  REG_ANA_MISC_51_L       (REG_ANA_MISC_BASE + 0xA2)
#define  REG_ANA_MISC_51_H       (REG_ANA_MISC_BASE + 0xA3)
#define  REG_ANA_MISC_52_L       (REG_ANA_MISC_BASE + 0xA4)
#define  REG_ANA_MISC_52_H       (REG_ANA_MISC_BASE + 0xA5)
#define  REG_ANA_MISC_53_L       (REG_ANA_MISC_BASE + 0xA6)
#define  REG_ANA_MISC_53_H       (REG_ANA_MISC_BASE + 0xA7)
#define  REG_ANA_MISC_54_L       (REG_ANA_MISC_BASE + 0xA8)
#define  REG_ANA_MISC_54_H       (REG_ANA_MISC_BASE + 0xA9)
#define  REG_ANA_MISC_55_L       (REG_ANA_MISC_BASE + 0xAA)
#define  REG_ANA_MISC_55_H       (REG_ANA_MISC_BASE + 0xAB)
#define  REG_ANA_MISC_56_L       (REG_ANA_MISC_BASE + 0xAC)
#define  REG_ANA_MISC_56_H       (REG_ANA_MISC_BASE + 0xAD)
#define  REG_ANA_MISC_57_L       (REG_ANA_MISC_BASE + 0xAE)
#define  REG_ANA_MISC_57_H       (REG_ANA_MISC_BASE + 0xAF)
#define  REG_ANA_MISC_58_L       (REG_ANA_MISC_BASE + 0xB0)
#define  REG_ANA_MISC_58_H       (REG_ANA_MISC_BASE + 0xB1)
#define  REG_ANA_MISC_59_L       (REG_ANA_MISC_BASE + 0xB2)
#define  REG_ANA_MISC_59_H       (REG_ANA_MISC_BASE + 0xB3)
#define  REG_ANA_MISC_5A_L       (REG_ANA_MISC_BASE + 0xB4)
#define  REG_ANA_MISC_5A_H       (REG_ANA_MISC_BASE + 0xB5)
#define  REG_ANA_MISC_5B_L       (REG_ANA_MISC_BASE + 0xB6)
#define  REG_ANA_MISC_5B_H       (REG_ANA_MISC_BASE + 0xB7)
#define  REG_ANA_MISC_5C_L       (REG_ANA_MISC_BASE + 0xB8)
#define  REG_ANA_MISC_5C_H       (REG_ANA_MISC_BASE + 0xB9)
#define  REG_ANA_MISC_5D_L       (REG_ANA_MISC_BASE + 0xBA)
#define  REG_ANA_MISC_5D_H       (REG_ANA_MISC_BASE + 0xBB)
#define  REG_ANA_MISC_5E_L       (REG_ANA_MISC_BASE + 0xBC)
#define  REG_ANA_MISC_5E_H       (REG_ANA_MISC_BASE + 0xBD)
#define  REG_ANA_MISC_5F_L       (REG_ANA_MISC_BASE + 0xBE)
#define  REG_ANA_MISC_5F_H       (REG_ANA_MISC_BASE + 0xBF)
#define  REG_ANA_MISC_60_L       (REG_ANA_MISC_BASE + 0xC0)
#define  REG_ANA_MISC_60_H       (REG_ANA_MISC_BASE + 0xC1)
#define  REG_ANA_MISC_61_L       (REG_ANA_MISC_BASE + 0xC2)
#define  REG_ANA_MISC_61_H       (REG_ANA_MISC_BASE + 0xC3)
#define  REG_ANA_MISC_62_L       (REG_ANA_MISC_BASE + 0xC4)
#define  REG_ANA_MISC_62_H       (REG_ANA_MISC_BASE + 0xC5)
#define  REG_ANA_MISC_63_L       (REG_ANA_MISC_BASE + 0xC6)
#define  REG_ANA_MISC_63_H       (REG_ANA_MISC_BASE + 0xC7)
#define  REG_ANA_MISC_64_L       (REG_ANA_MISC_BASE + 0xC8)
#define  REG_ANA_MISC_64_H       (REG_ANA_MISC_BASE + 0xC9)
#define  REG_ANA_MISC_65_L       (REG_ANA_MISC_BASE + 0xCA)
#define  REG_ANA_MISC_65_H       (REG_ANA_MISC_BASE + 0xCB)
#define  REG_ANA_MISC_66_L       (REG_ANA_MISC_BASE + 0xCC)
#define  REG_ANA_MISC_66_H       (REG_ANA_MISC_BASE + 0xCD)
#define  REG_ANA_MISC_67_L       (REG_ANA_MISC_BASE + 0xCE)
#define  REG_ANA_MISC_67_H       (REG_ANA_MISC_BASE + 0xCF)
#define  REG_ANA_MISC_68_L       (REG_ANA_MISC_BASE + 0xD0)
#define  REG_ANA_MISC_68_H       (REG_ANA_MISC_BASE + 0xD1)
#define  REG_ANA_MISC_69_L       (REG_ANA_MISC_BASE + 0xD2)
#define  REG_ANA_MISC_69_H       (REG_ANA_MISC_BASE + 0xD3)
#define  REG_ANA_MISC_6A_L       (REG_ANA_MISC_BASE + 0xD4)
#define  REG_ANA_MISC_6A_H       (REG_ANA_MISC_BASE + 0xD5)
#define  REG_ANA_MISC_6B_L       (REG_ANA_MISC_BASE + 0xD6)
#define  REG_ANA_MISC_6B_H       (REG_ANA_MISC_BASE + 0xD7)
#define  REG_ANA_MISC_6C_L       (REG_ANA_MISC_BASE + 0xD8)
#define  REG_ANA_MISC_6C_H       (REG_ANA_MISC_BASE + 0xD9)
#define  REG_ANA_MISC_6D_L       (REG_ANA_MISC_BASE + 0xDA)
#define  REG_ANA_MISC_6D_H       (REG_ANA_MISC_BASE + 0xDB)
#define  REG_ANA_MISC_6E_L       (REG_ANA_MISC_BASE + 0xDC)
#define  REG_ANA_MISC_6E_H       (REG_ANA_MISC_BASE + 0xDD)
#define  REG_ANA_MISC_6F_L       (REG_ANA_MISC_BASE + 0xDE)
#define  REG_ANA_MISC_6F_H       (REG_ANA_MISC_BASE + 0xDF)
#define  REG_ANA_MISC_70_L       (REG_ANA_MISC_BASE + 0xE0)
#define  REG_ANA_MISC_70_H       (REG_ANA_MISC_BASE + 0xE1)
#define  REG_ANA_MISC_71_L       (REG_ANA_MISC_BASE + 0xE2)
#define  REG_ANA_MISC_71_H       (REG_ANA_MISC_BASE + 0xE3)
#define  REG_ANA_MISC_72_L       (REG_ANA_MISC_BASE + 0xE4)
#define  REG_ANA_MISC_72_H       (REG_ANA_MISC_BASE + 0xE5)
#define  REG_ANA_MISC_73_L       (REG_ANA_MISC_BASE + 0xE6)
#define  REG_ANA_MISC_73_H       (REG_ANA_MISC_BASE + 0xE7)
#define  REG_ANA_MISC_74_L       (REG_ANA_MISC_BASE + 0xE8)
#define  REG_ANA_MISC_74_H       (REG_ANA_MISC_BASE + 0xE9)
#define  REG_ANA_MISC_75_L       (REG_ANA_MISC_BASE + 0xEA)
#define  REG_ANA_MISC_75_H       (REG_ANA_MISC_BASE + 0xEB)
#define  REG_ANA_MISC_76_L       (REG_ANA_MISC_BASE + 0xEC)
#define  REG_ANA_MISC_76_H       (REG_ANA_MISC_BASE + 0xED)
#define  REG_ANA_MISC_77_L       (REG_ANA_MISC_BASE + 0xEE)
#define  REG_ANA_MISC_77_H       (REG_ANA_MISC_BASE + 0xEF)
#define  REG_ANA_MISC_78_L       (REG_ANA_MISC_BASE + 0xF0)
#define  REG_ANA_MISC_78_H       (REG_ANA_MISC_BASE + 0xF1)
#define  REG_ANA_MISC_79_L       (REG_ANA_MISC_BASE + 0xF2)
#define  REG_ANA_MISC_79_H       (REG_ANA_MISC_BASE + 0xF3)
#define  REG_ANA_MISC_7A_L       (REG_ANA_MISC_BASE + 0xF4)
#define  REG_ANA_MISC_7A_H       (REG_ANA_MISC_BASE + 0xF5)
#define  REG_ANA_MISC_7B_L       (REG_ANA_MISC_BASE + 0xF6)
#define  REG_ANA_MISC_7B_H       (REG_ANA_MISC_BASE + 0xF7)
#define  REG_ANA_MISC_7C_L       (REG_ANA_MISC_BASE + 0xF8)
#define  REG_ANA_MISC_7C_H       (REG_ANA_MISC_BASE + 0xF9)
#define  REG_ANA_MISC_7D_L       (REG_ANA_MISC_BASE + 0xFA)
#define  REG_ANA_MISC_7D_H       (REG_ANA_MISC_BASE + 0xFB)
#define  REG_ANA_MISC_7E_L       (REG_ANA_MISC_BASE + 0xFC)
#define  REG_ANA_MISC_7E_H       (REG_ANA_MISC_BASE + 0xFD)
#define  REG_ANA_MISC_7F_L       (REG_ANA_MISC_BASE + 0xFE)
#define  REG_ANA_MISC_7F_H       (REG_ANA_MISC_BASE + 0xFF)

#define  REG_MFT_00_L       (REG_MFT_BASE + 0x00)
#define  REG_MFT_00_H       (REG_MFT_BASE + 0x01)
#define  REG_MFT_01_L       (REG_MFT_BASE + 0x02)
#define  REG_MFT_01_H       (REG_MFT_BASE + 0x03)
#define  REG_MFT_02_L       (REG_MFT_BASE + 0x04)
#define  REG_MFT_02_H       (REG_MFT_BASE + 0x05)
#define  REG_MFT_03_L       (REG_MFT_BASE + 0x06)
#define  REG_MFT_03_H       (REG_MFT_BASE + 0x07)
#define  REG_MFT_04_L       (REG_MFT_BASE + 0x08)
#define  REG_MFT_04_H       (REG_MFT_BASE + 0x09)
#define  REG_MFT_05_L       (REG_MFT_BASE + 0x0A)
#define  REG_MFT_05_H       (REG_MFT_BASE + 0x0B)
#define  REG_MFT_06_L       (REG_MFT_BASE + 0x0C)
#define  REG_MFT_06_H       (REG_MFT_BASE + 0x0D)
#define  REG_MFT_07_L       (REG_MFT_BASE + 0x0E)
#define  REG_MFT_07_H       (REG_MFT_BASE + 0x0F)
#define  REG_MFT_08_L       (REG_MFT_BASE + 0x10)
#define  REG_MFT_08_H       (REG_MFT_BASE + 0x11)
#define  REG_MFT_09_L       (REG_MFT_BASE + 0x12)
#define  REG_MFT_09_H       (REG_MFT_BASE + 0x13)
#define  REG_MFT_0A_L       (REG_MFT_BASE + 0x14)
#define  REG_MFT_0A_H       (REG_MFT_BASE + 0x15)
#define  REG_MFT_0B_L       (REG_MFT_BASE + 0x16)
#define  REG_MFT_0B_H       (REG_MFT_BASE + 0x17)
#define  REG_MFT_0C_L       (REG_MFT_BASE + 0x18)
#define  REG_MFT_0C_H       (REG_MFT_BASE + 0x19)
#define  REG_MFT_0D_L       (REG_MFT_BASE + 0x1A)
#define  REG_MFT_0D_H       (REG_MFT_BASE + 0x1B)
#define  REG_MFT_0E_L       (REG_MFT_BASE + 0x1C)
#define  REG_MFT_0E_H       (REG_MFT_BASE + 0x1D)
#define  REG_MFT_0F_L       (REG_MFT_BASE + 0x1E)
#define  REG_MFT_0F_H       (REG_MFT_BASE + 0x1F)
#define  REG_MFT_10_L       (REG_MFT_BASE + 0x20)
#define  REG_MFT_10_H       (REG_MFT_BASE + 0x21)
#define  REG_MFT_11_L       (REG_MFT_BASE + 0x22)
#define  REG_MFT_11_H       (REG_MFT_BASE + 0x23)
#define  REG_MFT_12_L       (REG_MFT_BASE + 0x24)
#define  REG_MFT_12_H       (REG_MFT_BASE + 0x25)
#define  REG_MFT_13_L       (REG_MFT_BASE + 0x26)
#define  REG_MFT_13_H       (REG_MFT_BASE + 0x27)
#define  REG_MFT_14_L       (REG_MFT_BASE + 0x28)
#define  REG_MFT_14_H       (REG_MFT_BASE + 0x29)
#define  REG_MFT_15_L       (REG_MFT_BASE + 0x2A)
#define  REG_MFT_15_H       (REG_MFT_BASE + 0x2B)
#define  REG_MFT_16_L       (REG_MFT_BASE + 0x2C)
#define  REG_MFT_16_H       (REG_MFT_BASE + 0x2D)
#define  REG_MFT_17_L       (REG_MFT_BASE + 0x2E)
#define  REG_MFT_17_H       (REG_MFT_BASE + 0x2F)
#define  REG_MFT_18_L       (REG_MFT_BASE + 0x30)
#define  REG_MFT_18_H       (REG_MFT_BASE + 0x31)
#define  REG_MFT_19_L       (REG_MFT_BASE + 0x32)
#define  REG_MFT_19_H       (REG_MFT_BASE + 0x33)
#define  REG_MFT_1A_L       (REG_MFT_BASE + 0x34)
#define  REG_MFT_1A_H       (REG_MFT_BASE + 0x35)
#define  REG_MFT_1B_L       (REG_MFT_BASE + 0x36)
#define  REG_MFT_1B_H       (REG_MFT_BASE + 0x37)
#define  REG_MFT_1C_L       (REG_MFT_BASE + 0x38)
#define  REG_MFT_1C_H       (REG_MFT_BASE + 0x39)
#define  REG_MFT_1D_L       (REG_MFT_BASE + 0x3A)
#define  REG_MFT_1D_H       (REG_MFT_BASE + 0x3B)
#define  REG_MFT_1E_L       (REG_MFT_BASE + 0x3C)
#define  REG_MFT_1E_H       (REG_MFT_BASE + 0x3D)
#define  REG_MFT_1F_L       (REG_MFT_BASE + 0x3E)
#define  REG_MFT_1F_H       (REG_MFT_BASE + 0x3F)
#define  REG_MFT_20_L       (REG_MFT_BASE + 0x40)
#define  REG_MFT_20_H       (REG_MFT_BASE + 0x41)
#define  REG_MFT_21_L       (REG_MFT_BASE + 0x42)
#define  REG_MFT_21_H       (REG_MFT_BASE + 0x43)
#define  REG_MFT_22_L       (REG_MFT_BASE + 0x44)
#define  REG_MFT_22_H       (REG_MFT_BASE + 0x45)
#define  REG_MFT_23_L       (REG_MFT_BASE + 0x46)
#define  REG_MFT_23_H       (REG_MFT_BASE + 0x47)
#define  REG_MFT_24_L       (REG_MFT_BASE + 0x48)
#define  REG_MFT_24_H       (REG_MFT_BASE + 0x49)
#define  REG_MFT_25_L       (REG_MFT_BASE + 0x4A)
#define  REG_MFT_25_H       (REG_MFT_BASE + 0x4B)
#define  REG_MFT_26_L       (REG_MFT_BASE + 0x4C)
#define  REG_MFT_26_H       (REG_MFT_BASE + 0x4D)
#define  REG_MFT_27_L       (REG_MFT_BASE + 0x4E)
#define  REG_MFT_27_H       (REG_MFT_BASE + 0x4F)
#define  REG_MFT_28_L       (REG_MFT_BASE + 0x50)
#define  REG_MFT_28_H       (REG_MFT_BASE + 0x51)
#define  REG_MFT_29_L       (REG_MFT_BASE + 0x52)
#define  REG_MFT_29_H       (REG_MFT_BASE + 0x53)
#define  REG_MFT_2A_L       (REG_MFT_BASE + 0x54)
#define  REG_MFT_2A_H       (REG_MFT_BASE + 0x55)
#define  REG_MFT_2B_L       (REG_MFT_BASE + 0x56)
#define  REG_MFT_2B_H       (REG_MFT_BASE + 0x57)
#define  REG_MFT_2C_L       (REG_MFT_BASE + 0x58)
#define  REG_MFT_2C_H       (REG_MFT_BASE + 0x59)
#define  REG_MFT_2D_L       (REG_MFT_BASE + 0x5A)
#define  REG_MFT_2D_H       (REG_MFT_BASE + 0x5B)
#define  REG_MFT_2E_L       (REG_MFT_BASE + 0x5C)
#define  REG_MFT_2E_H       (REG_MFT_BASE + 0x5D)
#define  REG_MFT_2F_L       (REG_MFT_BASE + 0x5E)
#define  REG_MFT_2F_H       (REG_MFT_BASE + 0x5F)
#define  REG_MFT_30_L       (REG_MFT_BASE + 0x60)
#define  REG_MFT_30_H       (REG_MFT_BASE + 0x61)
#define  REG_MFT_31_L       (REG_MFT_BASE + 0x62)
#define  REG_MFT_31_H       (REG_MFT_BASE + 0x63)
#define  REG_MFT_32_L       (REG_MFT_BASE + 0x64)
#define  REG_MFT_32_H       (REG_MFT_BASE + 0x65)
#define  REG_MFT_33_L       (REG_MFT_BASE + 0x66)
#define  REG_MFT_33_H       (REG_MFT_BASE + 0x67)
#define  REG_MFT_34_L       (REG_MFT_BASE + 0x68)
#define  REG_MFT_34_H       (REG_MFT_BASE + 0x69)
#define  REG_MFT_35_L       (REG_MFT_BASE + 0x6A)
#define  REG_MFT_35_H       (REG_MFT_BASE + 0x6B)
#define  REG_MFT_36_L       (REG_MFT_BASE + 0x6C)
#define  REG_MFT_36_H       (REG_MFT_BASE + 0x6D)
#define  REG_MFT_37_L       (REG_MFT_BASE + 0x6E)
#define  REG_MFT_37_H       (REG_MFT_BASE + 0x6F)
#define  REG_MFT_38_L       (REG_MFT_BASE + 0x70)
#define  REG_MFT_38_H       (REG_MFT_BASE + 0x71)
#define  REG_MFT_39_L       (REG_MFT_BASE + 0x72)
#define  REG_MFT_39_H       (REG_MFT_BASE + 0x73)
#define  REG_MFT_3A_L       (REG_MFT_BASE + 0x74)
#define  REG_MFT_3A_H       (REG_MFT_BASE + 0x75)
#define  REG_MFT_3B_L       (REG_MFT_BASE + 0x76)
#define  REG_MFT_3B_H       (REG_MFT_BASE + 0x77)
#define  REG_MFT_3C_L       (REG_MFT_BASE + 0x78)
#define  REG_MFT_3C_H       (REG_MFT_BASE + 0x79)
#define  REG_MFT_3D_L       (REG_MFT_BASE + 0x7A)
#define  REG_MFT_3D_H       (REG_MFT_BASE + 0x7B)
#define  REG_MFT_3E_L       (REG_MFT_BASE + 0x7C)
#define  REG_MFT_3E_H       (REG_MFT_BASE + 0x7D)
#define  REG_MFT_3F_L       (REG_MFT_BASE + 0x7E)
#define  REG_MFT_3F_H       (REG_MFT_BASE + 0x7F)
#define  REG_MFT_40_L       (REG_MFT_BASE + 0x80)
#define  REG_MFT_40_H       (REG_MFT_BASE + 0x81)
#define  REG_MFT_41_L       (REG_MFT_BASE + 0x82)
#define  REG_MFT_41_H       (REG_MFT_BASE + 0x83)
#define  REG_MFT_42_L       (REG_MFT_BASE + 0x84)
#define  REG_MFT_42_H       (REG_MFT_BASE + 0x85)
#define  REG_MFT_43_L       (REG_MFT_BASE + 0x86)
#define  REG_MFT_43_H       (REG_MFT_BASE + 0x87)
#define  REG_MFT_44_L       (REG_MFT_BASE + 0x88)
#define  REG_MFT_44_H       (REG_MFT_BASE + 0x89)
#define  REG_MFT_45_L       (REG_MFT_BASE + 0x8A)
#define  REG_MFT_45_H       (REG_MFT_BASE + 0x8B)
#define  REG_MFT_46_L       (REG_MFT_BASE + 0x8C)
#define  REG_MFT_46_H       (REG_MFT_BASE + 0x8D)
#define  REG_MFT_47_L       (REG_MFT_BASE + 0x8E)
#define  REG_MFT_47_H       (REG_MFT_BASE + 0x8F)
#define  REG_MFT_48_L       (REG_MFT_BASE + 0x90)
#define  REG_MFT_48_H       (REG_MFT_BASE + 0x91)
#define  REG_MFT_49_L       (REG_MFT_BASE + 0x92)
#define  REG_MFT_49_H       (REG_MFT_BASE + 0x93)
#define  REG_MFT_4A_L       (REG_MFT_BASE + 0x94)
#define  REG_MFT_4A_H       (REG_MFT_BASE + 0x95)
#define  REG_MFT_4B_L       (REG_MFT_BASE + 0x96)
#define  REG_MFT_4B_H       (REG_MFT_BASE + 0x97)
#define  REG_MFT_4C_L       (REG_MFT_BASE + 0x98)
#define  REG_MFT_4C_H       (REG_MFT_BASE + 0x99)
#define  REG_MFT_4D_L       (REG_MFT_BASE + 0x9A)
#define  REG_MFT_4D_H       (REG_MFT_BASE + 0x9B)
#define  REG_MFT_4E_L       (REG_MFT_BASE + 0x9C)
#define  REG_MFT_4E_H       (REG_MFT_BASE + 0x9D)
#define  REG_MFT_4F_L       (REG_MFT_BASE + 0x9E)
#define  REG_MFT_4F_H       (REG_MFT_BASE + 0x9F)
#define  REG_MFT_50_L       (REG_MFT_BASE + 0xA0)
#define  REG_MFT_50_H       (REG_MFT_BASE + 0xA1)
#define  REG_MFT_51_L       (REG_MFT_BASE + 0xA2)
#define  REG_MFT_51_H       (REG_MFT_BASE + 0xA3)
#define  REG_MFT_52_L       (REG_MFT_BASE + 0xA4)
#define  REG_MFT_52_H       (REG_MFT_BASE + 0xA5)
#define  REG_MFT_53_L       (REG_MFT_BASE + 0xA6)
#define  REG_MFT_53_H       (REG_MFT_BASE + 0xA7)
#define  REG_MFT_54_L       (REG_MFT_BASE + 0xA8)
#define  REG_MFT_54_H       (REG_MFT_BASE + 0xA9)
#define  REG_MFT_55_L       (REG_MFT_BASE + 0xAA)
#define  REG_MFT_55_H       (REG_MFT_BASE + 0xAB)
#define  REG_MFT_56_L       (REG_MFT_BASE + 0xAC)
#define  REG_MFT_56_H       (REG_MFT_BASE + 0xAD)
#define  REG_MFT_57_L       (REG_MFT_BASE + 0xAE)
#define  REG_MFT_57_H       (REG_MFT_BASE + 0xAF)
#define  REG_MFT_58_L       (REG_MFT_BASE + 0xB0)
#define  REG_MFT_58_H       (REG_MFT_BASE + 0xB1)
#define  REG_MFT_59_L       (REG_MFT_BASE + 0xB2)
#define  REG_MFT_59_H       (REG_MFT_BASE + 0xB3)
#define  REG_MFT_5A_L       (REG_MFT_BASE + 0xB4)
#define  REG_MFT_5A_H       (REG_MFT_BASE + 0xB5)
#define  REG_MFT_5B_L       (REG_MFT_BASE + 0xB6)
#define  REG_MFT_5B_H       (REG_MFT_BASE + 0xB7)
#define  REG_MFT_5C_L       (REG_MFT_BASE + 0xB8)
#define  REG_MFT_5C_H       (REG_MFT_BASE + 0xB9)
#define  REG_MFT_5D_L       (REG_MFT_BASE + 0xBA)
#define  REG_MFT_5D_H       (REG_MFT_BASE + 0xBB)
#define  REG_MFT_5E_L       (REG_MFT_BASE + 0xBC)
#define  REG_MFT_5E_H       (REG_MFT_BASE + 0xBD)
#define  REG_MFT_5F_L       (REG_MFT_BASE + 0xBE)
#define  REG_MFT_5F_H       (REG_MFT_BASE + 0xBF)
#define  REG_MFT_60_L       (REG_MFT_BASE + 0xC0)
#define  REG_MFT_60_H       (REG_MFT_BASE + 0xC1)
#define  REG_MFT_61_L       (REG_MFT_BASE + 0xC2)
#define  REG_MFT_61_H       (REG_MFT_BASE + 0xC3)
#define  REG_MFT_62_L       (REG_MFT_BASE + 0xC4)
#define  REG_MFT_62_H       (REG_MFT_BASE + 0xC5)
#define  REG_MFT_63_L       (REG_MFT_BASE + 0xC6)
#define  REG_MFT_63_H       (REG_MFT_BASE + 0xC7)
#define  REG_MFT_64_L       (REG_MFT_BASE + 0xC8)
#define  REG_MFT_64_H       (REG_MFT_BASE + 0xC9)
#define  REG_MFT_65_L       (REG_MFT_BASE + 0xCA)
#define  REG_MFT_65_H       (REG_MFT_BASE + 0xCB)
#define  REG_MFT_66_L       (REG_MFT_BASE + 0xCC)
#define  REG_MFT_66_H       (REG_MFT_BASE + 0xCD)
#define  REG_MFT_67_L       (REG_MFT_BASE + 0xCE)
#define  REG_MFT_67_H       (REG_MFT_BASE + 0xCF)
#define  REG_MFT_68_L       (REG_MFT_BASE + 0xD0)
#define  REG_MFT_68_H       (REG_MFT_BASE + 0xD1)
#define  REG_MFT_69_L       (REG_MFT_BASE + 0xD2)
#define  REG_MFT_69_H       (REG_MFT_BASE + 0xD3)
#define  REG_MFT_6A_L       (REG_MFT_BASE + 0xD4)
#define  REG_MFT_6A_H       (REG_MFT_BASE + 0xD5)
#define  REG_MFT_6B_L       (REG_MFT_BASE + 0xD6)
#define  REG_MFT_6B_H       (REG_MFT_BASE + 0xD7)
#define  REG_MFT_6C_L       (REG_MFT_BASE + 0xD8)
#define  REG_MFT_6C_H       (REG_MFT_BASE + 0xD9)
#define  REG_MFT_6D_L       (REG_MFT_BASE + 0xDA)
#define  REG_MFT_6D_H       (REG_MFT_BASE + 0xDB)
#define  REG_MFT_6E_L       (REG_MFT_BASE + 0xDC)
#define  REG_MFT_6E_H       (REG_MFT_BASE + 0xDD)
#define  REG_MFT_6F_L       (REG_MFT_BASE + 0xDE)
#define  REG_MFT_6F_H       (REG_MFT_BASE + 0xDF)
#define  REG_MFT_70_L       (REG_MFT_BASE + 0xE0)
#define  REG_MFT_70_H       (REG_MFT_BASE + 0xE1)
#define  REG_MFT_71_L       (REG_MFT_BASE + 0xE2)
#define  REG_MFT_71_H       (REG_MFT_BASE + 0xE3)
#define  REG_MFT_72_L       (REG_MFT_BASE + 0xE4)
#define  REG_MFT_72_H       (REG_MFT_BASE + 0xE5)
#define  REG_MFT_73_L       (REG_MFT_BASE + 0xE6)
#define  REG_MFT_73_H       (REG_MFT_BASE + 0xE7)
#define  REG_MFT_74_L       (REG_MFT_BASE + 0xE8)
#define  REG_MFT_74_H       (REG_MFT_BASE + 0xE9)
#define  REG_MFT_75_L       (REG_MFT_BASE + 0xEA)
#define  REG_MFT_75_H       (REG_MFT_BASE + 0xEB)
#define  REG_MFT_76_L       (REG_MFT_BASE + 0xEC)
#define  REG_MFT_76_H       (REG_MFT_BASE + 0xED)
#define  REG_MFT_77_L       (REG_MFT_BASE + 0xEE)
#define  REG_MFT_77_H       (REG_MFT_BASE + 0xEF)
#define  REG_MFT_78_L       (REG_MFT_BASE + 0xF0)
#define  REG_MFT_78_H       (REG_MFT_BASE + 0xF1)
#define  REG_MFT_79_L       (REG_MFT_BASE + 0xF2)
#define  REG_MFT_79_H       (REG_MFT_BASE + 0xF3)
#define  REG_MFT_7A_L       (REG_MFT_BASE + 0xF4)
#define  REG_MFT_7A_H       (REG_MFT_BASE + 0xF5)
#define  REG_MFT_7B_L       (REG_MFT_BASE + 0xF6)
#define  REG_MFT_7B_H       (REG_MFT_BASE + 0xF7)
#define  REG_MFT_7C_L       (REG_MFT_BASE + 0xF8)
#define  REG_MFT_7C_H       (REG_MFT_BASE + 0xF9)
#define  REG_MFT_7D_L       (REG_MFT_BASE + 0xFA)
#define  REG_MFT_7D_H       (REG_MFT_BASE + 0xFB)
#define  REG_MFT_7E_L       (REG_MFT_BASE + 0xFC)
#define  REG_MFT_7E_H       (REG_MFT_BASE + 0xFD)
#define  REG_MFT_7F_L       (REG_MFT_BASE + 0xFE)
#define  REG_MFT_7F_H       (REG_MFT_BASE + 0xFF)

#define  REG_CHIPTOP_00_L       (REG_CHIPTOP_BASE + 0x00)
#define  REG_CHIPTOP_00_H       (REG_CHIPTOP_BASE + 0x01)
#define  REG_CHIPTOP_01_L       (REG_CHIPTOP_BASE + 0x02)
#define  REG_CHIPTOP_01_H       (REG_CHIPTOP_BASE + 0x03)
#define  REG_CHIPTOP_02_L       (REG_CHIPTOP_BASE + 0x04)
#define  REG_CHIPTOP_02_H       (REG_CHIPTOP_BASE + 0x05)
#define  REG_CHIPTOP_03_L       (REG_CHIPTOP_BASE + 0x06)
#define  REG_CHIPTOP_03_H       (REG_CHIPTOP_BASE + 0x07)
#define  REG_CHIPTOP_04_L       (REG_CHIPTOP_BASE + 0x08)
#define  REG_CHIPTOP_04_H       (REG_CHIPTOP_BASE + 0x09)
#define  REG_CHIPTOP_05_L       (REG_CHIPTOP_BASE + 0x0A)
#define  REG_CHIPTOP_05_H       (REG_CHIPTOP_BASE + 0x0B)
#define  REG_CHIPTOP_06_L       (REG_CHIPTOP_BASE + 0x0C)
#define  REG_CHIPTOP_06_H       (REG_CHIPTOP_BASE + 0x0D)
#define  REG_CHIPTOP_07_L       (REG_CHIPTOP_BASE + 0x0E)
#define  REG_CHIPTOP_07_H       (REG_CHIPTOP_BASE + 0x0F)
#define  REG_CHIPTOP_08_L       (REG_CHIPTOP_BASE + 0x10)
#define  REG_CHIPTOP_08_H       (REG_CHIPTOP_BASE + 0x11)
#define  REG_CHIPTOP_09_L       (REG_CHIPTOP_BASE + 0x12)
#define  REG_CHIPTOP_09_H       (REG_CHIPTOP_BASE + 0x13)
#define  REG_CHIPTOP_0A_L       (REG_CHIPTOP_BASE + 0x14)
#define  REG_CHIPTOP_0A_H       (REG_CHIPTOP_BASE + 0x15)
#define  REG_CHIPTOP_0B_L       (REG_CHIPTOP_BASE + 0x16)
#define  REG_CHIPTOP_0B_H       (REG_CHIPTOP_BASE + 0x17)
#define  REG_CHIPTOP_0C_L       (REG_CHIPTOP_BASE + 0x18)
#define  REG_CHIPTOP_0C_H       (REG_CHIPTOP_BASE + 0x19)
#define  REG_CHIPTOP_0D_L       (REG_CHIPTOP_BASE + 0x1A)
#define  REG_CHIPTOP_0D_H       (REG_CHIPTOP_BASE + 0x1B)
#define  REG_CHIPTOP_0E_L       (REG_CHIPTOP_BASE + 0x1C)
#define  REG_CHIPTOP_0E_H       (REG_CHIPTOP_BASE + 0x1D)
#define  REG_CHIPTOP_0F_L       (REG_CHIPTOP_BASE + 0x1E)
#define  REG_CHIPTOP_0F_H       (REG_CHIPTOP_BASE + 0x1F)
#define  REG_CHIPTOP_10_L       (REG_CHIPTOP_BASE + 0x20)
#define  REG_CHIPTOP_10_H       (REG_CHIPTOP_BASE + 0x21)
#define  REG_CHIPTOP_11_L       (REG_CHIPTOP_BASE + 0x22)
#define  REG_CHIPTOP_11_H       (REG_CHIPTOP_BASE + 0x23)
#define  REG_CHIPTOP_12_L       (REG_CHIPTOP_BASE + 0x24)
#define  REG_CHIPTOP_12_H       (REG_CHIPTOP_BASE + 0x25)
#define  REG_CHIPTOP_13_L       (REG_CHIPTOP_BASE + 0x26)
#define  REG_CHIPTOP_13_H       (REG_CHIPTOP_BASE + 0x27)
#define  REG_CHIPTOP_14_L       (REG_CHIPTOP_BASE + 0x28)
#define  REG_CHIPTOP_14_H       (REG_CHIPTOP_BASE + 0x29)
#define  REG_CHIPTOP_15_L       (REG_CHIPTOP_BASE + 0x2A)
#define  REG_CHIPTOP_15_H       (REG_CHIPTOP_BASE + 0x2B)
#define  REG_CHIPTOP_16_L       (REG_CHIPTOP_BASE + 0x2C)
#define  REG_CHIPTOP_16_H       (REG_CHIPTOP_BASE + 0x2D)
#define  REG_CHIPTOP_17_L       (REG_CHIPTOP_BASE + 0x2E)
#define  REG_CHIPTOP_17_H       (REG_CHIPTOP_BASE + 0x2F)
#define  REG_CHIPTOP_18_L       (REG_CHIPTOP_BASE + 0x30)
#define  REG_CHIPTOP_18_H       (REG_CHIPTOP_BASE + 0x31)
#define  REG_CHIPTOP_19_L       (REG_CHIPTOP_BASE + 0x32)
#define  REG_CHIPTOP_19_H       (REG_CHIPTOP_BASE + 0x33)
#define  REG_CHIPTOP_1A_L       (REG_CHIPTOP_BASE + 0x34)
#define  REG_CHIPTOP_1A_H       (REG_CHIPTOP_BASE + 0x35)
#define  REG_CHIPTOP_1B_L       (REG_CHIPTOP_BASE + 0x36)
#define  REG_CHIPTOP_1B_H       (REG_CHIPTOP_BASE + 0x37)
#define  REG_CHIPTOP_1C_L       (REG_CHIPTOP_BASE + 0x38)
#define  REG_CHIPTOP_1C_H       (REG_CHIPTOP_BASE + 0x39)
#define  REG_CHIPTOP_1D_L       (REG_CHIPTOP_BASE + 0x3A)
#define  REG_CHIPTOP_1D_H       (REG_CHIPTOP_BASE + 0x3B)
#define  REG_CHIPTOP_1E_L       (REG_CHIPTOP_BASE + 0x3C)
#define  REG_CHIPTOP_1E_H       (REG_CHIPTOP_BASE + 0x3D)
#define  REG_CHIPTOP_1F_L       (REG_CHIPTOP_BASE + 0x3E)
#define  REG_CHIPTOP_1F_H       (REG_CHIPTOP_BASE + 0x3F)
#define  REG_CHIPTOP_20_L       (REG_CHIPTOP_BASE + 0x40)
#define  REG_CHIPTOP_20_H       (REG_CHIPTOP_BASE + 0x41)
#define  REG_CHIPTOP_21_L       (REG_CHIPTOP_BASE + 0x42)
#define  REG_CHIPTOP_21_H       (REG_CHIPTOP_BASE + 0x43)
#define  REG_CHIPTOP_22_L       (REG_CHIPTOP_BASE + 0x44)
#define  REG_CHIPTOP_22_H       (REG_CHIPTOP_BASE + 0x45)
#define  REG_CHIPTOP_23_L       (REG_CHIPTOP_BASE + 0x46)
#define  REG_CHIPTOP_23_H       (REG_CHIPTOP_BASE + 0x47)
#define  REG_CHIPTOP_24_L       (REG_CHIPTOP_BASE + 0x48)
#define  REG_CHIPTOP_24_H       (REG_CHIPTOP_BASE + 0x49)
#define  REG_CHIPTOP_25_L       (REG_CHIPTOP_BASE + 0x4A)
#define  REG_CHIPTOP_25_H       (REG_CHIPTOP_BASE + 0x4B)
#define  REG_CHIPTOP_26_L       (REG_CHIPTOP_BASE + 0x4C)
#define  REG_CHIPTOP_26_H       (REG_CHIPTOP_BASE + 0x4D)
#define  REG_CHIPTOP_27_L       (REG_CHIPTOP_BASE + 0x4E)
#define  REG_CHIPTOP_27_H       (REG_CHIPTOP_BASE + 0x4F)
#define  REG_CHIPTOP_28_L       (REG_CHIPTOP_BASE + 0x50)
#define  REG_CHIPTOP_28_H       (REG_CHIPTOP_BASE + 0x51)
#define  REG_CHIPTOP_29_L       (REG_CHIPTOP_BASE + 0x52)
#define  REG_CHIPTOP_29_H       (REG_CHIPTOP_BASE + 0x53)
#define  REG_CHIPTOP_2A_L       (REG_CHIPTOP_BASE + 0x54)
#define  REG_CHIPTOP_2A_H       (REG_CHIPTOP_BASE + 0x55)
#define  REG_CHIPTOP_2B_L       (REG_CHIPTOP_BASE + 0x56)
#define  REG_CHIPTOP_2B_H       (REG_CHIPTOP_BASE + 0x57)
#define  REG_CHIPTOP_2C_L       (REG_CHIPTOP_BASE + 0x58)
#define  REG_CHIPTOP_2C_H       (REG_CHIPTOP_BASE + 0x59)
#define  REG_CHIPTOP_2D_L       (REG_CHIPTOP_BASE + 0x5A)
#define  REG_CHIPTOP_2D_H       (REG_CHIPTOP_BASE + 0x5B)
#define  REG_CHIPTOP_2E_L       (REG_CHIPTOP_BASE + 0x5C)
#define  REG_CHIPTOP_2E_H       (REG_CHIPTOP_BASE + 0x5D)
#define  REG_CHIPTOP_2F_L       (REG_CHIPTOP_BASE + 0x5E)
#define  REG_CHIPTOP_2F_H       (REG_CHIPTOP_BASE + 0x5F)
#define  REG_CHIPTOP_30_L       (REG_CHIPTOP_BASE + 0x60)
#define  REG_CHIPTOP_30_H       (REG_CHIPTOP_BASE + 0x61)
#define  REG_CHIPTOP_31_L       (REG_CHIPTOP_BASE + 0x62)
#define  REG_CHIPTOP_31_H       (REG_CHIPTOP_BASE + 0x63)
#define  REG_CHIPTOP_32_L       (REG_CHIPTOP_BASE + 0x64)
#define  REG_CHIPTOP_32_H       (REG_CHIPTOP_BASE + 0x65)
#define  REG_CHIPTOP_33_L       (REG_CHIPTOP_BASE + 0x66)
#define  REG_CHIPTOP_33_H       (REG_CHIPTOP_BASE + 0x67)
#define  REG_CHIPTOP_34_L       (REG_CHIPTOP_BASE + 0x68)
#define  REG_CHIPTOP_34_H       (REG_CHIPTOP_BASE + 0x69)
#define  REG_CHIPTOP_35_L       (REG_CHIPTOP_BASE + 0x6A)
#define  REG_CHIPTOP_35_H       (REG_CHIPTOP_BASE + 0x6B)
#define  REG_CHIPTOP_36_L       (REG_CHIPTOP_BASE + 0x6C)
#define  REG_CHIPTOP_36_H       (REG_CHIPTOP_BASE + 0x6D)
#define  REG_CHIPTOP_37_L       (REG_CHIPTOP_BASE + 0x6E)
#define  REG_CHIPTOP_37_H       (REG_CHIPTOP_BASE + 0x6F)
#define  REG_CHIPTOP_38_L       (REG_CHIPTOP_BASE + 0x70)
#define  REG_CHIPTOP_38_H       (REG_CHIPTOP_BASE + 0x71)
#define  REG_CHIPTOP_39_L       (REG_CHIPTOP_BASE + 0x72)
#define  REG_CHIPTOP_39_H       (REG_CHIPTOP_BASE + 0x73)
#define  REG_CHIPTOP_3A_L       (REG_CHIPTOP_BASE + 0x74)
#define  REG_CHIPTOP_3A_H       (REG_CHIPTOP_BASE + 0x75)
#define  REG_CHIPTOP_3B_L       (REG_CHIPTOP_BASE + 0x76)
#define  REG_CHIPTOP_3B_H       (REG_CHIPTOP_BASE + 0x77)
#define  REG_CHIPTOP_3C_L       (REG_CHIPTOP_BASE + 0x78)
#define  REG_CHIPTOP_3C_H       (REG_CHIPTOP_BASE + 0x79)
#define  REG_CHIPTOP_3D_L       (REG_CHIPTOP_BASE + 0x7A)
#define  REG_CHIPTOP_3D_H       (REG_CHIPTOP_BASE + 0x7B)
#define  REG_CHIPTOP_3E_L       (REG_CHIPTOP_BASE + 0x7C)
#define  REG_CHIPTOP_3E_H       (REG_CHIPTOP_BASE + 0x7D)
#define  REG_CHIPTOP_3F_L       (REG_CHIPTOP_BASE + 0x7E)
#define  REG_CHIPTOP_3F_H       (REG_CHIPTOP_BASE + 0x7F)
#define  REG_CHIPTOP_40_L       (REG_CHIPTOP_BASE + 0x80)
#define  REG_CHIPTOP_40_H       (REG_CHIPTOP_BASE + 0x81)
#define  REG_CHIPTOP_41_L       (REG_CHIPTOP_BASE + 0x82)
#define  REG_CHIPTOP_41_H       (REG_CHIPTOP_BASE + 0x83)
#define  REG_CHIPTOP_42_L       (REG_CHIPTOP_BASE + 0x84)
#define  REG_CHIPTOP_42_H       (REG_CHIPTOP_BASE + 0x85)
#define  REG_CHIPTOP_43_L       (REG_CHIPTOP_BASE + 0x86)
#define  REG_CHIPTOP_43_H       (REG_CHIPTOP_BASE + 0x87)
#define  REG_CHIPTOP_44_L       (REG_CHIPTOP_BASE + 0x88)
#define  REG_CHIPTOP_44_H       (REG_CHIPTOP_BASE + 0x89)
#define  REG_CHIPTOP_45_L       (REG_CHIPTOP_BASE + 0x8A)
#define  REG_CHIPTOP_45_H       (REG_CHIPTOP_BASE + 0x8B)
#define  REG_CHIPTOP_46_L       (REG_CHIPTOP_BASE + 0x8C)
#define  REG_CHIPTOP_46_H       (REG_CHIPTOP_BASE + 0x8D)
#define  REG_CHIPTOP_47_L       (REG_CHIPTOP_BASE + 0x8E)
#define  REG_CHIPTOP_47_H       (REG_CHIPTOP_BASE + 0x8F)
#define  REG_CHIPTOP_48_L       (REG_CHIPTOP_BASE + 0x90)
#define  REG_CHIPTOP_48_H       (REG_CHIPTOP_BASE + 0x91)
#define  REG_CHIPTOP_49_L       (REG_CHIPTOP_BASE + 0x92)
#define  REG_CHIPTOP_49_H       (REG_CHIPTOP_BASE + 0x93)
#define  REG_CHIPTOP_4A_L       (REG_CHIPTOP_BASE + 0x94)
#define  REG_CHIPTOP_4A_H       (REG_CHIPTOP_BASE + 0x95)
#define  REG_CHIPTOP_4B_L       (REG_CHIPTOP_BASE + 0x96)
#define  REG_CHIPTOP_4B_H       (REG_CHIPTOP_BASE + 0x97)
#define  REG_CHIPTOP_4C_L       (REG_CHIPTOP_BASE + 0x98)
#define  REG_CHIPTOP_4C_H       (REG_CHIPTOP_BASE + 0x99)
#define  REG_CHIPTOP_4D_L       (REG_CHIPTOP_BASE + 0x9A)
#define  REG_CHIPTOP_4D_H       (REG_CHIPTOP_BASE + 0x9B)
#define  REG_CHIPTOP_4E_L       (REG_CHIPTOP_BASE + 0x9C)
#define  REG_CHIPTOP_4E_H       (REG_CHIPTOP_BASE + 0x9D)
#define  REG_CHIPTOP_4F_L       (REG_CHIPTOP_BASE + 0x9E)
#define  REG_CHIPTOP_4F_H       (REG_CHIPTOP_BASE + 0x9F)
#define  REG_CHIPTOP_50_L       (REG_CHIPTOP_BASE + 0xA0)
#define  REG_CHIPTOP_50_H       (REG_CHIPTOP_BASE + 0xA1)
#define  REG_CHIPTOP_51_L       (REG_CHIPTOP_BASE + 0xA2)
#define  REG_CHIPTOP_51_H       (REG_CHIPTOP_BASE + 0xA3)
#define  REG_CHIPTOP_52_L       (REG_CHIPTOP_BASE + 0xA4)
#define  REG_CHIPTOP_52_H       (REG_CHIPTOP_BASE + 0xA5)
#define  REG_CHIPTOP_53_L       (REG_CHIPTOP_BASE + 0xA6)
#define  REG_CHIPTOP_53_H       (REG_CHIPTOP_BASE + 0xA7)
#define  REG_CHIPTOP_54_L       (REG_CHIPTOP_BASE + 0xA8)
#define  REG_CHIPTOP_54_H       (REG_CHIPTOP_BASE + 0xA9)
#define  REG_CHIPTOP_55_L       (REG_CHIPTOP_BASE + 0xAA)
#define  REG_CHIPTOP_55_H       (REG_CHIPTOP_BASE + 0xAB)
#define  REG_CHIPTOP_56_L       (REG_CHIPTOP_BASE + 0xAC)
#define  REG_CHIPTOP_56_H       (REG_CHIPTOP_BASE + 0xAD)
#define  REG_CHIPTOP_57_L       (REG_CHIPTOP_BASE + 0xAE)
#define  REG_CHIPTOP_57_H       (REG_CHIPTOP_BASE + 0xAF)
#define  REG_CHIPTOP_58_L       (REG_CHIPTOP_BASE + 0xB0)
#define  REG_CHIPTOP_58_H       (REG_CHIPTOP_BASE + 0xB1)
#define  REG_CHIPTOP_59_L       (REG_CHIPTOP_BASE + 0xB2)
#define  REG_CHIPTOP_59_H       (REG_CHIPTOP_BASE + 0xB3)
#define  REG_CHIPTOP_5A_L       (REG_CHIPTOP_BASE + 0xB4)
#define  REG_CHIPTOP_5A_H       (REG_CHIPTOP_BASE + 0xB5)
#define  REG_CHIPTOP_5B_L       (REG_CHIPTOP_BASE + 0xB6)
#define  REG_CHIPTOP_5B_H       (REG_CHIPTOP_BASE + 0xB7)
#define  REG_CHIPTOP_5C_L       (REG_CHIPTOP_BASE + 0xB8)
#define  REG_CHIPTOP_5C_H       (REG_CHIPTOP_BASE + 0xB9)
#define  REG_CHIPTOP_5D_L       (REG_CHIPTOP_BASE + 0xBA)
#define  REG_CHIPTOP_5D_H       (REG_CHIPTOP_BASE + 0xBB)
#define  REG_CHIPTOP_5E_L       (REG_CHIPTOP_BASE + 0xBC)
#define  REG_CHIPTOP_5E_H       (REG_CHIPTOP_BASE + 0xBD)
#define  REG_CHIPTOP_5F_L       (REG_CHIPTOP_BASE + 0xBE)
#define  REG_CHIPTOP_5F_H       (REG_CHIPTOP_BASE + 0xBF)
#define  REG_CHIPTOP_60_L       (REG_CHIPTOP_BASE + 0xC0)
#define  REG_CHIPTOP_60_H       (REG_CHIPTOP_BASE + 0xC1)
#define  REG_CHIPTOP_61_L       (REG_CHIPTOP_BASE + 0xC2)
#define  REG_CHIPTOP_61_H       (REG_CHIPTOP_BASE + 0xC3)
#define  REG_CHIPTOP_62_L       (REG_CHIPTOP_BASE + 0xC4)
#define  REG_CHIPTOP_62_H       (REG_CHIPTOP_BASE + 0xC5)
#define  REG_CHIPTOP_63_L       (REG_CHIPTOP_BASE + 0xC6)
#define  REG_CHIPTOP_63_H       (REG_CHIPTOP_BASE + 0xC7)
#define  REG_CHIPTOP_64_L       (REG_CHIPTOP_BASE + 0xC8)
#define  REG_CHIPTOP_64_H       (REG_CHIPTOP_BASE + 0xC9)
#define  REG_CHIPTOP_65_L       (REG_CHIPTOP_BASE + 0xCA)
#define  REG_CHIPTOP_65_H       (REG_CHIPTOP_BASE + 0xCB)
#define  REG_CHIPTOP_66_L       (REG_CHIPTOP_BASE + 0xCC)
#define  REG_CHIPTOP_66_H       (REG_CHIPTOP_BASE + 0xCD)
#define  REG_CHIPTOP_67_L       (REG_CHIPTOP_BASE + 0xCE)
#define  REG_CHIPTOP_67_H       (REG_CHIPTOP_BASE + 0xCF)
#define  REG_CHIPTOP_68_L       (REG_CHIPTOP_BASE + 0xD0)
#define  REG_CHIPTOP_68_H       (REG_CHIPTOP_BASE + 0xD1)
#define  REG_CHIPTOP_69_L       (REG_CHIPTOP_BASE + 0xD2)
#define  REG_CHIPTOP_69_H       (REG_CHIPTOP_BASE + 0xD3)
#define  REG_CHIPTOP_6A_L       (REG_CHIPTOP_BASE + 0xD4)
#define  REG_CHIPTOP_6A_H       (REG_CHIPTOP_BASE + 0xD5)
#define  REG_CHIPTOP_6B_L       (REG_CHIPTOP_BASE + 0xD6)
#define  REG_CHIPTOP_6B_H       (REG_CHIPTOP_BASE + 0xD7)
#define  REG_CHIPTOP_6C_L       (REG_CHIPTOP_BASE + 0xD8)
#define  REG_CHIPTOP_6C_H       (REG_CHIPTOP_BASE + 0xD9)
#define  REG_CHIPTOP_6D_L       (REG_CHIPTOP_BASE + 0xDA)
#define  REG_CHIPTOP_6D_H       (REG_CHIPTOP_BASE + 0xDB)
#define  REG_CHIPTOP_6E_L       (REG_CHIPTOP_BASE + 0xDC)
#define  REG_CHIPTOP_6E_H       (REG_CHIPTOP_BASE + 0xDD)
#define  REG_CHIPTOP_6F_L       (REG_CHIPTOP_BASE + 0xDE)
#define  REG_CHIPTOP_6F_H       (REG_CHIPTOP_BASE + 0xDF)
#define  REG_CHIPTOP_70_L       (REG_CHIPTOP_BASE + 0xE0)
#define  REG_CHIPTOP_70_H       (REG_CHIPTOP_BASE + 0xE1)
#define  REG_CHIPTOP_71_L       (REG_CHIPTOP_BASE + 0xE2)
#define  REG_CHIPTOP_71_H       (REG_CHIPTOP_BASE + 0xE3)
#define  REG_CHIPTOP_72_L       (REG_CHIPTOP_BASE + 0xE4)
#define  REG_CHIPTOP_72_H       (REG_CHIPTOP_BASE + 0xE5)
#define  REG_CHIPTOP_73_L       (REG_CHIPTOP_BASE + 0xE6)
#define  REG_CHIPTOP_73_H       (REG_CHIPTOP_BASE + 0xE7)
#define  REG_CHIPTOP_74_L       (REG_CHIPTOP_BASE + 0xE8)
#define  REG_CHIPTOP_74_H       (REG_CHIPTOP_BASE + 0xE9)
#define  REG_CHIPTOP_75_L       (REG_CHIPTOP_BASE + 0xEA)
#define  REG_CHIPTOP_75_H       (REG_CHIPTOP_BASE + 0xEB)
#define  REG_CHIPTOP_76_L       (REG_CHIPTOP_BASE + 0xEC)
#define  REG_CHIPTOP_76_H       (REG_CHIPTOP_BASE + 0xED)
#define  REG_CHIPTOP_77_L       (REG_CHIPTOP_BASE + 0xEE)
#define  REG_CHIPTOP_77_H       (REG_CHIPTOP_BASE + 0xEF)
#define  REG_CHIPTOP_78_L       (REG_CHIPTOP_BASE + 0xF0)
#define  REG_CHIPTOP_78_H       (REG_CHIPTOP_BASE + 0xF1)
#define  REG_CHIPTOP_79_L       (REG_CHIPTOP_BASE + 0xF2)
#define  REG_CHIPTOP_79_H       (REG_CHIPTOP_BASE + 0xF3)
#define  REG_CHIPTOP_7A_L       (REG_CHIPTOP_BASE + 0xF4)
#define  REG_CHIPTOP_7A_H       (REG_CHIPTOP_BASE + 0xF5)
#define  REG_CHIPTOP_7B_L       (REG_CHIPTOP_BASE + 0xF6)
#define  REG_CHIPTOP_7B_H       (REG_CHIPTOP_BASE + 0xF7)
#define  REG_CHIPTOP_7C_L       (REG_CHIPTOP_BASE + 0xF8)
#define  REG_CHIPTOP_7C_H       (REG_CHIPTOP_BASE + 0xF9)
#define  REG_CHIPTOP_7D_L       (REG_CHIPTOP_BASE + 0xFA)
#define  REG_CHIPTOP_7D_H       (REG_CHIPTOP_BASE + 0xFB)
#define  REG_CHIPTOP_7E_L       (REG_CHIPTOP_BASE + 0xFC)
#define  REG_CHIPTOP_7E_H       (REG_CHIPTOP_BASE + 0xFD)
#define  REG_CHIPTOP_7F_L       (REG_CHIPTOP_BASE + 0xFE)
#define  REG_CHIPTOP_7F_H       (REG_CHIPTOP_BASE + 0xFF)

#define  REG_SC_TOP_00_L       (REG_SC_TOP_BASE + 0x00)
#define  REG_SC_TOP_00_H       (REG_SC_TOP_BASE + 0x01)
#define  REG_SC_TOP_01_L       (REG_SC_TOP_BASE + 0x02)
#define  REG_SC_TOP_01_H       (REG_SC_TOP_BASE + 0x03)
#define  REG_SC_TOP_02_L       (REG_SC_TOP_BASE + 0x04)
#define  REG_SC_TOP_02_H       (REG_SC_TOP_BASE + 0x05)
#define  REG_SC_TOP_03_L       (REG_SC_TOP_BASE + 0x06)
#define  REG_SC_TOP_03_H       (REG_SC_TOP_BASE + 0x07)
#define  REG_SC_TOP_04_L       (REG_SC_TOP_BASE + 0x08)
#define  REG_SC_TOP_04_H       (REG_SC_TOP_BASE + 0x09)
#define  REG_SC_TOP_05_L       (REG_SC_TOP_BASE + 0x0A)
#define  REG_SC_TOP_05_H       (REG_SC_TOP_BASE + 0x0B)
#define  REG_SC_TOP_06_L       (REG_SC_TOP_BASE + 0x0C)
#define  REG_SC_TOP_06_H       (REG_SC_TOP_BASE + 0x0D)
#define  REG_SC_TOP_07_L       (REG_SC_TOP_BASE + 0x0E)
#define  REG_SC_TOP_07_H       (REG_SC_TOP_BASE + 0x0F)
#define  REG_SC_TOP_08_L       (REG_SC_TOP_BASE + 0x10)
#define  REG_SC_TOP_08_H       (REG_SC_TOP_BASE + 0x11)
#define  REG_SC_TOP_09_L       (REG_SC_TOP_BASE + 0x12)
#define  REG_SC_TOP_09_H       (REG_SC_TOP_BASE + 0x13)
#define  REG_SC_TOP_0A_L       (REG_SC_TOP_BASE + 0x14)
#define  REG_SC_TOP_0A_H       (REG_SC_TOP_BASE + 0x15)
#define  REG_SC_TOP_0B_L       (REG_SC_TOP_BASE + 0x16)
#define  REG_SC_TOP_0B_H       (REG_SC_TOP_BASE + 0x17)
#define  REG_SC_TOP_0C_L       (REG_SC_TOP_BASE + 0x18)
#define  REG_SC_TOP_0C_H       (REG_SC_TOP_BASE + 0x19)
#define  REG_SC_TOP_0D_L       (REG_SC_TOP_BASE + 0x1A)
#define  REG_SC_TOP_0D_H       (REG_SC_TOP_BASE + 0x1B)
#define  REG_SC_TOP_0E_L       (REG_SC_TOP_BASE + 0x1C)
#define  REG_SC_TOP_0E_H       (REG_SC_TOP_BASE + 0x1D)
#define  REG_SC_TOP_0F_L       (REG_SC_TOP_BASE + 0x1E)
#define  REG_SC_TOP_0F_H       (REG_SC_TOP_BASE + 0x1F)
#define  REG_SC_TOP_10_L       (REG_SC_TOP_BASE + 0x20)
#define  REG_SC_TOP_10_H       (REG_SC_TOP_BASE + 0x21)
#define  REG_SC_TOP_11_L       (REG_SC_TOP_BASE + 0x22)
#define  REG_SC_TOP_11_H       (REG_SC_TOP_BASE + 0x23)
#define  REG_SC_TOP_12_L       (REG_SC_TOP_BASE + 0x24)
#define  REG_SC_TOP_12_H       (REG_SC_TOP_BASE + 0x25)
#define  REG_SC_TOP_13_L       (REG_SC_TOP_BASE + 0x26)
#define  REG_SC_TOP_13_H       (REG_SC_TOP_BASE + 0x27)
#define  REG_SC_TOP_14_L       (REG_SC_TOP_BASE + 0x28)
#define  REG_SC_TOP_14_H       (REG_SC_TOP_BASE + 0x29)
#define  REG_SC_TOP_15_L       (REG_SC_TOP_BASE + 0x2A)
#define  REG_SC_TOP_15_H       (REG_SC_TOP_BASE + 0x2B)
#define  REG_SC_TOP_16_L       (REG_SC_TOP_BASE + 0x2C)
#define  REG_SC_TOP_16_H       (REG_SC_TOP_BASE + 0x2D)
#define  REG_SC_TOP_17_L       (REG_SC_TOP_BASE + 0x2E)
#define  REG_SC_TOP_17_H       (REG_SC_TOP_BASE + 0x2F)
#define  REG_SC_TOP_18_L       (REG_SC_TOP_BASE + 0x30)
#define  REG_SC_TOP_18_H       (REG_SC_TOP_BASE + 0x31)
#define  REG_SC_TOP_19_L       (REG_SC_TOP_BASE + 0x32)
#define  REG_SC_TOP_19_H       (REG_SC_TOP_BASE + 0x33)
#define  REG_SC_TOP_1A_L       (REG_SC_TOP_BASE + 0x34)
#define  REG_SC_TOP_1A_H       (REG_SC_TOP_BASE + 0x35)
#define  REG_SC_TOP_1B_L       (REG_SC_TOP_BASE + 0x36)
#define  REG_SC_TOP_1B_H       (REG_SC_TOP_BASE + 0x37)
#define  REG_SC_TOP_1C_L       (REG_SC_TOP_BASE + 0x38)
#define  REG_SC_TOP_1C_H       (REG_SC_TOP_BASE + 0x39)
#define  REG_SC_TOP_1D_L       (REG_SC_TOP_BASE + 0x3A)
#define  REG_SC_TOP_1D_H       (REG_SC_TOP_BASE + 0x3B)
#define  REG_SC_TOP_1E_L       (REG_SC_TOP_BASE + 0x3C)
#define  REG_SC_TOP_1E_H       (REG_SC_TOP_BASE + 0x3D)
#define  REG_SC_TOP_1F_L       (REG_SC_TOP_BASE + 0x3E)
#define  REG_SC_TOP_1F_H       (REG_SC_TOP_BASE + 0x3F)
#define  REG_SC_TOP_20_L       (REG_SC_TOP_BASE + 0x40)
#define  REG_SC_TOP_20_H       (REG_SC_TOP_BASE + 0x41)
#define  REG_SC_TOP_21_L       (REG_SC_TOP_BASE + 0x42)
#define  REG_SC_TOP_21_H       (REG_SC_TOP_BASE + 0x43)
#define  REG_SC_TOP_22_L       (REG_SC_TOP_BASE + 0x44)
#define  REG_SC_TOP_22_H       (REG_SC_TOP_BASE + 0x45)
#define  REG_SC_TOP_23_L       (REG_SC_TOP_BASE + 0x46)
#define  REG_SC_TOP_23_H       (REG_SC_TOP_BASE + 0x47)
#define  REG_SC_TOP_24_L       (REG_SC_TOP_BASE + 0x48)
#define  REG_SC_TOP_24_H       (REG_SC_TOP_BASE + 0x49)
#define  REG_SC_TOP_25_L       (REG_SC_TOP_BASE + 0x4A)
#define  REG_SC_TOP_25_H       (REG_SC_TOP_BASE + 0x4B)
#define  REG_SC_TOP_26_L       (REG_SC_TOP_BASE + 0x4C)
#define  REG_SC_TOP_26_H       (REG_SC_TOP_BASE + 0x4D)
#define  REG_SC_TOP_27_L       (REG_SC_TOP_BASE + 0x4E)
#define  REG_SC_TOP_27_H       (REG_SC_TOP_BASE + 0x4F)
#define  REG_SC_TOP_28_L       (REG_SC_TOP_BASE + 0x50)
#define  REG_SC_TOP_28_H       (REG_SC_TOP_BASE + 0x51)
#define  REG_SC_TOP_29_L       (REG_SC_TOP_BASE + 0x52)
#define  REG_SC_TOP_29_H       (REG_SC_TOP_BASE + 0x53)
#define  REG_SC_TOP_2A_L       (REG_SC_TOP_BASE + 0x54)
#define  REG_SC_TOP_2A_H       (REG_SC_TOP_BASE + 0x55)
#define  REG_SC_TOP_2B_L       (REG_SC_TOP_BASE + 0x56)
#define  REG_SC_TOP_2B_H       (REG_SC_TOP_BASE + 0x57)
#define  REG_SC_TOP_2C_L       (REG_SC_TOP_BASE + 0x58)
#define  REG_SC_TOP_2C_H       (REG_SC_TOP_BASE + 0x59)
#define  REG_SC_TOP_2D_L       (REG_SC_TOP_BASE + 0x5A)
#define  REG_SC_TOP_2D_H       (REG_SC_TOP_BASE + 0x5B)
#define  REG_SC_TOP_2E_L       (REG_SC_TOP_BASE + 0x5C)
#define  REG_SC_TOP_2E_H       (REG_SC_TOP_BASE + 0x5D)
#define  REG_SC_TOP_2F_L       (REG_SC_TOP_BASE + 0x5E)
#define  REG_SC_TOP_2F_H       (REG_SC_TOP_BASE + 0x5F)
#define  REG_SC_TOP_30_L       (REG_SC_TOP_BASE + 0x60)
#define  REG_SC_TOP_30_H       (REG_SC_TOP_BASE + 0x61)
#define  REG_SC_TOP_31_L       (REG_SC_TOP_BASE + 0x62)
#define  REG_SC_TOP_31_H       (REG_SC_TOP_BASE + 0x63)
#define  REG_SC_TOP_32_L       (REG_SC_TOP_BASE + 0x64)
#define  REG_SC_TOP_32_H       (REG_SC_TOP_BASE + 0x65)
#define  REG_SC_TOP_33_L       (REG_SC_TOP_BASE + 0x66)
#define  REG_SC_TOP_33_H       (REG_SC_TOP_BASE + 0x67)
#define  REG_SC_TOP_34_L       (REG_SC_TOP_BASE + 0x68)
#define  REG_SC_TOP_34_H       (REG_SC_TOP_BASE + 0x69)
#define  REG_SC_TOP_35_L       (REG_SC_TOP_BASE + 0x6A)
#define  REG_SC_TOP_35_H       (REG_SC_TOP_BASE + 0x6B)
#define  REG_SC_TOP_36_L       (REG_SC_TOP_BASE + 0x6C)
#define  REG_SC_TOP_36_H       (REG_SC_TOP_BASE + 0x6D)
#define  REG_SC_TOP_37_L       (REG_SC_TOP_BASE + 0x6E)
#define  REG_SC_TOP_37_H       (REG_SC_TOP_BASE + 0x6F)
#define  REG_SC_TOP_38_L       (REG_SC_TOP_BASE + 0x70)
#define  REG_SC_TOP_38_H       (REG_SC_TOP_BASE + 0x71)
#define  REG_SC_TOP_39_L       (REG_SC_TOP_BASE + 0x72)
#define  REG_SC_TOP_39_H       (REG_SC_TOP_BASE + 0x73)
#define  REG_SC_TOP_3A_L       (REG_SC_TOP_BASE + 0x74)
#define  REG_SC_TOP_3A_H       (REG_SC_TOP_BASE + 0x75)
#define  REG_SC_TOP_3B_L       (REG_SC_TOP_BASE + 0x76)
#define  REG_SC_TOP_3B_H       (REG_SC_TOP_BASE + 0x77)
#define  REG_SC_TOP_3C_L       (REG_SC_TOP_BASE + 0x78)
#define  REG_SC_TOP_3C_H       (REG_SC_TOP_BASE + 0x79)
#define  REG_SC_TOP_3D_L       (REG_SC_TOP_BASE + 0x7A)
#define  REG_SC_TOP_3D_H       (REG_SC_TOP_BASE + 0x7B)
#define  REG_SC_TOP_3E_L       (REG_SC_TOP_BASE + 0x7C)
#define  REG_SC_TOP_3E_H       (REG_SC_TOP_BASE + 0x7D)
#define  REG_SC_TOP_3F_L       (REG_SC_TOP_BASE + 0x7E)
#define  REG_SC_TOP_3F_H       (REG_SC_TOP_BASE + 0x7F)
#define  REG_SC_TOP_40_L       (REG_SC_TOP_BASE + 0x80)
#define  REG_SC_TOP_40_H       (REG_SC_TOP_BASE + 0x81)
#define  REG_SC_TOP_41_L       (REG_SC_TOP_BASE + 0x82)
#define  REG_SC_TOP_41_H       (REG_SC_TOP_BASE + 0x83)
#define  REG_SC_TOP_42_L       (REG_SC_TOP_BASE + 0x84)
#define  REG_SC_TOP_42_H       (REG_SC_TOP_BASE + 0x85)
#define  REG_SC_TOP_43_L       (REG_SC_TOP_BASE + 0x86)
#define  REG_SC_TOP_43_H       (REG_SC_TOP_BASE + 0x87)
#define  REG_SC_TOP_44_L       (REG_SC_TOP_BASE + 0x88)
#define  REG_SC_TOP_44_H       (REG_SC_TOP_BASE + 0x89)
#define  REG_SC_TOP_45_L       (REG_SC_TOP_BASE + 0x8A)
#define  REG_SC_TOP_45_H       (REG_SC_TOP_BASE + 0x8B)
#define  REG_SC_TOP_46_L       (REG_SC_TOP_BASE + 0x8C)
#define  REG_SC_TOP_46_H       (REG_SC_TOP_BASE + 0x8D)
#define  REG_SC_TOP_47_L       (REG_SC_TOP_BASE + 0x8E)
#define  REG_SC_TOP_47_H       (REG_SC_TOP_BASE + 0x8F)
#define  REG_SC_TOP_48_L       (REG_SC_TOP_BASE + 0x90)
#define  REG_SC_TOP_48_H       (REG_SC_TOP_BASE + 0x91)
#define  REG_SC_TOP_49_L       (REG_SC_TOP_BASE + 0x92)
#define  REG_SC_TOP_49_H       (REG_SC_TOP_BASE + 0x93)
#define  REG_SC_TOP_4A_L       (REG_SC_TOP_BASE + 0x94)
#define  REG_SC_TOP_4A_H       (REG_SC_TOP_BASE + 0x95)
#define  REG_SC_TOP_4B_L       (REG_SC_TOP_BASE + 0x96)
#define  REG_SC_TOP_4B_H       (REG_SC_TOP_BASE + 0x97)
#define  REG_SC_TOP_4C_L       (REG_SC_TOP_BASE + 0x98)
#define  REG_SC_TOP_4C_H       (REG_SC_TOP_BASE + 0x99)
#define  REG_SC_TOP_4D_L       (REG_SC_TOP_BASE + 0x9A)
#define  REG_SC_TOP_4D_H       (REG_SC_TOP_BASE + 0x9B)
#define  REG_SC_TOP_4E_L       (REG_SC_TOP_BASE + 0x9C)
#define  REG_SC_TOP_4E_H       (REG_SC_TOP_BASE + 0x9D)
#define  REG_SC_TOP_4F_L       (REG_SC_TOP_BASE + 0x9E)
#define  REG_SC_TOP_4F_H       (REG_SC_TOP_BASE + 0x9F)
#define  REG_SC_TOP_50_L       (REG_SC_TOP_BASE + 0xA0)
#define  REG_SC_TOP_50_H       (REG_SC_TOP_BASE + 0xA1)
#define  REG_SC_TOP_51_L       (REG_SC_TOP_BASE + 0xA2)
#define  REG_SC_TOP_51_H       (REG_SC_TOP_BASE + 0xA3)
#define  REG_SC_TOP_52_L       (REG_SC_TOP_BASE + 0xA4)
#define  REG_SC_TOP_52_H       (REG_SC_TOP_BASE + 0xA5)
#define  REG_SC_TOP_53_L       (REG_SC_TOP_BASE + 0xA6)
#define  REG_SC_TOP_53_H       (REG_SC_TOP_BASE + 0xA7)
#define  REG_SC_TOP_54_L       (REG_SC_TOP_BASE + 0xA8)
#define  REG_SC_TOP_54_H       (REG_SC_TOP_BASE + 0xA9)
#define  REG_SC_TOP_55_L       (REG_SC_TOP_BASE + 0xAA)
#define  REG_SC_TOP_55_H       (REG_SC_TOP_BASE + 0xAB)
#define  REG_SC_TOP_56_L       (REG_SC_TOP_BASE + 0xAC)
#define  REG_SC_TOP_56_H       (REG_SC_TOP_BASE + 0xAD)
#define  REG_SC_TOP_57_L       (REG_SC_TOP_BASE + 0xAE)
#define  REG_SC_TOP_57_H       (REG_SC_TOP_BASE + 0xAF)
#define  REG_SC_TOP_58_L       (REG_SC_TOP_BASE + 0xB0)
#define  REG_SC_TOP_58_H       (REG_SC_TOP_BASE + 0xB1)
#define  REG_SC_TOP_59_L       (REG_SC_TOP_BASE + 0xB2)
#define  REG_SC_TOP_59_H       (REG_SC_TOP_BASE + 0xB3)
#define  REG_SC_TOP_5A_L       (REG_SC_TOP_BASE + 0xB4)
#define  REG_SC_TOP_5A_H       (REG_SC_TOP_BASE + 0xB5)
#define  REG_SC_TOP_5B_L       (REG_SC_TOP_BASE + 0xB6)
#define  REG_SC_TOP_5B_H       (REG_SC_TOP_BASE + 0xB7)
#define  REG_SC_TOP_5C_L       (REG_SC_TOP_BASE + 0xB8)
#define  REG_SC_TOP_5C_H       (REG_SC_TOP_BASE + 0xB9)
#define  REG_SC_TOP_5D_L       (REG_SC_TOP_BASE + 0xBA)
#define  REG_SC_TOP_5D_H       (REG_SC_TOP_BASE + 0xBB)
#define  REG_SC_TOP_5E_L       (REG_SC_TOP_BASE + 0xBC)
#define  REG_SC_TOP_5E_H       (REG_SC_TOP_BASE + 0xBD)
#define  REG_SC_TOP_5F_L       (REG_SC_TOP_BASE + 0xBE)
#define  REG_SC_TOP_5F_H       (REG_SC_TOP_BASE + 0xBF)
#define  REG_SC_TOP_60_L       (REG_SC_TOP_BASE + 0xC0)
#define  REG_SC_TOP_60_H       (REG_SC_TOP_BASE + 0xC1)
#define  REG_SC_TOP_61_L       (REG_SC_TOP_BASE + 0xC2)
#define  REG_SC_TOP_61_H       (REG_SC_TOP_BASE + 0xC3)
#define  REG_SC_TOP_62_L       (REG_SC_TOP_BASE + 0xC4)
#define  REG_SC_TOP_62_H       (REG_SC_TOP_BASE + 0xC5)
#define  REG_SC_TOP_63_L       (REG_SC_TOP_BASE + 0xC6)
#define  REG_SC_TOP_63_H       (REG_SC_TOP_BASE + 0xC7)
#define  REG_SC_TOP_64_L       (REG_SC_TOP_BASE + 0xC8)
#define  REG_SC_TOP_64_H       (REG_SC_TOP_BASE + 0xC9)
#define  REG_SC_TOP_65_L       (REG_SC_TOP_BASE + 0xCA)
#define  REG_SC_TOP_65_H       (REG_SC_TOP_BASE + 0xCB)
#define  REG_SC_TOP_66_L       (REG_SC_TOP_BASE + 0xCC)
#define  REG_SC_TOP_66_H       (REG_SC_TOP_BASE + 0xCD)
#define  REG_SC_TOP_67_L       (REG_SC_TOP_BASE + 0xCE)
#define  REG_SC_TOP_67_H       (REG_SC_TOP_BASE + 0xCF)
#define  REG_SC_TOP_68_L       (REG_SC_TOP_BASE + 0xD0)
#define  REG_SC_TOP_68_H       (REG_SC_TOP_BASE + 0xD1)
#define  REG_SC_TOP_69_L       (REG_SC_TOP_BASE + 0xD2)
#define  REG_SC_TOP_69_H       (REG_SC_TOP_BASE + 0xD3)
#define  REG_SC_TOP_6A_L       (REG_SC_TOP_BASE + 0xD4)
#define  REG_SC_TOP_6A_H       (REG_SC_TOP_BASE + 0xD5)
#define  REG_SC_TOP_6B_L       (REG_SC_TOP_BASE + 0xD6)
#define  REG_SC_TOP_6B_H       (REG_SC_TOP_BASE + 0xD7)
#define  REG_SC_TOP_6C_L       (REG_SC_TOP_BASE + 0xD8)
#define  REG_SC_TOP_6C_H       (REG_SC_TOP_BASE + 0xD9)
#define  REG_SC_TOP_6D_L       (REG_SC_TOP_BASE + 0xDA)
#define  REG_SC_TOP_6D_H       (REG_SC_TOP_BASE + 0xDB)
#define  REG_SC_TOP_6E_L       (REG_SC_TOP_BASE + 0xDC)
#define  REG_SC_TOP_6E_H       (REG_SC_TOP_BASE + 0xDD)
#define  REG_SC_TOP_6F_L       (REG_SC_TOP_BASE + 0xDE)
#define  REG_SC_TOP_6F_H       (REG_SC_TOP_BASE + 0xDF)
#define  REG_SC_TOP_70_L       (REG_SC_TOP_BASE + 0xE0)
#define  REG_SC_TOP_70_H       (REG_SC_TOP_BASE + 0xE1)
#define  REG_SC_TOP_71_L       (REG_SC_TOP_BASE + 0xE2)
#define  REG_SC_TOP_71_H       (REG_SC_TOP_BASE + 0xE3)
#define  REG_SC_TOP_72_L       (REG_SC_TOP_BASE + 0xE4)
#define  REG_SC_TOP_72_H       (REG_SC_TOP_BASE + 0xE5)
#define  REG_SC_TOP_73_L       (REG_SC_TOP_BASE + 0xE6)
#define  REG_SC_TOP_73_H       (REG_SC_TOP_BASE + 0xE7)
#define  REG_SC_TOP_74_L       (REG_SC_TOP_BASE + 0xE8)
#define  REG_SC_TOP_74_H       (REG_SC_TOP_BASE + 0xE9)
#define  REG_SC_TOP_75_L       (REG_SC_TOP_BASE + 0xEA)
#define  REG_SC_TOP_75_H       (REG_SC_TOP_BASE + 0xEB)
#define  REG_SC_TOP_76_L       (REG_SC_TOP_BASE + 0xEC)
#define  REG_SC_TOP_76_H       (REG_SC_TOP_BASE + 0xED)
#define  REG_SC_TOP_77_L       (REG_SC_TOP_BASE + 0xEE)
#define  REG_SC_TOP_77_H       (REG_SC_TOP_BASE + 0xEF)
#define  REG_SC_TOP_78_L       (REG_SC_TOP_BASE + 0xF0)
#define  REG_SC_TOP_78_H       (REG_SC_TOP_BASE + 0xF1)
#define  REG_SC_TOP_79_L       (REG_SC_TOP_BASE + 0xF2)
#define  REG_SC_TOP_79_H       (REG_SC_TOP_BASE + 0xF3)
#define  REG_SC_TOP_7A_L       (REG_SC_TOP_BASE + 0xF4)
#define  REG_SC_TOP_7A_H       (REG_SC_TOP_BASE + 0xF5)
#define  REG_SC_TOP_7B_L       (REG_SC_TOP_BASE + 0xF6)
#define  REG_SC_TOP_7B_H       (REG_SC_TOP_BASE + 0xF7)
#define  REG_SC_TOP_7C_L       (REG_SC_TOP_BASE + 0xF8)
#define  REG_SC_TOP_7C_H       (REG_SC_TOP_BASE + 0xF9)
#define  REG_SC_TOP_7D_L       (REG_SC_TOP_BASE + 0xFA)
#define  REG_SC_TOP_7D_H       (REG_SC_TOP_BASE + 0xFB)
#define  REG_SC_TOP_7E_L       (REG_SC_TOP_BASE + 0xFC)
#define  REG_SC_TOP_7E_H       (REG_SC_TOP_BASE + 0xFD)
#define  REG_SC_TOP_7F_L       (REG_SC_TOP_BASE + 0xFE)
#define  REG_SC_TOP_7F_H       (REG_SC_TOP_BASE + 0xFF)

#define  REG_HDMI_TGEN_00_L       (REG_HDMI_TGEN_BASE + 0x00)
#define  REG_HDMI_TGEN_00_H       (REG_HDMI_TGEN_BASE + 0x01)
#define  REG_HDMI_TGEN_01_L       (REG_HDMI_TGEN_BASE + 0x02)
#define  REG_HDMI_TGEN_01_H       (REG_HDMI_TGEN_BASE + 0x03)
#define  REG_HDMI_TGEN_02_L       (REG_HDMI_TGEN_BASE + 0x04)
#define  REG_HDMI_TGEN_02_H       (REG_HDMI_TGEN_BASE + 0x05)
#define  REG_HDMI_TGEN_03_L       (REG_HDMI_TGEN_BASE + 0x06)
#define  REG_HDMI_TGEN_03_H       (REG_HDMI_TGEN_BASE + 0x07)
#define  REG_HDMI_TGEN_04_L       (REG_HDMI_TGEN_BASE + 0x08)
#define  REG_HDMI_TGEN_04_H       (REG_HDMI_TGEN_BASE + 0x09)
#define  REG_HDMI_TGEN_05_L       (REG_HDMI_TGEN_BASE + 0x0A)
#define  REG_HDMI_TGEN_05_H       (REG_HDMI_TGEN_BASE + 0x0B)
#define  REG_HDMI_TGEN_06_L       (REG_HDMI_TGEN_BASE + 0x0C)
#define  REG_HDMI_TGEN_06_H       (REG_HDMI_TGEN_BASE + 0x0D)
#define  REG_HDMI_TGEN_07_L       (REG_HDMI_TGEN_BASE + 0x0E)
#define  REG_HDMI_TGEN_07_H       (REG_HDMI_TGEN_BASE + 0x0F)
#define  REG_HDMI_TGEN_08_L       (REG_HDMI_TGEN_BASE + 0x10)
#define  REG_HDMI_TGEN_08_H       (REG_HDMI_TGEN_BASE + 0x11)
#define  REG_HDMI_TGEN_09_L       (REG_HDMI_TGEN_BASE + 0x12)
#define  REG_HDMI_TGEN_09_H       (REG_HDMI_TGEN_BASE + 0x13)
#define  REG_HDMI_TGEN_0A_L       (REG_HDMI_TGEN_BASE + 0x14)
#define  REG_HDMI_TGEN_0A_H       (REG_HDMI_TGEN_BASE + 0x15)
#define  REG_HDMI_TGEN_0B_L       (REG_HDMI_TGEN_BASE + 0x16)
#define  REG_HDMI_TGEN_0B_H       (REG_HDMI_TGEN_BASE + 0x17)
#define  REG_HDMI_TGEN_0C_L       (REG_HDMI_TGEN_BASE + 0x18)
#define  REG_HDMI_TGEN_0C_H       (REG_HDMI_TGEN_BASE + 0x19)
#define  REG_HDMI_TGEN_0D_L       (REG_HDMI_TGEN_BASE + 0x1A)
#define  REG_HDMI_TGEN_0D_H       (REG_HDMI_TGEN_BASE + 0x1B)
#define  REG_HDMI_TGEN_0E_L       (REG_HDMI_TGEN_BASE + 0x1C)
#define  REG_HDMI_TGEN_0E_H       (REG_HDMI_TGEN_BASE + 0x1D)
#define  REG_HDMI_TGEN_0F_L       (REG_HDMI_TGEN_BASE + 0x1E)
#define  REG_HDMI_TGEN_0F_H       (REG_HDMI_TGEN_BASE + 0x1F)
#define  REG_HDMI_TGEN_10_L       (REG_HDMI_TGEN_BASE + 0x20)
#define  REG_HDMI_TGEN_10_H       (REG_HDMI_TGEN_BASE + 0x21)
#define  REG_HDMI_TGEN_11_L       (REG_HDMI_TGEN_BASE + 0x22)
#define  REG_HDMI_TGEN_11_H       (REG_HDMI_TGEN_BASE + 0x23)
#define  REG_HDMI_TGEN_12_L       (REG_HDMI_TGEN_BASE + 0x24)
#define  REG_HDMI_TGEN_12_H       (REG_HDMI_TGEN_BASE + 0x25)
#define  REG_HDMI_TGEN_13_L       (REG_HDMI_TGEN_BASE + 0x26)
#define  REG_HDMI_TGEN_13_H       (REG_HDMI_TGEN_BASE + 0x27)
#define  REG_HDMI_TGEN_14_L       (REG_HDMI_TGEN_BASE + 0x28)
#define  REG_HDMI_TGEN_14_H       (REG_HDMI_TGEN_BASE + 0x29)
#define  REG_HDMI_TGEN_15_L       (REG_HDMI_TGEN_BASE + 0x2A)
#define  REG_HDMI_TGEN_15_H       (REG_HDMI_TGEN_BASE + 0x2B)
#define  REG_HDMI_TGEN_16_L       (REG_HDMI_TGEN_BASE + 0x2C)
#define  REG_HDMI_TGEN_16_H       (REG_HDMI_TGEN_BASE + 0x2D)
#define  REG_HDMI_TGEN_17_L       (REG_HDMI_TGEN_BASE + 0x2E)
#define  REG_HDMI_TGEN_17_H       (REG_HDMI_TGEN_BASE + 0x2F)
#define  REG_HDMI_TGEN_18_L       (REG_HDMI_TGEN_BASE + 0x30)
#define  REG_HDMI_TGEN_18_H       (REG_HDMI_TGEN_BASE + 0x31)
#define  REG_HDMI_TGEN_19_L       (REG_HDMI_TGEN_BASE + 0x32)
#define  REG_HDMI_TGEN_19_H       (REG_HDMI_TGEN_BASE + 0x33)
#define  REG_HDMI_TGEN_1A_L       (REG_HDMI_TGEN_BASE + 0x34)
#define  REG_HDMI_TGEN_1A_H       (REG_HDMI_TGEN_BASE + 0x35)
#define  REG_HDMI_TGEN_1B_L       (REG_HDMI_TGEN_BASE + 0x36)
#define  REG_HDMI_TGEN_1B_H       (REG_HDMI_TGEN_BASE + 0x37)
#define  REG_HDMI_TGEN_1C_L       (REG_HDMI_TGEN_BASE + 0x38)
#define  REG_HDMI_TGEN_1C_H       (REG_HDMI_TGEN_BASE + 0x39)
#define  REG_HDMI_TGEN_1D_L       (REG_HDMI_TGEN_BASE + 0x3A)
#define  REG_HDMI_TGEN_1D_H       (REG_HDMI_TGEN_BASE + 0x3B)
#define  REG_HDMI_TGEN_1E_L       (REG_HDMI_TGEN_BASE + 0x3C)
#define  REG_HDMI_TGEN_1E_H       (REG_HDMI_TGEN_BASE + 0x3D)
#define  REG_HDMI_TGEN_1F_L       (REG_HDMI_TGEN_BASE + 0x3E)
#define  REG_HDMI_TGEN_1F_H       (REG_HDMI_TGEN_BASE + 0x3F)
#define  REG_HDMI_TGEN_20_L       (REG_HDMI_TGEN_BASE + 0x40)
#define  REG_HDMI_TGEN_20_H       (REG_HDMI_TGEN_BASE + 0x41)
#define  REG_HDMI_TGEN_21_L       (REG_HDMI_TGEN_BASE + 0x42)
#define  REG_HDMI_TGEN_21_H       (REG_HDMI_TGEN_BASE + 0x43)
#define  REG_HDMI_TGEN_22_L       (REG_HDMI_TGEN_BASE + 0x44)
#define  REG_HDMI_TGEN_22_H       (REG_HDMI_TGEN_BASE + 0x45)
#define  REG_HDMI_TGEN_23_L       (REG_HDMI_TGEN_BASE + 0x46)
#define  REG_HDMI_TGEN_23_H       (REG_HDMI_TGEN_BASE + 0x47)
#define  REG_HDMI_TGEN_24_L       (REG_HDMI_TGEN_BASE + 0x48)
#define  REG_HDMI_TGEN_24_H       (REG_HDMI_TGEN_BASE + 0x49)
#define  REG_HDMI_TGEN_25_L       (REG_HDMI_TGEN_BASE + 0x4A)
#define  REG_HDMI_TGEN_25_H       (REG_HDMI_TGEN_BASE + 0x4B)
#define  REG_HDMI_TGEN_26_L       (REG_HDMI_TGEN_BASE + 0x4C)
#define  REG_HDMI_TGEN_26_H       (REG_HDMI_TGEN_BASE + 0x4D)
#define  REG_HDMI_TGEN_27_L       (REG_HDMI_TGEN_BASE + 0x4E)
#define  REG_HDMI_TGEN_27_H       (REG_HDMI_TGEN_BASE + 0x4F)
#define  REG_HDMI_TGEN_28_L       (REG_HDMI_TGEN_BASE + 0x50)
#define  REG_HDMI_TGEN_28_H       (REG_HDMI_TGEN_BASE + 0x51)
#define  REG_HDMI_TGEN_29_L       (REG_HDMI_TGEN_BASE + 0x52)
#define  REG_HDMI_TGEN_29_H       (REG_HDMI_TGEN_BASE + 0x53)
#define  REG_HDMI_TGEN_2A_L       (REG_HDMI_TGEN_BASE + 0x54)
#define  REG_HDMI_TGEN_2A_H       (REG_HDMI_TGEN_BASE + 0x55)
#define  REG_HDMI_TGEN_2B_L       (REG_HDMI_TGEN_BASE + 0x56)
#define  REG_HDMI_TGEN_2B_H       (REG_HDMI_TGEN_BASE + 0x57)
#define  REG_HDMI_TGEN_2C_L       (REG_HDMI_TGEN_BASE + 0x58)
#define  REG_HDMI_TGEN_2C_H       (REG_HDMI_TGEN_BASE + 0x59)
#define  REG_HDMI_TGEN_2D_L       (REG_HDMI_TGEN_BASE + 0x5A)
#define  REG_HDMI_TGEN_2D_H       (REG_HDMI_TGEN_BASE + 0x5B)
#define  REG_HDMI_TGEN_2E_L       (REG_HDMI_TGEN_BASE + 0x5C)
#define  REG_HDMI_TGEN_2E_H       (REG_HDMI_TGEN_BASE + 0x5D)
#define  REG_HDMI_TGEN_2F_L       (REG_HDMI_TGEN_BASE + 0x5E)
#define  REG_HDMI_TGEN_2F_H       (REG_HDMI_TGEN_BASE + 0x5F)
#define  REG_HDMI_TGEN_30_L       (REG_HDMI_TGEN_BASE + 0x60)
#define  REG_HDMI_TGEN_30_H       (REG_HDMI_TGEN_BASE + 0x61)
#define  REG_HDMI_TGEN_31_L       (REG_HDMI_TGEN_BASE + 0x62)
#define  REG_HDMI_TGEN_31_H       (REG_HDMI_TGEN_BASE + 0x63)
#define  REG_HDMI_TGEN_32_L       (REG_HDMI_TGEN_BASE + 0x64)
#define  REG_HDMI_TGEN_32_H       (REG_HDMI_TGEN_BASE + 0x65)
#define  REG_HDMI_TGEN_33_L       (REG_HDMI_TGEN_BASE + 0x66)
#define  REG_HDMI_TGEN_33_H       (REG_HDMI_TGEN_BASE + 0x67)
#define  REG_HDMI_TGEN_34_L       (REG_HDMI_TGEN_BASE + 0x68)
#define  REG_HDMI_TGEN_34_H       (REG_HDMI_TGEN_BASE + 0x69)
#define  REG_HDMI_TGEN_35_L       (REG_HDMI_TGEN_BASE + 0x6A)
#define  REG_HDMI_TGEN_35_H       (REG_HDMI_TGEN_BASE + 0x6B)
#define  REG_HDMI_TGEN_36_L       (REG_HDMI_TGEN_BASE + 0x6C)
#define  REG_HDMI_TGEN_36_H       (REG_HDMI_TGEN_BASE + 0x6D)
#define  REG_HDMI_TGEN_37_L       (REG_HDMI_TGEN_BASE + 0x6E)
#define  REG_HDMI_TGEN_37_H       (REG_HDMI_TGEN_BASE + 0x6F)
#define  REG_HDMI_TGEN_38_L       (REG_HDMI_TGEN_BASE + 0x70)
#define  REG_HDMI_TGEN_38_H       (REG_HDMI_TGEN_BASE + 0x71)
#define  REG_HDMI_TGEN_39_L       (REG_HDMI_TGEN_BASE + 0x72)
#define  REG_HDMI_TGEN_39_H       (REG_HDMI_TGEN_BASE + 0x73)
#define  REG_HDMI_TGEN_3A_L       (REG_HDMI_TGEN_BASE + 0x74)
#define  REG_HDMI_TGEN_3A_H       (REG_HDMI_TGEN_BASE + 0x75)
#define  REG_HDMI_TGEN_3B_L       (REG_HDMI_TGEN_BASE + 0x76)
#define  REG_HDMI_TGEN_3B_H       (REG_HDMI_TGEN_BASE + 0x77)
#define  REG_HDMI_TGEN_3C_L       (REG_HDMI_TGEN_BASE + 0x78)
#define  REG_HDMI_TGEN_3C_H       (REG_HDMI_TGEN_BASE + 0x79)
#define  REG_HDMI_TGEN_3D_L       (REG_HDMI_TGEN_BASE + 0x7A)
#define  REG_HDMI_TGEN_3D_H       (REG_HDMI_TGEN_BASE + 0x7B)
#define  REG_HDMI_TGEN_3E_L       (REG_HDMI_TGEN_BASE + 0x7C)
#define  REG_HDMI_TGEN_3E_H       (REG_HDMI_TGEN_BASE + 0x7D)
#define  REG_HDMI_TGEN_3F_L       (REG_HDMI_TGEN_BASE + 0x7E)
#define  REG_HDMI_TGEN_3F_H       (REG_HDMI_TGEN_BASE + 0x7F)
#define  REG_HDMI_TGEN_40_L       (REG_HDMI_TGEN_BASE + 0x80)
#define  REG_HDMI_TGEN_40_H       (REG_HDMI_TGEN_BASE + 0x81)
#define  REG_HDMI_TGEN_41_L       (REG_HDMI_TGEN_BASE + 0x82)
#define  REG_HDMI_TGEN_41_H       (REG_HDMI_TGEN_BASE + 0x83)
#define  REG_HDMI_TGEN_42_L       (REG_HDMI_TGEN_BASE + 0x84)
#define  REG_HDMI_TGEN_42_H       (REG_HDMI_TGEN_BASE + 0x85)
#define  REG_HDMI_TGEN_43_L       (REG_HDMI_TGEN_BASE + 0x86)
#define  REG_HDMI_TGEN_43_H       (REG_HDMI_TGEN_BASE + 0x87)
#define  REG_HDMI_TGEN_44_L       (REG_HDMI_TGEN_BASE + 0x88)
#define  REG_HDMI_TGEN_44_H       (REG_HDMI_TGEN_BASE + 0x89)
#define  REG_HDMI_TGEN_45_L       (REG_HDMI_TGEN_BASE + 0x8A)
#define  REG_HDMI_TGEN_45_H       (REG_HDMI_TGEN_BASE + 0x8B)
#define  REG_HDMI_TGEN_46_L       (REG_HDMI_TGEN_BASE + 0x8C)
#define  REG_HDMI_TGEN_46_H       (REG_HDMI_TGEN_BASE + 0x8D)
#define  REG_HDMI_TGEN_47_L       (REG_HDMI_TGEN_BASE + 0x8E)
#define  REG_HDMI_TGEN_47_H       (REG_HDMI_TGEN_BASE + 0x8F)
#define  REG_HDMI_TGEN_48_L       (REG_HDMI_TGEN_BASE + 0x90)
#define  REG_HDMI_TGEN_48_H       (REG_HDMI_TGEN_BASE + 0x91)
#define  REG_HDMI_TGEN_49_L       (REG_HDMI_TGEN_BASE + 0x92)
#define  REG_HDMI_TGEN_49_H       (REG_HDMI_TGEN_BASE + 0x93)
#define  REG_HDMI_TGEN_4A_L       (REG_HDMI_TGEN_BASE + 0x94)
#define  REG_HDMI_TGEN_4A_H       (REG_HDMI_TGEN_BASE + 0x95)
#define  REG_HDMI_TGEN_4B_L       (REG_HDMI_TGEN_BASE + 0x96)
#define  REG_HDMI_TGEN_4B_H       (REG_HDMI_TGEN_BASE + 0x97)
#define  REG_HDMI_TGEN_4C_L       (REG_HDMI_TGEN_BASE + 0x98)
#define  REG_HDMI_TGEN_4C_H       (REG_HDMI_TGEN_BASE + 0x99)
#define  REG_HDMI_TGEN_4D_L       (REG_HDMI_TGEN_BASE + 0x9A)
#define  REG_HDMI_TGEN_4D_H       (REG_HDMI_TGEN_BASE + 0x9B)
#define  REG_HDMI_TGEN_4E_L       (REG_HDMI_TGEN_BASE + 0x9C)
#define  REG_HDMI_TGEN_4E_H       (REG_HDMI_TGEN_BASE + 0x9D)
#define  REG_HDMI_TGEN_4F_L       (REG_HDMI_TGEN_BASE + 0x9E)
#define  REG_HDMI_TGEN_4F_H       (REG_HDMI_TGEN_BASE + 0x9F)
#define  REG_HDMI_TGEN_50_L       (REG_HDMI_TGEN_BASE + 0xA0)
#define  REG_HDMI_TGEN_50_H       (REG_HDMI_TGEN_BASE + 0xA1)
#define  REG_HDMI_TGEN_51_L       (REG_HDMI_TGEN_BASE + 0xA2)
#define  REG_HDMI_TGEN_51_H       (REG_HDMI_TGEN_BASE + 0xA3)
#define  REG_HDMI_TGEN_52_L       (REG_HDMI_TGEN_BASE + 0xA4)
#define  REG_HDMI_TGEN_52_H       (REG_HDMI_TGEN_BASE + 0xA5)
#define  REG_HDMI_TGEN_53_L       (REG_HDMI_TGEN_BASE + 0xA6)
#define  REG_HDMI_TGEN_53_H       (REG_HDMI_TGEN_BASE + 0xA7)
#define  REG_HDMI_TGEN_54_L       (REG_HDMI_TGEN_BASE + 0xA8)
#define  REG_HDMI_TGEN_54_H       (REG_HDMI_TGEN_BASE + 0xA9)
#define  REG_HDMI_TGEN_55_L       (REG_HDMI_TGEN_BASE + 0xAA)
#define  REG_HDMI_TGEN_55_H       (REG_HDMI_TGEN_BASE + 0xAB)
#define  REG_HDMI_TGEN_56_L       (REG_HDMI_TGEN_BASE + 0xAC)
#define  REG_HDMI_TGEN_56_H       (REG_HDMI_TGEN_BASE + 0xAD)
#define  REG_HDMI_TGEN_57_L       (REG_HDMI_TGEN_BASE + 0xAE)
#define  REG_HDMI_TGEN_57_H       (REG_HDMI_TGEN_BASE + 0xAF)
#define  REG_HDMI_TGEN_58_L       (REG_HDMI_TGEN_BASE + 0xB0)
#define  REG_HDMI_TGEN_58_H       (REG_HDMI_TGEN_BASE + 0xB1)
#define  REG_HDMI_TGEN_59_L       (REG_HDMI_TGEN_BASE + 0xB2)
#define  REG_HDMI_TGEN_59_H       (REG_HDMI_TGEN_BASE + 0xB3)
#define  REG_HDMI_TGEN_5A_L       (REG_HDMI_TGEN_BASE + 0xB4)
#define  REG_HDMI_TGEN_5A_H       (REG_HDMI_TGEN_BASE + 0xB5)
#define  REG_HDMI_TGEN_5B_L       (REG_HDMI_TGEN_BASE + 0xB6)
#define  REG_HDMI_TGEN_5B_H       (REG_HDMI_TGEN_BASE + 0xB7)
#define  REG_HDMI_TGEN_5C_L       (REG_HDMI_TGEN_BASE + 0xB8)
#define  REG_HDMI_TGEN_5C_H       (REG_HDMI_TGEN_BASE + 0xB9)
#define  REG_HDMI_TGEN_5D_L       (REG_HDMI_TGEN_BASE + 0xBA)
#define  REG_HDMI_TGEN_5D_H       (REG_HDMI_TGEN_BASE + 0xBB)
#define  REG_HDMI_TGEN_5E_L       (REG_HDMI_TGEN_BASE + 0xBC)
#define  REG_HDMI_TGEN_5E_H       (REG_HDMI_TGEN_BASE + 0xBD)
#define  REG_HDMI_TGEN_5F_L       (REG_HDMI_TGEN_BASE + 0xBE)
#define  REG_HDMI_TGEN_5F_H       (REG_HDMI_TGEN_BASE + 0xBF)
#define  REG_HDMI_TGEN_60_L       (REG_HDMI_TGEN_BASE + 0xC0)
#define  REG_HDMI_TGEN_60_H       (REG_HDMI_TGEN_BASE + 0xC1)
#define  REG_HDMI_TGEN_61_L       (REG_HDMI_TGEN_BASE + 0xC2)
#define  REG_HDMI_TGEN_61_H       (REG_HDMI_TGEN_BASE + 0xC3)
#define  REG_HDMI_TGEN_62_L       (REG_HDMI_TGEN_BASE + 0xC4)
#define  REG_HDMI_TGEN_62_H       (REG_HDMI_TGEN_BASE + 0xC5)
#define  REG_HDMI_TGEN_63_L       (REG_HDMI_TGEN_BASE + 0xC6)
#define  REG_HDMI_TGEN_63_H       (REG_HDMI_TGEN_BASE + 0xC7)
#define  REG_HDMI_TGEN_64_L       (REG_HDMI_TGEN_BASE + 0xC8)
#define  REG_HDMI_TGEN_64_H       (REG_HDMI_TGEN_BASE + 0xC9)
#define  REG_HDMI_TGEN_65_L       (REG_HDMI_TGEN_BASE + 0xCA)
#define  REG_HDMI_TGEN_65_H       (REG_HDMI_TGEN_BASE + 0xCB)
#define  REG_HDMI_TGEN_66_L       (REG_HDMI_TGEN_BASE + 0xCC)
#define  REG_HDMI_TGEN_66_H       (REG_HDMI_TGEN_BASE + 0xCD)
#define  REG_HDMI_TGEN_67_L       (REG_HDMI_TGEN_BASE + 0xCE)
#define  REG_HDMI_TGEN_67_H       (REG_HDMI_TGEN_BASE + 0xCF)
#define  REG_HDMI_TGEN_68_L       (REG_HDMI_TGEN_BASE + 0xD0)
#define  REG_HDMI_TGEN_68_H       (REG_HDMI_TGEN_BASE + 0xD1)
#define  REG_HDMI_TGEN_69_L       (REG_HDMI_TGEN_BASE + 0xD2)
#define  REG_HDMI_TGEN_69_H       (REG_HDMI_TGEN_BASE + 0xD3)
#define  REG_HDMI_TGEN_6A_L       (REG_HDMI_TGEN_BASE + 0xD4)
#define  REG_HDMI_TGEN_6A_H       (REG_HDMI_TGEN_BASE + 0xD5)
#define  REG_HDMI_TGEN_6B_L       (REG_HDMI_TGEN_BASE + 0xD6)
#define  REG_HDMI_TGEN_6B_H       (REG_HDMI_TGEN_BASE + 0xD7)
#define  REG_HDMI_TGEN_6C_L       (REG_HDMI_TGEN_BASE + 0xD8)
#define  REG_HDMI_TGEN_6C_H       (REG_HDMI_TGEN_BASE + 0xD9)
#define  REG_HDMI_TGEN_6D_L       (REG_HDMI_TGEN_BASE + 0xDA)
#define  REG_HDMI_TGEN_6D_H       (REG_HDMI_TGEN_BASE + 0xDB)
#define  REG_HDMI_TGEN_6E_L       (REG_HDMI_TGEN_BASE + 0xDC)
#define  REG_HDMI_TGEN_6E_H       (REG_HDMI_TGEN_BASE + 0xDD)
#define  REG_HDMI_TGEN_6F_L       (REG_HDMI_TGEN_BASE + 0xDE)
#define  REG_HDMI_TGEN_6F_H       (REG_HDMI_TGEN_BASE + 0xDF)
#define  REG_HDMI_TGEN_70_L       (REG_HDMI_TGEN_BASE + 0xE0)
#define  REG_HDMI_TGEN_70_H       (REG_HDMI_TGEN_BASE + 0xE1)
#define  REG_HDMI_TGEN_71_L       (REG_HDMI_TGEN_BASE + 0xE2)
#define  REG_HDMI_TGEN_71_H       (REG_HDMI_TGEN_BASE + 0xE3)
#define  REG_HDMI_TGEN_72_L       (REG_HDMI_TGEN_BASE + 0xE4)
#define  REG_HDMI_TGEN_72_H       (REG_HDMI_TGEN_BASE + 0xE5)
#define  REG_HDMI_TGEN_73_L       (REG_HDMI_TGEN_BASE + 0xE6)
#define  REG_HDMI_TGEN_73_H       (REG_HDMI_TGEN_BASE + 0xE7)
#define  REG_HDMI_TGEN_74_L       (REG_HDMI_TGEN_BASE + 0xE8)
#define  REG_HDMI_TGEN_74_H       (REG_HDMI_TGEN_BASE + 0xE9)
#define  REG_HDMI_TGEN_75_L       (REG_HDMI_TGEN_BASE + 0xEA)
#define  REG_HDMI_TGEN_75_H       (REG_HDMI_TGEN_BASE + 0xEB)
#define  REG_HDMI_TGEN_76_L       (REG_HDMI_TGEN_BASE + 0xEC)
#define  REG_HDMI_TGEN_76_H       (REG_HDMI_TGEN_BASE + 0xED)
#define  REG_HDMI_TGEN_77_L       (REG_HDMI_TGEN_BASE + 0xEE)
#define  REG_HDMI_TGEN_77_H       (REG_HDMI_TGEN_BASE + 0xEF)
#define  REG_HDMI_TGEN_78_L       (REG_HDMI_TGEN_BASE + 0xF0)
#define  REG_HDMI_TGEN_78_H       (REG_HDMI_TGEN_BASE + 0xF1)
#define  REG_HDMI_TGEN_79_L       (REG_HDMI_TGEN_BASE + 0xF2)
#define  REG_HDMI_TGEN_79_H       (REG_HDMI_TGEN_BASE + 0xF3)
#define  REG_HDMI_TGEN_7A_L       (REG_HDMI_TGEN_BASE + 0xF4)
#define  REG_HDMI_TGEN_7A_H       (REG_HDMI_TGEN_BASE + 0xF5)
#define  REG_HDMI_TGEN_7B_L       (REG_HDMI_TGEN_BASE + 0xF6)
#define  REG_HDMI_TGEN_7B_H       (REG_HDMI_TGEN_BASE + 0xF7)
#define  REG_HDMI_TGEN_7C_L       (REG_HDMI_TGEN_BASE + 0xF8)
#define  REG_HDMI_TGEN_7C_H       (REG_HDMI_TGEN_BASE + 0xF9)
#define  REG_HDMI_TGEN_7D_L       (REG_HDMI_TGEN_BASE + 0xFA)
#define  REG_HDMI_TGEN_7D_H       (REG_HDMI_TGEN_BASE + 0xFB)
#define  REG_HDMI_TGEN_7E_L       (REG_HDMI_TGEN_BASE + 0xFC)
#define  REG_HDMI_TGEN_7E_H       (REG_HDMI_TGEN_BASE + 0xFD)
#define  REG_HDMI_TGEN_7F_L       (REG_HDMI_TGEN_BASE + 0xFE)
#define  REG_HDMI_TGEN_7F_H       (REG_HDMI_TGEN_BASE + 0xFF)

#define  REG_VBY1_RX_A_00_L       (REG_VBY1_RX_A_BASE + 0x00)
#define  REG_VBY1_RX_A_00_H       (REG_VBY1_RX_A_BASE + 0x01)
#define  REG_VBY1_RX_A_01_L       (REG_VBY1_RX_A_BASE + 0x02)
#define  REG_VBY1_RX_A_01_H       (REG_VBY1_RX_A_BASE + 0x03)
#define  REG_VBY1_RX_A_02_L       (REG_VBY1_RX_A_BASE + 0x04)
#define  REG_VBY1_RX_A_02_H       (REG_VBY1_RX_A_BASE + 0x05)
#define  REG_VBY1_RX_A_03_L       (REG_VBY1_RX_A_BASE + 0x06)
#define  REG_VBY1_RX_A_03_H       (REG_VBY1_RX_A_BASE + 0x07)
#define  REG_VBY1_RX_A_04_L       (REG_VBY1_RX_A_BASE + 0x08)
#define  REG_VBY1_RX_A_04_H       (REG_VBY1_RX_A_BASE + 0x09)
#define  REG_VBY1_RX_A_05_L       (REG_VBY1_RX_A_BASE + 0x0A)
#define  REG_VBY1_RX_A_05_H       (REG_VBY1_RX_A_BASE + 0x0B)
#define  REG_VBY1_RX_A_06_L       (REG_VBY1_RX_A_BASE + 0x0C)
#define  REG_VBY1_RX_A_06_H       (REG_VBY1_RX_A_BASE + 0x0D)
#define  REG_VBY1_RX_A_07_L       (REG_VBY1_RX_A_BASE + 0x0E)
#define  REG_VBY1_RX_A_07_H       (REG_VBY1_RX_A_BASE + 0x0F)
#define  REG_VBY1_RX_A_08_L       (REG_VBY1_RX_A_BASE + 0x10)
#define  REG_VBY1_RX_A_08_H       (REG_VBY1_RX_A_BASE + 0x11)
#define  REG_VBY1_RX_A_09_L       (REG_VBY1_RX_A_BASE + 0x12)
#define  REG_VBY1_RX_A_09_H       (REG_VBY1_RX_A_BASE + 0x13)
#define  REG_VBY1_RX_A_0A_L       (REG_VBY1_RX_A_BASE + 0x14)
#define  REG_VBY1_RX_A_0A_H       (REG_VBY1_RX_A_BASE + 0x15)
#define  REG_VBY1_RX_A_0B_L       (REG_VBY1_RX_A_BASE + 0x16)
#define  REG_VBY1_RX_A_0B_H       (REG_VBY1_RX_A_BASE + 0x17)
#define  REG_VBY1_RX_A_0C_L       (REG_VBY1_RX_A_BASE + 0x18)
#define  REG_VBY1_RX_A_0C_H       (REG_VBY1_RX_A_BASE + 0x19)
#define  REG_VBY1_RX_A_0D_L       (REG_VBY1_RX_A_BASE + 0x1A)
#define  REG_VBY1_RX_A_0D_H       (REG_VBY1_RX_A_BASE + 0x1B)
#define  REG_VBY1_RX_A_0E_L       (REG_VBY1_RX_A_BASE + 0x1C)
#define  REG_VBY1_RX_A_0E_H       (REG_VBY1_RX_A_BASE + 0x1D)
#define  REG_VBY1_RX_A_0F_L       (REG_VBY1_RX_A_BASE + 0x1E)
#define  REG_VBY1_RX_A_0F_H       (REG_VBY1_RX_A_BASE + 0x1F)
#define  REG_VBY1_RX_A_10_L       (REG_VBY1_RX_A_BASE + 0x20)
#define  REG_VBY1_RX_A_10_H       (REG_VBY1_RX_A_BASE + 0x21)
#define  REG_VBY1_RX_A_11_L       (REG_VBY1_RX_A_BASE + 0x22)
#define  REG_VBY1_RX_A_11_H       (REG_VBY1_RX_A_BASE + 0x23)
#define  REG_VBY1_RX_A_12_L       (REG_VBY1_RX_A_BASE + 0x24)
#define  REG_VBY1_RX_A_12_H       (REG_VBY1_RX_A_BASE + 0x25)
#define  REG_VBY1_RX_A_13_L       (REG_VBY1_RX_A_BASE + 0x26)
#define  REG_VBY1_RX_A_13_H       (REG_VBY1_RX_A_BASE + 0x27)
#define  REG_VBY1_RX_A_14_L       (REG_VBY1_RX_A_BASE + 0x28)
#define  REG_VBY1_RX_A_14_H       (REG_VBY1_RX_A_BASE + 0x29)
#define  REG_VBY1_RX_A_15_L       (REG_VBY1_RX_A_BASE + 0x2A)
#define  REG_VBY1_RX_A_15_H       (REG_VBY1_RX_A_BASE + 0x2B)
#define  REG_VBY1_RX_A_16_L       (REG_VBY1_RX_A_BASE + 0x2C)
#define  REG_VBY1_RX_A_16_H       (REG_VBY1_RX_A_BASE + 0x2D)
#define  REG_VBY1_RX_A_17_L       (REG_VBY1_RX_A_BASE + 0x2E)
#define  REG_VBY1_RX_A_17_H       (REG_VBY1_RX_A_BASE + 0x2F)
#define  REG_VBY1_RX_A_18_L       (REG_VBY1_RX_A_BASE + 0x30)
#define  REG_VBY1_RX_A_18_H       (REG_VBY1_RX_A_BASE + 0x31)
#define  REG_VBY1_RX_A_19_L       (REG_VBY1_RX_A_BASE + 0x32)
#define  REG_VBY1_RX_A_19_H       (REG_VBY1_RX_A_BASE + 0x33)
#define  REG_VBY1_RX_A_1A_L       (REG_VBY1_RX_A_BASE + 0x34)
#define  REG_VBY1_RX_A_1A_H       (REG_VBY1_RX_A_BASE + 0x35)
#define  REG_VBY1_RX_A_1B_L       (REG_VBY1_RX_A_BASE + 0x36)
#define  REG_VBY1_RX_A_1B_H       (REG_VBY1_RX_A_BASE + 0x37)
#define  REG_VBY1_RX_A_1C_L       (REG_VBY1_RX_A_BASE + 0x38)
#define  REG_VBY1_RX_A_1C_H       (REG_VBY1_RX_A_BASE + 0x39)
#define  REG_VBY1_RX_A_1D_L       (REG_VBY1_RX_A_BASE + 0x3A)
#define  REG_VBY1_RX_A_1D_H       (REG_VBY1_RX_A_BASE + 0x3B)
#define  REG_VBY1_RX_A_1E_L       (REG_VBY1_RX_A_BASE + 0x3C)
#define  REG_VBY1_RX_A_1E_H       (REG_VBY1_RX_A_BASE + 0x3D)
#define  REG_VBY1_RX_A_1F_L       (REG_VBY1_RX_A_BASE + 0x3E)
#define  REG_VBY1_RX_A_1F_H       (REG_VBY1_RX_A_BASE + 0x3F)
#define  REG_VBY1_RX_A_20_L       (REG_VBY1_RX_A_BASE + 0x40)
#define  REG_VBY1_RX_A_20_H       (REG_VBY1_RX_A_BASE + 0x41)
#define  REG_VBY1_RX_A_21_L       (REG_VBY1_RX_A_BASE + 0x42)
#define  REG_VBY1_RX_A_21_H       (REG_VBY1_RX_A_BASE + 0x43)
#define  REG_VBY1_RX_A_22_L       (REG_VBY1_RX_A_BASE + 0x44)
#define  REG_VBY1_RX_A_22_H       (REG_VBY1_RX_A_BASE + 0x45)
#define  REG_VBY1_RX_A_23_L       (REG_VBY1_RX_A_BASE + 0x46)
#define  REG_VBY1_RX_A_23_H       (REG_VBY1_RX_A_BASE + 0x47)
#define  REG_VBY1_RX_A_24_L       (REG_VBY1_RX_A_BASE + 0x48)
#define  REG_VBY1_RX_A_24_H       (REG_VBY1_RX_A_BASE + 0x49)
#define  REG_VBY1_RX_A_25_L       (REG_VBY1_RX_A_BASE + 0x4A)
#define  REG_VBY1_RX_A_25_H       (REG_VBY1_RX_A_BASE + 0x4B)
#define  REG_VBY1_RX_A_26_L       (REG_VBY1_RX_A_BASE + 0x4C)
#define  REG_VBY1_RX_A_26_H       (REG_VBY1_RX_A_BASE + 0x4D)
#define  REG_VBY1_RX_A_27_L       (REG_VBY1_RX_A_BASE + 0x4E)
#define  REG_VBY1_RX_A_27_H       (REG_VBY1_RX_A_BASE + 0x4F)
#define  REG_VBY1_RX_A_28_L       (REG_VBY1_RX_A_BASE + 0x50)
#define  REG_VBY1_RX_A_28_H       (REG_VBY1_RX_A_BASE + 0x51)
#define  REG_VBY1_RX_A_29_L       (REG_VBY1_RX_A_BASE + 0x52)
#define  REG_VBY1_RX_A_29_H       (REG_VBY1_RX_A_BASE + 0x53)
#define  REG_VBY1_RX_A_2A_L       (REG_VBY1_RX_A_BASE + 0x54)
#define  REG_VBY1_RX_A_2A_H       (REG_VBY1_RX_A_BASE + 0x55)
#define  REG_VBY1_RX_A_2B_L       (REG_VBY1_RX_A_BASE + 0x56)
#define  REG_VBY1_RX_A_2B_H       (REG_VBY1_RX_A_BASE + 0x57)
#define  REG_VBY1_RX_A_2C_L       (REG_VBY1_RX_A_BASE + 0x58)
#define  REG_VBY1_RX_A_2C_H       (REG_VBY1_RX_A_BASE + 0x59)
#define  REG_VBY1_RX_A_2D_L       (REG_VBY1_RX_A_BASE + 0x5A)
#define  REG_VBY1_RX_A_2D_H       (REG_VBY1_RX_A_BASE + 0x5B)
#define  REG_VBY1_RX_A_2E_L       (REG_VBY1_RX_A_BASE + 0x5C)
#define  REG_VBY1_RX_A_2E_H       (REG_VBY1_RX_A_BASE + 0x5D)
#define  REG_VBY1_RX_A_2F_L       (REG_VBY1_RX_A_BASE + 0x5E)
#define  REG_VBY1_RX_A_2F_H       (REG_VBY1_RX_A_BASE + 0x5F)
#define  REG_VBY1_RX_A_30_L       (REG_VBY1_RX_A_BASE + 0x60)
#define  REG_VBY1_RX_A_30_H       (REG_VBY1_RX_A_BASE + 0x61)
#define  REG_VBY1_RX_A_31_L       (REG_VBY1_RX_A_BASE + 0x62)
#define  REG_VBY1_RX_A_31_H       (REG_VBY1_RX_A_BASE + 0x63)
#define  REG_VBY1_RX_A_32_L       (REG_VBY1_RX_A_BASE + 0x64)
#define  REG_VBY1_RX_A_32_H       (REG_VBY1_RX_A_BASE + 0x65)
#define  REG_VBY1_RX_A_33_L       (REG_VBY1_RX_A_BASE + 0x66)
#define  REG_VBY1_RX_A_33_H       (REG_VBY1_RX_A_BASE + 0x67)
#define  REG_VBY1_RX_A_34_L       (REG_VBY1_RX_A_BASE + 0x68)
#define  REG_VBY1_RX_A_34_H       (REG_VBY1_RX_A_BASE + 0x69)
#define  REG_VBY1_RX_A_35_L       (REG_VBY1_RX_A_BASE + 0x6A)
#define  REG_VBY1_RX_A_35_H       (REG_VBY1_RX_A_BASE + 0x6B)
#define  REG_VBY1_RX_A_36_L       (REG_VBY1_RX_A_BASE + 0x6C)
#define  REG_VBY1_RX_A_36_H       (REG_VBY1_RX_A_BASE + 0x6D)
#define  REG_VBY1_RX_A_37_L       (REG_VBY1_RX_A_BASE + 0x6E)
#define  REG_VBY1_RX_A_37_H       (REG_VBY1_RX_A_BASE + 0x6F)
#define  REG_VBY1_RX_A_38_L       (REG_VBY1_RX_A_BASE + 0x70)
#define  REG_VBY1_RX_A_38_H       (REG_VBY1_RX_A_BASE + 0x71)
#define  REG_VBY1_RX_A_39_L       (REG_VBY1_RX_A_BASE + 0x72)
#define  REG_VBY1_RX_A_39_H       (REG_VBY1_RX_A_BASE + 0x73)
#define  REG_VBY1_RX_A_3A_L       (REG_VBY1_RX_A_BASE + 0x74)
#define  REG_VBY1_RX_A_3A_H       (REG_VBY1_RX_A_BASE + 0x75)
#define  REG_VBY1_RX_A_3B_L       (REG_VBY1_RX_A_BASE + 0x76)
#define  REG_VBY1_RX_A_3B_H       (REG_VBY1_RX_A_BASE + 0x77)
#define  REG_VBY1_RX_A_3C_L       (REG_VBY1_RX_A_BASE + 0x78)
#define  REG_VBY1_RX_A_3C_H       (REG_VBY1_RX_A_BASE + 0x79)
#define  REG_VBY1_RX_A_3D_L       (REG_VBY1_RX_A_BASE + 0x7A)
#define  REG_VBY1_RX_A_3D_H       (REG_VBY1_RX_A_BASE + 0x7B)
#define  REG_VBY1_RX_A_3E_L       (REG_VBY1_RX_A_BASE + 0x7C)
#define  REG_VBY1_RX_A_3E_H       (REG_VBY1_RX_A_BASE + 0x7D)
#define  REG_VBY1_RX_A_3F_L       (REG_VBY1_RX_A_BASE + 0x7E)
#define  REG_VBY1_RX_A_3F_H       (REG_VBY1_RX_A_BASE + 0x7F)
#define  REG_VBY1_RX_A_40_L       (REG_VBY1_RX_A_BASE + 0x80)
#define  REG_VBY1_RX_A_40_H       (REG_VBY1_RX_A_BASE + 0x81)
#define  REG_VBY1_RX_A_41_L       (REG_VBY1_RX_A_BASE + 0x82)
#define  REG_VBY1_RX_A_41_H       (REG_VBY1_RX_A_BASE + 0x83)
#define  REG_VBY1_RX_A_42_L       (REG_VBY1_RX_A_BASE + 0x84)
#define  REG_VBY1_RX_A_42_H       (REG_VBY1_RX_A_BASE + 0x85)
#define  REG_VBY1_RX_A_43_L       (REG_VBY1_RX_A_BASE + 0x86)
#define  REG_VBY1_RX_A_43_H       (REG_VBY1_RX_A_BASE + 0x87)
#define  REG_VBY1_RX_A_44_L       (REG_VBY1_RX_A_BASE + 0x88)
#define  REG_VBY1_RX_A_44_H       (REG_VBY1_RX_A_BASE + 0x89)
#define  REG_VBY1_RX_A_45_L       (REG_VBY1_RX_A_BASE + 0x8A)
#define  REG_VBY1_RX_A_45_H       (REG_VBY1_RX_A_BASE + 0x8B)
#define  REG_VBY1_RX_A_46_L       (REG_VBY1_RX_A_BASE + 0x8C)
#define  REG_VBY1_RX_A_46_H       (REG_VBY1_RX_A_BASE + 0x8D)
#define  REG_VBY1_RX_A_47_L       (REG_VBY1_RX_A_BASE + 0x8E)
#define  REG_VBY1_RX_A_47_H       (REG_VBY1_RX_A_BASE + 0x8F)
#define  REG_VBY1_RX_A_48_L       (REG_VBY1_RX_A_BASE + 0x90)
#define  REG_VBY1_RX_A_48_H       (REG_VBY1_RX_A_BASE + 0x91)
#define  REG_VBY1_RX_A_49_L       (REG_VBY1_RX_A_BASE + 0x92)
#define  REG_VBY1_RX_A_49_H       (REG_VBY1_RX_A_BASE + 0x93)
#define  REG_VBY1_RX_A_4A_L       (REG_VBY1_RX_A_BASE + 0x94)
#define  REG_VBY1_RX_A_4A_H       (REG_VBY1_RX_A_BASE + 0x95)
#define  REG_VBY1_RX_A_4B_L       (REG_VBY1_RX_A_BASE + 0x96)
#define  REG_VBY1_RX_A_4B_H       (REG_VBY1_RX_A_BASE + 0x97)
#define  REG_VBY1_RX_A_4C_L       (REG_VBY1_RX_A_BASE + 0x98)
#define  REG_VBY1_RX_A_4C_H       (REG_VBY1_RX_A_BASE + 0x99)
#define  REG_VBY1_RX_A_4D_L       (REG_VBY1_RX_A_BASE + 0x9A)
#define  REG_VBY1_RX_A_4D_H       (REG_VBY1_RX_A_BASE + 0x9B)
#define  REG_VBY1_RX_A_4E_L       (REG_VBY1_RX_A_BASE + 0x9C)
#define  REG_VBY1_RX_A_4E_H       (REG_VBY1_RX_A_BASE + 0x9D)
#define  REG_VBY1_RX_A_4F_L       (REG_VBY1_RX_A_BASE + 0x9E)
#define  REG_VBY1_RX_A_4F_H       (REG_VBY1_RX_A_BASE + 0x9F)
#define  REG_VBY1_RX_A_50_L       (REG_VBY1_RX_A_BASE + 0xA0)
#define  REG_VBY1_RX_A_50_H       (REG_VBY1_RX_A_BASE + 0xA1)
#define  REG_VBY1_RX_A_51_L       (REG_VBY1_RX_A_BASE + 0xA2)
#define  REG_VBY1_RX_A_51_H       (REG_VBY1_RX_A_BASE + 0xA3)
#define  REG_VBY1_RX_A_52_L       (REG_VBY1_RX_A_BASE + 0xA4)
#define  REG_VBY1_RX_A_52_H       (REG_VBY1_RX_A_BASE + 0xA5)
#define  REG_VBY1_RX_A_53_L       (REG_VBY1_RX_A_BASE + 0xA6)
#define  REG_VBY1_RX_A_53_H       (REG_VBY1_RX_A_BASE + 0xA7)
#define  REG_VBY1_RX_A_54_L       (REG_VBY1_RX_A_BASE + 0xA8)
#define  REG_VBY1_RX_A_54_H       (REG_VBY1_RX_A_BASE + 0xA9)
#define  REG_VBY1_RX_A_55_L       (REG_VBY1_RX_A_BASE + 0xAA)
#define  REG_VBY1_RX_A_55_H       (REG_VBY1_RX_A_BASE + 0xAB)
#define  REG_VBY1_RX_A_56_L       (REG_VBY1_RX_A_BASE + 0xAC)
#define  REG_VBY1_RX_A_56_H       (REG_VBY1_RX_A_BASE + 0xAD)
#define  REG_VBY1_RX_A_57_L       (REG_VBY1_RX_A_BASE + 0xAE)
#define  REG_VBY1_RX_A_57_H       (REG_VBY1_RX_A_BASE + 0xAF)
#define  REG_VBY1_RX_A_58_L       (REG_VBY1_RX_A_BASE + 0xB0)
#define  REG_VBY1_RX_A_58_H       (REG_VBY1_RX_A_BASE + 0xB1)
#define  REG_VBY1_RX_A_59_L       (REG_VBY1_RX_A_BASE + 0xB2)
#define  REG_VBY1_RX_A_59_H       (REG_VBY1_RX_A_BASE + 0xB3)
#define  REG_VBY1_RX_A_5A_L       (REG_VBY1_RX_A_BASE + 0xB4)
#define  REG_VBY1_RX_A_5A_H       (REG_VBY1_RX_A_BASE + 0xB5)
#define  REG_VBY1_RX_A_5B_L       (REG_VBY1_RX_A_BASE + 0xB6)
#define  REG_VBY1_RX_A_5B_H       (REG_VBY1_RX_A_BASE + 0xB7)
#define  REG_VBY1_RX_A_5C_L       (REG_VBY1_RX_A_BASE + 0xB8)
#define  REG_VBY1_RX_A_5C_H       (REG_VBY1_RX_A_BASE + 0xB9)
#define  REG_VBY1_RX_A_5D_L       (REG_VBY1_RX_A_BASE + 0xBA)
#define  REG_VBY1_RX_A_5D_H       (REG_VBY1_RX_A_BASE + 0xBB)
#define  REG_VBY1_RX_A_5E_L       (REG_VBY1_RX_A_BASE + 0xBC)
#define  REG_VBY1_RX_A_5E_H       (REG_VBY1_RX_A_BASE + 0xBD)
#define  REG_VBY1_RX_A_5F_L       (REG_VBY1_RX_A_BASE + 0xBE)
#define  REG_VBY1_RX_A_5F_H       (REG_VBY1_RX_A_BASE + 0xBF)
#define  REG_VBY1_RX_A_60_L       (REG_VBY1_RX_A_BASE + 0xC0)
#define  REG_VBY1_RX_A_60_H       (REG_VBY1_RX_A_BASE + 0xC1)
#define  REG_VBY1_RX_A_61_L       (REG_VBY1_RX_A_BASE + 0xC2)
#define  REG_VBY1_RX_A_61_H       (REG_VBY1_RX_A_BASE + 0xC3)
#define  REG_VBY1_RX_A_62_L       (REG_VBY1_RX_A_BASE + 0xC4)
#define  REG_VBY1_RX_A_62_H       (REG_VBY1_RX_A_BASE + 0xC5)
#define  REG_VBY1_RX_A_63_L       (REG_VBY1_RX_A_BASE + 0xC6)
#define  REG_VBY1_RX_A_63_H       (REG_VBY1_RX_A_BASE + 0xC7)
#define  REG_VBY1_RX_A_64_L       (REG_VBY1_RX_A_BASE + 0xC8)
#define  REG_VBY1_RX_A_64_H       (REG_VBY1_RX_A_BASE + 0xC9)
#define  REG_VBY1_RX_A_65_L       (REG_VBY1_RX_A_BASE + 0xCA)
#define  REG_VBY1_RX_A_65_H       (REG_VBY1_RX_A_BASE + 0xCB)
#define  REG_VBY1_RX_A_66_L       (REG_VBY1_RX_A_BASE + 0xCC)
#define  REG_VBY1_RX_A_66_H       (REG_VBY1_RX_A_BASE + 0xCD)
#define  REG_VBY1_RX_A_67_L       (REG_VBY1_RX_A_BASE + 0xCE)
#define  REG_VBY1_RX_A_67_H       (REG_VBY1_RX_A_BASE + 0xCF)
#define  REG_VBY1_RX_A_68_L       (REG_VBY1_RX_A_BASE + 0xD0)
#define  REG_VBY1_RX_A_68_H       (REG_VBY1_RX_A_BASE + 0xD1)
#define  REG_VBY1_RX_A_69_L       (REG_VBY1_RX_A_BASE + 0xD2)
#define  REG_VBY1_RX_A_69_H       (REG_VBY1_RX_A_BASE + 0xD3)
#define  REG_VBY1_RX_A_6A_L       (REG_VBY1_RX_A_BASE + 0xD4)
#define  REG_VBY1_RX_A_6A_H       (REG_VBY1_RX_A_BASE + 0xD5)
#define  REG_VBY1_RX_A_6B_L       (REG_VBY1_RX_A_BASE + 0xD6)
#define  REG_VBY1_RX_A_6B_H       (REG_VBY1_RX_A_BASE + 0xD7)
#define  REG_VBY1_RX_A_6C_L       (REG_VBY1_RX_A_BASE + 0xD8)
#define  REG_VBY1_RX_A_6C_H       (REG_VBY1_RX_A_BASE + 0xD9)
#define  REG_VBY1_RX_A_6D_L       (REG_VBY1_RX_A_BASE + 0xDA)
#define  REG_VBY1_RX_A_6D_H       (REG_VBY1_RX_A_BASE + 0xDB)
#define  REG_VBY1_RX_A_6E_L       (REG_VBY1_RX_A_BASE + 0xDC)
#define  REG_VBY1_RX_A_6E_H       (REG_VBY1_RX_A_BASE + 0xDD)
#define  REG_VBY1_RX_A_6F_L       (REG_VBY1_RX_A_BASE + 0xDE)
#define  REG_VBY1_RX_A_6F_H       (REG_VBY1_RX_A_BASE + 0xDF)
#define  REG_VBY1_RX_A_70_L       (REG_VBY1_RX_A_BASE + 0xE0)
#define  REG_VBY1_RX_A_70_H       (REG_VBY1_RX_A_BASE + 0xE1)
#define  REG_VBY1_RX_A_71_L       (REG_VBY1_RX_A_BASE + 0xE2)
#define  REG_VBY1_RX_A_71_H       (REG_VBY1_RX_A_BASE + 0xE3)
#define  REG_VBY1_RX_A_72_L       (REG_VBY1_RX_A_BASE + 0xE4)
#define  REG_VBY1_RX_A_72_H       (REG_VBY1_RX_A_BASE + 0xE5)
#define  REG_VBY1_RX_A_73_L       (REG_VBY1_RX_A_BASE + 0xE6)
#define  REG_VBY1_RX_A_73_H       (REG_VBY1_RX_A_BASE + 0xE7)
#define  REG_VBY1_RX_A_74_L       (REG_VBY1_RX_A_BASE + 0xE8)
#define  REG_VBY1_RX_A_74_H       (REG_VBY1_RX_A_BASE + 0xE9)
#define  REG_VBY1_RX_A_75_L       (REG_VBY1_RX_A_BASE + 0xEA)
#define  REG_VBY1_RX_A_75_H       (REG_VBY1_RX_A_BASE + 0xEB)
#define  REG_VBY1_RX_A_76_L       (REG_VBY1_RX_A_BASE + 0xEC)
#define  REG_VBY1_RX_A_76_H       (REG_VBY1_RX_A_BASE + 0xED)
#define  REG_VBY1_RX_A_77_L       (REG_VBY1_RX_A_BASE + 0xEE)
#define  REG_VBY1_RX_A_77_H       (REG_VBY1_RX_A_BASE + 0xEF)
#define  REG_VBY1_RX_A_78_L       (REG_VBY1_RX_A_BASE + 0xF0)
#define  REG_VBY1_RX_A_78_H       (REG_VBY1_RX_A_BASE + 0xF1)
#define  REG_VBY1_RX_A_79_L       (REG_VBY1_RX_A_BASE + 0xF2)
#define  REG_VBY1_RX_A_79_H       (REG_VBY1_RX_A_BASE + 0xF3)
#define  REG_VBY1_RX_A_7A_L       (REG_VBY1_RX_A_BASE + 0xF4)
#define  REG_VBY1_RX_A_7A_H       (REG_VBY1_RX_A_BASE + 0xF5)
#define  REG_VBY1_RX_A_7B_L       (REG_VBY1_RX_A_BASE + 0xF6)
#define  REG_VBY1_RX_A_7B_H       (REG_VBY1_RX_A_BASE + 0xF7)
#define  REG_VBY1_RX_A_7C_L       (REG_VBY1_RX_A_BASE + 0xF8)
#define  REG_VBY1_RX_A_7C_H       (REG_VBY1_RX_A_BASE + 0xF9)
#define  REG_VBY1_RX_A_7D_L       (REG_VBY1_RX_A_BASE + 0xFA)
#define  REG_VBY1_RX_A_7D_H       (REG_VBY1_RX_A_BASE + 0xFB)
#define  REG_VBY1_RX_A_7E_L       (REG_VBY1_RX_A_BASE + 0xFC)
#define  REG_VBY1_RX_A_7E_H       (REG_VBY1_RX_A_BASE + 0xFD)
#define  REG_VBY1_RX_A_7F_L       (REG_VBY1_RX_A_BASE + 0xFE)
#define  REG_VBY1_RX_A_7F_H       (REG_VBY1_RX_A_BASE + 0xFF)

#define  REG_VBY1_RX_00_L       (REG_VBY1_RX_BASE + 0x00)
#define  REG_VBY1_RX_00_H       (REG_VBY1_RX_BASE + 0x01)
#define  REG_VBY1_RX_01_L       (REG_VBY1_RX_BASE + 0x02)
#define  REG_VBY1_RX_01_H       (REG_VBY1_RX_BASE + 0x03)
#define  REG_VBY1_RX_02_L       (REG_VBY1_RX_BASE + 0x04)
#define  REG_VBY1_RX_02_H       (REG_VBY1_RX_BASE + 0x05)
#define  REG_VBY1_RX_03_L       (REG_VBY1_RX_BASE + 0x06)
#define  REG_VBY1_RX_03_H       (REG_VBY1_RX_BASE + 0x07)
#define  REG_VBY1_RX_04_L       (REG_VBY1_RX_BASE + 0x08)
#define  REG_VBY1_RX_04_H       (REG_VBY1_RX_BASE + 0x09)
#define  REG_VBY1_RX_05_L       (REG_VBY1_RX_BASE + 0x0A)
#define  REG_VBY1_RX_05_H       (REG_VBY1_RX_BASE + 0x0B)
#define  REG_VBY1_RX_06_L       (REG_VBY1_RX_BASE + 0x0C)
#define  REG_VBY1_RX_06_H       (REG_VBY1_RX_BASE + 0x0D)
#define  REG_VBY1_RX_07_L       (REG_VBY1_RX_BASE + 0x0E)
#define  REG_VBY1_RX_07_H       (REG_VBY1_RX_BASE + 0x0F)
#define  REG_VBY1_RX_08_L       (REG_VBY1_RX_BASE + 0x10)
#define  REG_VBY1_RX_08_H       (REG_VBY1_RX_BASE + 0x11)
#define  REG_VBY1_RX_09_L       (REG_VBY1_RX_BASE + 0x12)
#define  REG_VBY1_RX_09_H       (REG_VBY1_RX_BASE + 0x13)
#define  REG_VBY1_RX_0A_L       (REG_VBY1_RX_BASE + 0x14)
#define  REG_VBY1_RX_0A_H       (REG_VBY1_RX_BASE + 0x15)
#define  REG_VBY1_RX_0B_L       (REG_VBY1_RX_BASE + 0x16)
#define  REG_VBY1_RX_0B_H       (REG_VBY1_RX_BASE + 0x17)
#define  REG_VBY1_RX_0C_L       (REG_VBY1_RX_BASE + 0x18)
#define  REG_VBY1_RX_0C_H       (REG_VBY1_RX_BASE + 0x19)
#define  REG_VBY1_RX_0D_L       (REG_VBY1_RX_BASE + 0x1A)
#define  REG_VBY1_RX_0D_H       (REG_VBY1_RX_BASE + 0x1B)
#define  REG_VBY1_RX_0E_L       (REG_VBY1_RX_BASE + 0x1C)
#define  REG_VBY1_RX_0E_H       (REG_VBY1_RX_BASE + 0x1D)
#define  REG_VBY1_RX_0F_L       (REG_VBY1_RX_BASE + 0x1E)
#define  REG_VBY1_RX_0F_H       (REG_VBY1_RX_BASE + 0x1F)
#define  REG_VBY1_RX_10_L       (REG_VBY1_RX_BASE + 0x20)
#define  REG_VBY1_RX_10_H       (REG_VBY1_RX_BASE + 0x21)
#define  REG_VBY1_RX_11_L       (REG_VBY1_RX_BASE + 0x22)
#define  REG_VBY1_RX_11_H       (REG_VBY1_RX_BASE + 0x23)
#define  REG_VBY1_RX_12_L       (REG_VBY1_RX_BASE + 0x24)
#define  REG_VBY1_RX_12_H       (REG_VBY1_RX_BASE + 0x25)
#define  REG_VBY1_RX_13_L       (REG_VBY1_RX_BASE + 0x26)
#define  REG_VBY1_RX_13_H       (REG_VBY1_RX_BASE + 0x27)
#define  REG_VBY1_RX_14_L       (REG_VBY1_RX_BASE + 0x28)
#define  REG_VBY1_RX_14_H       (REG_VBY1_RX_BASE + 0x29)
#define  REG_VBY1_RX_15_L       (REG_VBY1_RX_BASE + 0x2A)
#define  REG_VBY1_RX_15_H       (REG_VBY1_RX_BASE + 0x2B)
#define  REG_VBY1_RX_16_L       (REG_VBY1_RX_BASE + 0x2C)
#define  REG_VBY1_RX_16_H       (REG_VBY1_RX_BASE + 0x2D)
#define  REG_VBY1_RX_17_L       (REG_VBY1_RX_BASE + 0x2E)
#define  REG_VBY1_RX_17_H       (REG_VBY1_RX_BASE + 0x2F)
#define  REG_VBY1_RX_18_L       (REG_VBY1_RX_BASE + 0x30)
#define  REG_VBY1_RX_18_H       (REG_VBY1_RX_BASE + 0x31)
#define  REG_VBY1_RX_19_L       (REG_VBY1_RX_BASE + 0x32)
#define  REG_VBY1_RX_19_H       (REG_VBY1_RX_BASE + 0x33)
#define  REG_VBY1_RX_1A_L       (REG_VBY1_RX_BASE + 0x34)
#define  REG_VBY1_RX_1A_H       (REG_VBY1_RX_BASE + 0x35)
#define  REG_VBY1_RX_1B_L       (REG_VBY1_RX_BASE + 0x36)
#define  REG_VBY1_RX_1B_H       (REG_VBY1_RX_BASE + 0x37)
#define  REG_VBY1_RX_1C_L       (REG_VBY1_RX_BASE + 0x38)
#define  REG_VBY1_RX_1C_H       (REG_VBY1_RX_BASE + 0x39)
#define  REG_VBY1_RX_1D_L       (REG_VBY1_RX_BASE + 0x3A)
#define  REG_VBY1_RX_1D_H       (REG_VBY1_RX_BASE + 0x3B)
#define  REG_VBY1_RX_1E_L       (REG_VBY1_RX_BASE + 0x3C)
#define  REG_VBY1_RX_1E_H       (REG_VBY1_RX_BASE + 0x3D)
#define  REG_VBY1_RX_1F_L       (REG_VBY1_RX_BASE + 0x3E)
#define  REG_VBY1_RX_1F_H       (REG_VBY1_RX_BASE + 0x3F)
#define  REG_VBY1_RX_20_L       (REG_VBY1_RX_BASE + 0x40)
#define  REG_VBY1_RX_20_H       (REG_VBY1_RX_BASE + 0x41)
#define  REG_VBY1_RX_21_L       (REG_VBY1_RX_BASE + 0x42)
#define  REG_VBY1_RX_21_H       (REG_VBY1_RX_BASE + 0x43)
#define  REG_VBY1_RX_22_L       (REG_VBY1_RX_BASE + 0x44)
#define  REG_VBY1_RX_22_H       (REG_VBY1_RX_BASE + 0x45)
#define  REG_VBY1_RX_23_L       (REG_VBY1_RX_BASE + 0x46)
#define  REG_VBY1_RX_23_H       (REG_VBY1_RX_BASE + 0x47)
#define  REG_VBY1_RX_24_L       (REG_VBY1_RX_BASE + 0x48)
#define  REG_VBY1_RX_24_H       (REG_VBY1_RX_BASE + 0x49)
#define  REG_VBY1_RX_25_L       (REG_VBY1_RX_BASE + 0x4A)
#define  REG_VBY1_RX_25_H       (REG_VBY1_RX_BASE + 0x4B)
#define  REG_VBY1_RX_26_L       (REG_VBY1_RX_BASE + 0x4C)
#define  REG_VBY1_RX_26_H       (REG_VBY1_RX_BASE + 0x4D)
#define  REG_VBY1_RX_27_L       (REG_VBY1_RX_BASE + 0x4E)
#define  REG_VBY1_RX_27_H       (REG_VBY1_RX_BASE + 0x4F)
#define  REG_VBY1_RX_28_L       (REG_VBY1_RX_BASE + 0x50)
#define  REG_VBY1_RX_28_H       (REG_VBY1_RX_BASE + 0x51)
#define  REG_VBY1_RX_29_L       (REG_VBY1_RX_BASE + 0x52)
#define  REG_VBY1_RX_29_H       (REG_VBY1_RX_BASE + 0x53)
#define  REG_VBY1_RX_2A_L       (REG_VBY1_RX_BASE + 0x54)
#define  REG_VBY1_RX_2A_H       (REG_VBY1_RX_BASE + 0x55)
#define  REG_VBY1_RX_2B_L       (REG_VBY1_RX_BASE + 0x56)
#define  REG_VBY1_RX_2B_H       (REG_VBY1_RX_BASE + 0x57)
#define  REG_VBY1_RX_2C_L       (REG_VBY1_RX_BASE + 0x58)
#define  REG_VBY1_RX_2C_H       (REG_VBY1_RX_BASE + 0x59)
#define  REG_VBY1_RX_2D_L       (REG_VBY1_RX_BASE + 0x5A)
#define  REG_VBY1_RX_2D_H       (REG_VBY1_RX_BASE + 0x5B)
#define  REG_VBY1_RX_2E_L       (REG_VBY1_RX_BASE + 0x5C)
#define  REG_VBY1_RX_2E_H       (REG_VBY1_RX_BASE + 0x5D)
#define  REG_VBY1_RX_2F_L       (REG_VBY1_RX_BASE + 0x5E)
#define  REG_VBY1_RX_2F_H       (REG_VBY1_RX_BASE + 0x5F)
#define  REG_VBY1_RX_30_L       (REG_VBY1_RX_BASE + 0x60)
#define  REG_VBY1_RX_30_H       (REG_VBY1_RX_BASE + 0x61)
#define  REG_VBY1_RX_31_L       (REG_VBY1_RX_BASE + 0x62)
#define  REG_VBY1_RX_31_H       (REG_VBY1_RX_BASE + 0x63)
#define  REG_VBY1_RX_32_L       (REG_VBY1_RX_BASE + 0x64)
#define  REG_VBY1_RX_32_H       (REG_VBY1_RX_BASE + 0x65)
#define  REG_VBY1_RX_33_L       (REG_VBY1_RX_BASE + 0x66)
#define  REG_VBY1_RX_33_H       (REG_VBY1_RX_BASE + 0x67)
#define  REG_VBY1_RX_34_L       (REG_VBY1_RX_BASE + 0x68)
#define  REG_VBY1_RX_34_H       (REG_VBY1_RX_BASE + 0x69)
#define  REG_VBY1_RX_35_L       (REG_VBY1_RX_BASE + 0x6A)
#define  REG_VBY1_RX_35_H       (REG_VBY1_RX_BASE + 0x6B)
#define  REG_VBY1_RX_36_L       (REG_VBY1_RX_BASE + 0x6C)
#define  REG_VBY1_RX_36_H       (REG_VBY1_RX_BASE + 0x6D)
#define  REG_VBY1_RX_37_L       (REG_VBY1_RX_BASE + 0x6E)
#define  REG_VBY1_RX_37_H       (REG_VBY1_RX_BASE + 0x6F)
#define  REG_VBY1_RX_38_L       (REG_VBY1_RX_BASE + 0x70)
#define  REG_VBY1_RX_38_H       (REG_VBY1_RX_BASE + 0x71)
#define  REG_VBY1_RX_39_L       (REG_VBY1_RX_BASE + 0x72)
#define  REG_VBY1_RX_39_H       (REG_VBY1_RX_BASE + 0x73)
#define  REG_VBY1_RX_3A_L       (REG_VBY1_RX_BASE + 0x74)
#define  REG_VBY1_RX_3A_H       (REG_VBY1_RX_BASE + 0x75)
#define  REG_VBY1_RX_3B_L       (REG_VBY1_RX_BASE + 0x76)
#define  REG_VBY1_RX_3B_H       (REG_VBY1_RX_BASE + 0x77)
#define  REG_VBY1_RX_3C_L       (REG_VBY1_RX_BASE + 0x78)
#define  REG_VBY1_RX_3C_H       (REG_VBY1_RX_BASE + 0x79)
#define  REG_VBY1_RX_3D_L       (REG_VBY1_RX_BASE + 0x7A)
#define  REG_VBY1_RX_3D_H       (REG_VBY1_RX_BASE + 0x7B)
#define  REG_VBY1_RX_3E_L       (REG_VBY1_RX_BASE + 0x7C)
#define  REG_VBY1_RX_3E_H       (REG_VBY1_RX_BASE + 0x7D)
#define  REG_VBY1_RX_3F_L       (REG_VBY1_RX_BASE + 0x7E)
#define  REG_VBY1_RX_3F_H       (REG_VBY1_RX_BASE + 0x7F)
#define  REG_VBY1_RX_40_L       (REG_VBY1_RX_BASE + 0x80)
#define  REG_VBY1_RX_40_H       (REG_VBY1_RX_BASE + 0x81)
#define  REG_VBY1_RX_41_L       (REG_VBY1_RX_BASE + 0x82)
#define  REG_VBY1_RX_41_H       (REG_VBY1_RX_BASE + 0x83)
#define  REG_VBY1_RX_42_L       (REG_VBY1_RX_BASE + 0x84)
#define  REG_VBY1_RX_42_H       (REG_VBY1_RX_BASE + 0x85)
#define  REG_VBY1_RX_43_L       (REG_VBY1_RX_BASE + 0x86)
#define  REG_VBY1_RX_43_H       (REG_VBY1_RX_BASE + 0x87)
#define  REG_VBY1_RX_44_L       (REG_VBY1_RX_BASE + 0x88)
#define  REG_VBY1_RX_44_H       (REG_VBY1_RX_BASE + 0x89)
#define  REG_VBY1_RX_45_L       (REG_VBY1_RX_BASE + 0x8A)
#define  REG_VBY1_RX_45_H       (REG_VBY1_RX_BASE + 0x8B)
#define  REG_VBY1_RX_46_L       (REG_VBY1_RX_BASE + 0x8C)
#define  REG_VBY1_RX_46_H       (REG_VBY1_RX_BASE + 0x8D)
#define  REG_VBY1_RX_47_L       (REG_VBY1_RX_BASE + 0x8E)
#define  REG_VBY1_RX_47_H       (REG_VBY1_RX_BASE + 0x8F)
#define  REG_VBY1_RX_48_L       (REG_VBY1_RX_BASE + 0x90)
#define  REG_VBY1_RX_48_H       (REG_VBY1_RX_BASE + 0x91)
#define  REG_VBY1_RX_49_L       (REG_VBY1_RX_BASE + 0x92)
#define  REG_VBY1_RX_49_H       (REG_VBY1_RX_BASE + 0x93)
#define  REG_VBY1_RX_4A_L       (REG_VBY1_RX_BASE + 0x94)
#define  REG_VBY1_RX_4A_H       (REG_VBY1_RX_BASE + 0x95)
#define  REG_VBY1_RX_4B_L       (REG_VBY1_RX_BASE + 0x96)
#define  REG_VBY1_RX_4B_H       (REG_VBY1_RX_BASE + 0x97)
#define  REG_VBY1_RX_4C_L       (REG_VBY1_RX_BASE + 0x98)
#define  REG_VBY1_RX_4C_H       (REG_VBY1_RX_BASE + 0x99)
#define  REG_VBY1_RX_4D_L       (REG_VBY1_RX_BASE + 0x9A)
#define  REG_VBY1_RX_4D_H       (REG_VBY1_RX_BASE + 0x9B)
#define  REG_VBY1_RX_4E_L       (REG_VBY1_RX_BASE + 0x9C)
#define  REG_VBY1_RX_4E_H       (REG_VBY1_RX_BASE + 0x9D)
#define  REG_VBY1_RX_4F_L       (REG_VBY1_RX_BASE + 0x9E)
#define  REG_VBY1_RX_4F_H       (REG_VBY1_RX_BASE + 0x9F)
#define  REG_VBY1_RX_50_L       (REG_VBY1_RX_BASE + 0xA0)
#define  REG_VBY1_RX_50_H       (REG_VBY1_RX_BASE + 0xA1)
#define  REG_VBY1_RX_51_L       (REG_VBY1_RX_BASE + 0xA2)
#define  REG_VBY1_RX_51_H       (REG_VBY1_RX_BASE + 0xA3)
#define  REG_VBY1_RX_52_L       (REG_VBY1_RX_BASE + 0xA4)
#define  REG_VBY1_RX_52_H       (REG_VBY1_RX_BASE + 0xA5)
#define  REG_VBY1_RX_53_L       (REG_VBY1_RX_BASE + 0xA6)
#define  REG_VBY1_RX_53_H       (REG_VBY1_RX_BASE + 0xA7)
#define  REG_VBY1_RX_54_L       (REG_VBY1_RX_BASE + 0xA8)
#define  REG_VBY1_RX_54_H       (REG_VBY1_RX_BASE + 0xA9)
#define  REG_VBY1_RX_55_L       (REG_VBY1_RX_BASE + 0xAA)
#define  REG_VBY1_RX_55_H       (REG_VBY1_RX_BASE + 0xAB)
#define  REG_VBY1_RX_56_L       (REG_VBY1_RX_BASE + 0xAC)
#define  REG_VBY1_RX_56_H       (REG_VBY1_RX_BASE + 0xAD)
#define  REG_VBY1_RX_57_L       (REG_VBY1_RX_BASE + 0xAE)
#define  REG_VBY1_RX_57_H       (REG_VBY1_RX_BASE + 0xAF)
#define  REG_VBY1_RX_58_L       (REG_VBY1_RX_BASE + 0xB0)
#define  REG_VBY1_RX_58_H       (REG_VBY1_RX_BASE + 0xB1)
#define  REG_VBY1_RX_59_L       (REG_VBY1_RX_BASE + 0xB2)
#define  REG_VBY1_RX_59_H       (REG_VBY1_RX_BASE + 0xB3)
#define  REG_VBY1_RX_5A_L       (REG_VBY1_RX_BASE + 0xB4)
#define  REG_VBY1_RX_5A_H       (REG_VBY1_RX_BASE + 0xB5)
#define  REG_VBY1_RX_5B_L       (REG_VBY1_RX_BASE + 0xB6)
#define  REG_VBY1_RX_5B_H       (REG_VBY1_RX_BASE + 0xB7)
#define  REG_VBY1_RX_5C_L       (REG_VBY1_RX_BASE + 0xB8)
#define  REG_VBY1_RX_5C_H       (REG_VBY1_RX_BASE + 0xB9)
#define  REG_VBY1_RX_5D_L       (REG_VBY1_RX_BASE + 0xBA)
#define  REG_VBY1_RX_5D_H       (REG_VBY1_RX_BASE + 0xBB)
#define  REG_VBY1_RX_5E_L       (REG_VBY1_RX_BASE + 0xBC)
#define  REG_VBY1_RX_5E_H       (REG_VBY1_RX_BASE + 0xBD)
#define  REG_VBY1_RX_5F_L       (REG_VBY1_RX_BASE + 0xBE)
#define  REG_VBY1_RX_5F_H       (REG_VBY1_RX_BASE + 0xBF)
#define  REG_VBY1_RX_60_L       (REG_VBY1_RX_BASE + 0xC0)
#define  REG_VBY1_RX_60_H       (REG_VBY1_RX_BASE + 0xC1)
#define  REG_VBY1_RX_61_L       (REG_VBY1_RX_BASE + 0xC2)
#define  REG_VBY1_RX_61_H       (REG_VBY1_RX_BASE + 0xC3)
#define  REG_VBY1_RX_62_L       (REG_VBY1_RX_BASE + 0xC4)
#define  REG_VBY1_RX_62_H       (REG_VBY1_RX_BASE + 0xC5)
#define  REG_VBY1_RX_63_L       (REG_VBY1_RX_BASE + 0xC6)
#define  REG_VBY1_RX_63_H       (REG_VBY1_RX_BASE + 0xC7)
#define  REG_VBY1_RX_64_L       (REG_VBY1_RX_BASE + 0xC8)
#define  REG_VBY1_RX_64_H       (REG_VBY1_RX_BASE + 0xC9)
#define  REG_VBY1_RX_65_L       (REG_VBY1_RX_BASE + 0xCA)
#define  REG_VBY1_RX_65_H       (REG_VBY1_RX_BASE + 0xCB)
#define  REG_VBY1_RX_66_L       (REG_VBY1_RX_BASE + 0xCC)
#define  REG_VBY1_RX_66_H       (REG_VBY1_RX_BASE + 0xCD)
#define  REG_VBY1_RX_67_L       (REG_VBY1_RX_BASE + 0xCE)
#define  REG_VBY1_RX_67_H       (REG_VBY1_RX_BASE + 0xCF)
#define  REG_VBY1_RX_68_L       (REG_VBY1_RX_BASE + 0xD0)
#define  REG_VBY1_RX_68_H       (REG_VBY1_RX_BASE + 0xD1)
#define  REG_VBY1_RX_69_L       (REG_VBY1_RX_BASE + 0xD2)
#define  REG_VBY1_RX_69_H       (REG_VBY1_RX_BASE + 0xD3)
#define  REG_VBY1_RX_6A_L       (REG_VBY1_RX_BASE + 0xD4)
#define  REG_VBY1_RX_6A_H       (REG_VBY1_RX_BASE + 0xD5)
#define  REG_VBY1_RX_6B_L       (REG_VBY1_RX_BASE + 0xD6)
#define  REG_VBY1_RX_6B_H       (REG_VBY1_RX_BASE + 0xD7)
#define  REG_VBY1_RX_6C_L       (REG_VBY1_RX_BASE + 0xD8)
#define  REG_VBY1_RX_6C_H       (REG_VBY1_RX_BASE + 0xD9)
#define  REG_VBY1_RX_6D_L       (REG_VBY1_RX_BASE + 0xDA)
#define  REG_VBY1_RX_6D_H       (REG_VBY1_RX_BASE + 0xDB)
#define  REG_VBY1_RX_6E_L       (REG_VBY1_RX_BASE + 0xDC)
#define  REG_VBY1_RX_6E_H       (REG_VBY1_RX_BASE + 0xDD)
#define  REG_VBY1_RX_6F_L       (REG_VBY1_RX_BASE + 0xDE)
#define  REG_VBY1_RX_6F_H       (REG_VBY1_RX_BASE + 0xDF)
#define  REG_VBY1_RX_70_L       (REG_VBY1_RX_BASE + 0xE0)
#define  REG_VBY1_RX_70_H       (REG_VBY1_RX_BASE + 0xE1)
#define  REG_VBY1_RX_71_L       (REG_VBY1_RX_BASE + 0xE2)
#define  REG_VBY1_RX_71_H       (REG_VBY1_RX_BASE + 0xE3)
#define  REG_VBY1_RX_72_L       (REG_VBY1_RX_BASE + 0xE4)
#define  REG_VBY1_RX_72_H       (REG_VBY1_RX_BASE + 0xE5)
#define  REG_VBY1_RX_73_L       (REG_VBY1_RX_BASE + 0xE6)
#define  REG_VBY1_RX_73_H       (REG_VBY1_RX_BASE + 0xE7)
#define  REG_VBY1_RX_74_L       (REG_VBY1_RX_BASE + 0xE8)
#define  REG_VBY1_RX_74_H       (REG_VBY1_RX_BASE + 0xE9)
#define  REG_VBY1_RX_75_L       (REG_VBY1_RX_BASE + 0xEA)
#define  REG_VBY1_RX_75_H       (REG_VBY1_RX_BASE + 0xEB)
#define  REG_VBY1_RX_76_L       (REG_VBY1_RX_BASE + 0xEC)
#define  REG_VBY1_RX_76_H       (REG_VBY1_RX_BASE + 0xED)
#define  REG_VBY1_RX_77_L       (REG_VBY1_RX_BASE + 0xEE)
#define  REG_VBY1_RX_77_H       (REG_VBY1_RX_BASE + 0xEF)
#define  REG_VBY1_RX_78_L       (REG_VBY1_RX_BASE + 0xF0)
#define  REG_VBY1_RX_78_H       (REG_VBY1_RX_BASE + 0xF1)
#define  REG_VBY1_RX_79_L       (REG_VBY1_RX_BASE + 0xF2)
#define  REG_VBY1_RX_79_H       (REG_VBY1_RX_BASE + 0xF3)
#define  REG_VBY1_RX_7A_L       (REG_VBY1_RX_BASE + 0xF4)
#define  REG_VBY1_RX_7A_H       (REG_VBY1_RX_BASE + 0xF5)
#define  REG_VBY1_RX_7B_L       (REG_VBY1_RX_BASE + 0xF6)
#define  REG_VBY1_RX_7B_H       (REG_VBY1_RX_BASE + 0xF7)
#define  REG_VBY1_RX_7C_L       (REG_VBY1_RX_BASE + 0xF8)
#define  REG_VBY1_RX_7C_H       (REG_VBY1_RX_BASE + 0xF9)
#define  REG_VBY1_RX_7D_L       (REG_VBY1_RX_BASE + 0xFA)
#define  REG_VBY1_RX_7D_H       (REG_VBY1_RX_BASE + 0xFB)
#define  REG_VBY1_RX_7E_L       (REG_VBY1_RX_BASE + 0xFC)
#define  REG_VBY1_RX_7E_H       (REG_VBY1_RX_BASE + 0xFD)
#define  REG_VBY1_RX_7F_L       (REG_VBY1_RX_BASE + 0xFE)
#define  REG_VBY1_RX_7F_H       (REG_VBY1_RX_BASE + 0xFF)

#define  REG_HDMI444To422_00_L       (REG_HDMI444To422_BASE + 0x00)
#define  REG_HDMI444To422_00_H       (REG_HDMI444To422_BASE + 0x01)
#define  REG_HDMI444To422_01_L       (REG_HDMI444To422_BASE + 0x02)
#define  REG_HDMI444To422_01_H       (REG_HDMI444To422_BASE + 0x03)
#define  REG_HDMI444To422_02_L       (REG_HDMI444To422_BASE + 0x04)
#define  REG_HDMI444To422_02_H       (REG_HDMI444To422_BASE + 0x05)
#define  REG_HDMI444To422_03_L       (REG_HDMI444To422_BASE + 0x06)
#define  REG_HDMI444To422_03_H       (REG_HDMI444To422_BASE + 0x07)
#define  REG_HDMI444To422_04_L       (REG_HDMI444To422_BASE + 0x08)
#define  REG_HDMI444To422_04_H       (REG_HDMI444To422_BASE + 0x09)
#define  REG_HDMI444To422_05_L       (REG_HDMI444To422_BASE + 0x0A)
#define  REG_HDMI444To422_05_H       (REG_HDMI444To422_BASE + 0x0B)
#define  REG_HDMI444To422_06_L       (REG_HDMI444To422_BASE + 0x0C)
#define  REG_HDMI444To422_06_H       (REG_HDMI444To422_BASE + 0x0D)
#define  REG_HDMI444To422_07_L       (REG_HDMI444To422_BASE + 0x0E)
#define  REG_HDMI444To422_07_H       (REG_HDMI444To422_BASE + 0x0F)
#define  REG_HDMI444To422_08_L       (REG_HDMI444To422_BASE + 0x10)
#define  REG_HDMI444To422_08_H       (REG_HDMI444To422_BASE + 0x11)
#define  REG_HDMI444To422_09_L       (REG_HDMI444To422_BASE + 0x12)
#define  REG_HDMI444To422_09_H       (REG_HDMI444To422_BASE + 0x13)
#define  REG_HDMI444To422_0A_L       (REG_HDMI444To422_BASE + 0x14)
#define  REG_HDMI444To422_0A_H       (REG_HDMI444To422_BASE + 0x15)
#define  REG_HDMI444To422_0B_L       (REG_HDMI444To422_BASE + 0x16)
#define  REG_HDMI444To422_0B_H       (REG_HDMI444To422_BASE + 0x17)
#define  REG_HDMI444To422_0C_L       (REG_HDMI444To422_BASE + 0x18)
#define  REG_HDMI444To422_0C_H       (REG_HDMI444To422_BASE + 0x19)
#define  REG_HDMI444To422_0D_L       (REG_HDMI444To422_BASE + 0x1A)
#define  REG_HDMI444To422_0D_H       (REG_HDMI444To422_BASE + 0x1B)
#define  REG_HDMI444To422_0E_L       (REG_HDMI444To422_BASE + 0x1C)
#define  REG_HDMI444To422_0E_H       (REG_HDMI444To422_BASE + 0x1D)
#define  REG_HDMI444To422_0F_L       (REG_HDMI444To422_BASE + 0x1E)
#define  REG_HDMI444To422_0F_H       (REG_HDMI444To422_BASE + 0x1F)
#define  REG_HDMI444To422_10_L       (REG_HDMI444To422_BASE + 0x20)
#define  REG_HDMI444To422_10_H       (REG_HDMI444To422_BASE + 0x21)
#define  REG_HDMI444To422_11_L       (REG_HDMI444To422_BASE + 0x22)
#define  REG_HDMI444To422_11_H       (REG_HDMI444To422_BASE + 0x23)
#define  REG_HDMI444To422_12_L       (REG_HDMI444To422_BASE + 0x24)
#define  REG_HDMI444To422_12_H       (REG_HDMI444To422_BASE + 0x25)
#define  REG_HDMI444To422_13_L       (REG_HDMI444To422_BASE + 0x26)
#define  REG_HDMI444To422_13_H       (REG_HDMI444To422_BASE + 0x27)
#define  REG_HDMI444To422_14_L       (REG_HDMI444To422_BASE + 0x28)
#define  REG_HDMI444To422_14_H       (REG_HDMI444To422_BASE + 0x29)
#define  REG_HDMI444To422_15_L       (REG_HDMI444To422_BASE + 0x2A)
#define  REG_HDMI444To422_15_H       (REG_HDMI444To422_BASE + 0x2B)
#define  REG_HDMI444To422_16_L       (REG_HDMI444To422_BASE + 0x2C)
#define  REG_HDMI444To422_16_H       (REG_HDMI444To422_BASE + 0x2D)
#define  REG_HDMI444To422_17_L       (REG_HDMI444To422_BASE + 0x2E)
#define  REG_HDMI444To422_17_H       (REG_HDMI444To422_BASE + 0x2F)
#define  REG_HDMI444To422_18_L       (REG_HDMI444To422_BASE + 0x30)
#define  REG_HDMI444To422_18_H       (REG_HDMI444To422_BASE + 0x31)
#define  REG_HDMI444To422_19_L       (REG_HDMI444To422_BASE + 0x32)
#define  REG_HDMI444To422_19_H       (REG_HDMI444To422_BASE + 0x33)
#define  REG_HDMI444To422_1A_L       (REG_HDMI444To422_BASE + 0x34)
#define  REG_HDMI444To422_1A_H       (REG_HDMI444To422_BASE + 0x35)
#define  REG_HDMI444To422_1B_L       (REG_HDMI444To422_BASE + 0x36)
#define  REG_HDMI444To422_1B_H       (REG_HDMI444To422_BASE + 0x37)
#define  REG_HDMI444To422_1C_L       (REG_HDMI444To422_BASE + 0x38)
#define  REG_HDMI444To422_1C_H       (REG_HDMI444To422_BASE + 0x39)
#define  REG_HDMI444To422_1D_L       (REG_HDMI444To422_BASE + 0x3A)
#define  REG_HDMI444To422_1D_H       (REG_HDMI444To422_BASE + 0x3B)
#define  REG_HDMI444To422_1E_L       (REG_HDMI444To422_BASE + 0x3C)
#define  REG_HDMI444To422_1E_H       (REG_HDMI444To422_BASE + 0x3D)
#define  REG_HDMI444To422_1F_L       (REG_HDMI444To422_BASE + 0x3E)
#define  REG_HDMI444To422_1F_H       (REG_HDMI444To422_BASE + 0x3F)
#define  REG_HDMI444To422_20_L       (REG_HDMI444To422_BASE + 0x40)
#define  REG_HDMI444To422_20_H       (REG_HDMI444To422_BASE + 0x41)
#define  REG_HDMI444To422_21_L       (REG_HDMI444To422_BASE + 0x42)
#define  REG_HDMI444To422_21_H       (REG_HDMI444To422_BASE + 0x43)
#define  REG_HDMI444To422_22_L       (REG_HDMI444To422_BASE + 0x44)
#define  REG_HDMI444To422_22_H       (REG_HDMI444To422_BASE + 0x45)
#define  REG_HDMI444To422_23_L       (REG_HDMI444To422_BASE + 0x46)
#define  REG_HDMI444To422_23_H       (REG_HDMI444To422_BASE + 0x47)
#define  REG_HDMI444To422_24_L       (REG_HDMI444To422_BASE + 0x48)
#define  REG_HDMI444To422_24_H       (REG_HDMI444To422_BASE + 0x49)
#define  REG_HDMI444To422_25_L       (REG_HDMI444To422_BASE + 0x4A)
#define  REG_HDMI444To422_25_H       (REG_HDMI444To422_BASE + 0x4B)
#define  REG_HDMI444To422_26_L       (REG_HDMI444To422_BASE + 0x4C)
#define  REG_HDMI444To422_26_H       (REG_HDMI444To422_BASE + 0x4D)
#define  REG_HDMI444To422_27_L       (REG_HDMI444To422_BASE + 0x4E)
#define  REG_HDMI444To422_27_H       (REG_HDMI444To422_BASE + 0x4F)
#define  REG_HDMI444To422_28_L       (REG_HDMI444To422_BASE + 0x50)
#define  REG_HDMI444To422_28_H       (REG_HDMI444To422_BASE + 0x51)
#define  REG_HDMI444To422_29_L       (REG_HDMI444To422_BASE + 0x52)
#define  REG_HDMI444To422_29_H       (REG_HDMI444To422_BASE + 0x53)
#define  REG_HDMI444To422_2A_L       (REG_HDMI444To422_BASE + 0x54)
#define  REG_HDMI444To422_2A_H       (REG_HDMI444To422_BASE + 0x55)
#define  REG_HDMI444To422_2B_L       (REG_HDMI444To422_BASE + 0x56)
#define  REG_HDMI444To422_2B_H       (REG_HDMI444To422_BASE + 0x57)
#define  REG_HDMI444To422_2C_L       (REG_HDMI444To422_BASE + 0x58)
#define  REG_HDMI444To422_2C_H       (REG_HDMI444To422_BASE + 0x59)
#define  REG_HDMI444To422_2D_L       (REG_HDMI444To422_BASE + 0x5A)
#define  REG_HDMI444To422_2D_H       (REG_HDMI444To422_BASE + 0x5B)
#define  REG_HDMI444To422_2E_L       (REG_HDMI444To422_BASE + 0x5C)
#define  REG_HDMI444To422_2E_H       (REG_HDMI444To422_BASE + 0x5D)
#define  REG_HDMI444To422_2F_L       (REG_HDMI444To422_BASE + 0x5E)
#define  REG_HDMI444To422_2F_H       (REG_HDMI444To422_BASE + 0x5F)
#define  REG_HDMI444To422_30_L       (REG_HDMI444To422_BASE + 0x60)
#define  REG_HDMI444To422_30_H       (REG_HDMI444To422_BASE + 0x61)
#define  REG_HDMI444To422_31_L       (REG_HDMI444To422_BASE + 0x62)
#define  REG_HDMI444To422_31_H       (REG_HDMI444To422_BASE + 0x63)
#define  REG_HDMI444To422_32_L       (REG_HDMI444To422_BASE + 0x64)
#define  REG_HDMI444To422_32_H       (REG_HDMI444To422_BASE + 0x65)
#define  REG_HDMI444To422_33_L       (REG_HDMI444To422_BASE + 0x66)
#define  REG_HDMI444To422_33_H       (REG_HDMI444To422_BASE + 0x67)
#define  REG_HDMI444To422_34_L       (REG_HDMI444To422_BASE + 0x68)
#define  REG_HDMI444To422_34_H       (REG_HDMI444To422_BASE + 0x69)
#define  REG_HDMI444To422_35_L       (REG_HDMI444To422_BASE + 0x6A)
#define  REG_HDMI444To422_35_H       (REG_HDMI444To422_BASE + 0x6B)
#define  REG_HDMI444To422_36_L       (REG_HDMI444To422_BASE + 0x6C)
#define  REG_HDMI444To422_36_H       (REG_HDMI444To422_BASE + 0x6D)
#define  REG_HDMI444To422_37_L       (REG_HDMI444To422_BASE + 0x6E)
#define  REG_HDMI444To422_37_H       (REG_HDMI444To422_BASE + 0x6F)
#define  REG_HDMI444To422_38_L       (REG_HDMI444To422_BASE + 0x70)
#define  REG_HDMI444To422_38_H       (REG_HDMI444To422_BASE + 0x71)
#define  REG_HDMI444To422_39_L       (REG_HDMI444To422_BASE + 0x72)
#define  REG_HDMI444To422_39_H       (REG_HDMI444To422_BASE + 0x73)
#define  REG_HDMI444To422_3A_L       (REG_HDMI444To422_BASE + 0x74)
#define  REG_HDMI444To422_3A_H       (REG_HDMI444To422_BASE + 0x75)
#define  REG_HDMI444To422_3B_L       (REG_HDMI444To422_BASE + 0x76)
#define  REG_HDMI444To422_3B_H       (REG_HDMI444To422_BASE + 0x77)
#define  REG_HDMI444To422_3C_L       (REG_HDMI444To422_BASE + 0x78)
#define  REG_HDMI444To422_3C_H       (REG_HDMI444To422_BASE + 0x79)
#define  REG_HDMI444To422_3D_L       (REG_HDMI444To422_BASE + 0x7A)
#define  REG_HDMI444To422_3D_H       (REG_HDMI444To422_BASE + 0x7B)
#define  REG_HDMI444To422_3E_L       (REG_HDMI444To422_BASE + 0x7C)
#define  REG_HDMI444To422_3E_H       (REG_HDMI444To422_BASE + 0x7D)
#define  REG_HDMI444To422_3F_L       (REG_HDMI444To422_BASE + 0x7E)
#define  REG_HDMI444To422_3F_H       (REG_HDMI444To422_BASE + 0x7F)
#define  REG_HDMI444To422_40_L       (REG_HDMI444To422_BASE + 0x80)
#define  REG_HDMI444To422_40_H       (REG_HDMI444To422_BASE + 0x81)
#define  REG_HDMI444To422_41_L       (REG_HDMI444To422_BASE + 0x82)
#define  REG_HDMI444To422_41_H       (REG_HDMI444To422_BASE + 0x83)
#define  REG_HDMI444To422_42_L       (REG_HDMI444To422_BASE + 0x84)
#define  REG_HDMI444To422_42_H       (REG_HDMI444To422_BASE + 0x85)
#define  REG_HDMI444To422_43_L       (REG_HDMI444To422_BASE + 0x86)
#define  REG_HDMI444To422_43_H       (REG_HDMI444To422_BASE + 0x87)
#define  REG_HDMI444To422_44_L       (REG_HDMI444To422_BASE + 0x88)
#define  REG_HDMI444To422_44_H       (REG_HDMI444To422_BASE + 0x89)
#define  REG_HDMI444To422_45_L       (REG_HDMI444To422_BASE + 0x8A)
#define  REG_HDMI444To422_45_H       (REG_HDMI444To422_BASE + 0x8B)
#define  REG_HDMI444To422_46_L       (REG_HDMI444To422_BASE + 0x8C)
#define  REG_HDMI444To422_46_H       (REG_HDMI444To422_BASE + 0x8D)
#define  REG_HDMI444To422_47_L       (REG_HDMI444To422_BASE + 0x8E)
#define  REG_HDMI444To422_47_H       (REG_HDMI444To422_BASE + 0x8F)
#define  REG_HDMI444To422_48_L       (REG_HDMI444To422_BASE + 0x90)
#define  REG_HDMI444To422_48_H       (REG_HDMI444To422_BASE + 0x91)
#define  REG_HDMI444To422_49_L       (REG_HDMI444To422_BASE + 0x92)
#define  REG_HDMI444To422_49_H       (REG_HDMI444To422_BASE + 0x93)
#define  REG_HDMI444To422_4A_L       (REG_HDMI444To422_BASE + 0x94)
#define  REG_HDMI444To422_4A_H       (REG_HDMI444To422_BASE + 0x95)
#define  REG_HDMI444To422_4B_L       (REG_HDMI444To422_BASE + 0x96)
#define  REG_HDMI444To422_4B_H       (REG_HDMI444To422_BASE + 0x97)
#define  REG_HDMI444To422_4C_L       (REG_HDMI444To422_BASE + 0x98)
#define  REG_HDMI444To422_4C_H       (REG_HDMI444To422_BASE + 0x99)
#define  REG_HDMI444To422_4D_L       (REG_HDMI444To422_BASE + 0x9A)
#define  REG_HDMI444To422_4D_H       (REG_HDMI444To422_BASE + 0x9B)
#define  REG_HDMI444To422_4E_L       (REG_HDMI444To422_BASE + 0x9C)
#define  REG_HDMI444To422_4E_H       (REG_HDMI444To422_BASE + 0x9D)
#define  REG_HDMI444To422_4F_L       (REG_HDMI444To422_BASE + 0x9E)
#define  REG_HDMI444To422_4F_H       (REG_HDMI444To422_BASE + 0x9F)
#define  REG_HDMI444To422_50_L       (REG_HDMI444To422_BASE + 0xA0)
#define  REG_HDMI444To422_50_H       (REG_HDMI444To422_BASE + 0xA1)
#define  REG_HDMI444To422_51_L       (REG_HDMI444To422_BASE + 0xA2)
#define  REG_HDMI444To422_51_H       (REG_HDMI444To422_BASE + 0xA3)
#define  REG_HDMI444To422_52_L       (REG_HDMI444To422_BASE + 0xA4)
#define  REG_HDMI444To422_52_H       (REG_HDMI444To422_BASE + 0xA5)
#define  REG_HDMI444To422_53_L       (REG_HDMI444To422_BASE + 0xA6)
#define  REG_HDMI444To422_53_H       (REG_HDMI444To422_BASE + 0xA7)
#define  REG_HDMI444To422_54_L       (REG_HDMI444To422_BASE + 0xA8)
#define  REG_HDMI444To422_54_H       (REG_HDMI444To422_BASE + 0xA9)
#define  REG_HDMI444To422_55_L       (REG_HDMI444To422_BASE + 0xAA)
#define  REG_HDMI444To422_55_H       (REG_HDMI444To422_BASE + 0xAB)
#define  REG_HDMI444To422_56_L       (REG_HDMI444To422_BASE + 0xAC)
#define  REG_HDMI444To422_56_H       (REG_HDMI444To422_BASE + 0xAD)
#define  REG_HDMI444To422_57_L       (REG_HDMI444To422_BASE + 0xAE)
#define  REG_HDMI444To422_57_H       (REG_HDMI444To422_BASE + 0xAF)
#define  REG_HDMI444To422_58_L       (REG_HDMI444To422_BASE + 0xB0)
#define  REG_HDMI444To422_58_H       (REG_HDMI444To422_BASE + 0xB1)
#define  REG_HDMI444To422_59_L       (REG_HDMI444To422_BASE + 0xB2)
#define  REG_HDMI444To422_59_H       (REG_HDMI444To422_BASE + 0xB3)
#define  REG_HDMI444To422_5A_L       (REG_HDMI444To422_BASE + 0xB4)
#define  REG_HDMI444To422_5A_H       (REG_HDMI444To422_BASE + 0xB5)
#define  REG_HDMI444To422_5B_L       (REG_HDMI444To422_BASE + 0xB6)
#define  REG_HDMI444To422_5B_H       (REG_HDMI444To422_BASE + 0xB7)
#define  REG_HDMI444To422_5C_L       (REG_HDMI444To422_BASE + 0xB8)
#define  REG_HDMI444To422_5C_H       (REG_HDMI444To422_BASE + 0xB9)
#define  REG_HDMI444To422_5D_L       (REG_HDMI444To422_BASE + 0xBA)
#define  REG_HDMI444To422_5D_H       (REG_HDMI444To422_BASE + 0xBB)
#define  REG_HDMI444To422_5E_L       (REG_HDMI444To422_BASE + 0xBC)
#define  REG_HDMI444To422_5E_H       (REG_HDMI444To422_BASE + 0xBD)
#define  REG_HDMI444To422_5F_L       (REG_HDMI444To422_BASE + 0xBE)
#define  REG_HDMI444To422_5F_H       (REG_HDMI444To422_BASE + 0xBF)
#define  REG_HDMI444To422_60_L       (REG_HDMI444To422_BASE + 0xC0)
#define  REG_HDMI444To422_60_H       (REG_HDMI444To422_BASE + 0xC1)
#define  REG_HDMI444To422_61_L       (REG_HDMI444To422_BASE + 0xC2)
#define  REG_HDMI444To422_61_H       (REG_HDMI444To422_BASE + 0xC3)
#define  REG_HDMI444To422_62_L       (REG_HDMI444To422_BASE + 0xC4)
#define  REG_HDMI444To422_62_H       (REG_HDMI444To422_BASE + 0xC5)
#define  REG_HDMI444To422_63_L       (REG_HDMI444To422_BASE + 0xC6)
#define  REG_HDMI444To422_63_H       (REG_HDMI444To422_BASE + 0xC7)
#define  REG_HDMI444To422_64_L       (REG_HDMI444To422_BASE + 0xC8)
#define  REG_HDMI444To422_64_H       (REG_HDMI444To422_BASE + 0xC9)
#define  REG_HDMI444To422_65_L       (REG_HDMI444To422_BASE + 0xCA)
#define  REG_HDMI444To422_65_H       (REG_HDMI444To422_BASE + 0xCB)
#define  REG_HDMI444To422_66_L       (REG_HDMI444To422_BASE + 0xCC)
#define  REG_HDMI444To422_66_H       (REG_HDMI444To422_BASE + 0xCD)
#define  REG_HDMI444To422_67_L       (REG_HDMI444To422_BASE + 0xCE)
#define  REG_HDMI444To422_67_H       (REG_HDMI444To422_BASE + 0xCF)
#define  REG_HDMI444To422_68_L       (REG_HDMI444To422_BASE + 0xD0)
#define  REG_HDMI444To422_68_H       (REG_HDMI444To422_BASE + 0xD1)
#define  REG_HDMI444To422_69_L       (REG_HDMI444To422_BASE + 0xD2)
#define  REG_HDMI444To422_69_H       (REG_HDMI444To422_BASE + 0xD3)
#define  REG_HDMI444To422_6A_L       (REG_HDMI444To422_BASE + 0xD4)
#define  REG_HDMI444To422_6A_H       (REG_HDMI444To422_BASE + 0xD5)
#define  REG_HDMI444To422_6B_L       (REG_HDMI444To422_BASE + 0xD6)
#define  REG_HDMI444To422_6B_H       (REG_HDMI444To422_BASE + 0xD7)
#define  REG_HDMI444To422_6C_L       (REG_HDMI444To422_BASE + 0xD8)
#define  REG_HDMI444To422_6C_H       (REG_HDMI444To422_BASE + 0xD9)
#define  REG_HDMI444To422_6D_L       (REG_HDMI444To422_BASE + 0xDA)
#define  REG_HDMI444To422_6D_H       (REG_HDMI444To422_BASE + 0xDB)
#define  REG_HDMI444To422_6E_L       (REG_HDMI444To422_BASE + 0xDC)
#define  REG_HDMI444To422_6E_H       (REG_HDMI444To422_BASE + 0xDD)
#define  REG_HDMI444To422_6F_L       (REG_HDMI444To422_BASE + 0xDE)
#define  REG_HDMI444To422_6F_H       (REG_HDMI444To422_BASE + 0xDF)
#define  REG_HDMI444To422_70_L       (REG_HDMI444To422_BASE + 0xE0)
#define  REG_HDMI444To422_70_H       (REG_HDMI444To422_BASE + 0xE1)
#define  REG_HDMI444To422_71_L       (REG_HDMI444To422_BASE + 0xE2)
#define  REG_HDMI444To422_71_H       (REG_HDMI444To422_BASE + 0xE3)
#define  REG_HDMI444To422_72_L       (REG_HDMI444To422_BASE + 0xE4)
#define  REG_HDMI444To422_72_H       (REG_HDMI444To422_BASE + 0xE5)
#define  REG_HDMI444To422_73_L       (REG_HDMI444To422_BASE + 0xE6)
#define  REG_HDMI444To422_73_H       (REG_HDMI444To422_BASE + 0xE7)
#define  REG_HDMI444To422_74_L       (REG_HDMI444To422_BASE + 0xE8)
#define  REG_HDMI444To422_74_H       (REG_HDMI444To422_BASE + 0xE9)
#define  REG_HDMI444To422_75_L       (REG_HDMI444To422_BASE + 0xEA)
#define  REG_HDMI444To422_75_H       (REG_HDMI444To422_BASE + 0xEB)
#define  REG_HDMI444To422_76_L       (REG_HDMI444To422_BASE + 0xEC)
#define  REG_HDMI444To422_76_H       (REG_HDMI444To422_BASE + 0xED)
#define  REG_HDMI444To422_77_L       (REG_HDMI444To422_BASE + 0xEE)
#define  REG_HDMI444To422_77_H       (REG_HDMI444To422_BASE + 0xEF)
#define  REG_HDMI444To422_78_L       (REG_HDMI444To422_BASE + 0xF0)
#define  REG_HDMI444To422_78_H       (REG_HDMI444To422_BASE + 0xF1)
#define  REG_HDMI444To422_79_L       (REG_HDMI444To422_BASE + 0xF2)
#define  REG_HDMI444To422_79_H       (REG_HDMI444To422_BASE + 0xF3)
#define  REG_HDMI444To422_7A_L       (REG_HDMI444To422_BASE + 0xF4)
#define  REG_HDMI444To422_7A_H       (REG_HDMI444To422_BASE + 0xF5)
#define  REG_HDMI444To422_7B_L       (REG_HDMI444To422_BASE + 0xF6)
#define  REG_HDMI444To422_7B_H       (REG_HDMI444To422_BASE + 0xF7)
#define  REG_HDMI444To422_7C_L       (REG_HDMI444To422_BASE + 0xF8)
#define  REG_HDMI444To422_7C_H       (REG_HDMI444To422_BASE + 0xF9)
#define  REG_HDMI444To422_7D_L       (REG_HDMI444To422_BASE + 0xFA)
#define  REG_HDMI444To422_7D_H       (REG_HDMI444To422_BASE + 0xFB)
#define  REG_HDMI444To422_7E_L       (REG_HDMI444To422_BASE + 0xFC)
#define  REG_HDMI444To422_7E_H       (REG_HDMI444To422_BASE + 0xFD)
#define  REG_HDMI444To422_7F_L       (REG_HDMI444To422_BASE + 0xFE)
#define  REG_HDMI444To422_7F_H       (REG_HDMI444To422_BASE + 0xFF)

#define  REG_LPLL_00_L       (REG_LPLL_BASE + 0x00)
#define  REG_LPLL_00_H       (REG_LPLL_BASE + 0x01)
#define  REG_LPLL_01_L       (REG_LPLL_BASE + 0x02)
#define  REG_LPLL_01_H       (REG_LPLL_BASE + 0x03)
#define  REG_LPLL_02_L       (REG_LPLL_BASE + 0x04)
#define  REG_LPLL_02_H       (REG_LPLL_BASE + 0x05)
#define  REG_LPLL_03_L       (REG_LPLL_BASE + 0x06)
#define  REG_LPLL_03_H       (REG_LPLL_BASE + 0x07)
#define  REG_LPLL_04_L       (REG_LPLL_BASE + 0x08)
#define  REG_LPLL_04_H       (REG_LPLL_BASE + 0x09)
#define  REG_LPLL_05_L       (REG_LPLL_BASE + 0x0A)
#define  REG_LPLL_05_H       (REG_LPLL_BASE + 0x0B)
#define  REG_LPLL_06_L       (REG_LPLL_BASE + 0x0C)
#define  REG_LPLL_06_H       (REG_LPLL_BASE + 0x0D)
#define  REG_LPLL_07_L       (REG_LPLL_BASE + 0x0E)
#define  REG_LPLL_07_H       (REG_LPLL_BASE + 0x0F)
#define  REG_LPLL_08_L       (REG_LPLL_BASE + 0x10)
#define  REG_LPLL_08_H       (REG_LPLL_BASE + 0x11)
#define  REG_LPLL_09_L       (REG_LPLL_BASE + 0x12)
#define  REG_LPLL_09_H       (REG_LPLL_BASE + 0x13)
#define  REG_LPLL_0A_L       (REG_LPLL_BASE + 0x14)
#define  REG_LPLL_0A_H       (REG_LPLL_BASE + 0x15)
#define  REG_LPLL_0B_L       (REG_LPLL_BASE + 0x16)
#define  REG_LPLL_0B_H       (REG_LPLL_BASE + 0x17)
#define  REG_LPLL_0C_L       (REG_LPLL_BASE + 0x18)
#define  REG_LPLL_0C_H       (REG_LPLL_BASE + 0x19)
#define  REG_LPLL_0D_L       (REG_LPLL_BASE + 0x1A)
#define  REG_LPLL_0D_H       (REG_LPLL_BASE + 0x1B)
#define  REG_LPLL_0E_L       (REG_LPLL_BASE + 0x1C)
#define  REG_LPLL_0E_H       (REG_LPLL_BASE + 0x1D)
#define  REG_LPLL_0F_L       (REG_LPLL_BASE + 0x1E)
#define  REG_LPLL_0F_H       (REG_LPLL_BASE + 0x1F)
#define  REG_LPLL_10_L       (REG_LPLL_BASE + 0x20)
#define  REG_LPLL_10_H       (REG_LPLL_BASE + 0x21)
#define  REG_LPLL_11_L       (REG_LPLL_BASE + 0x22)
#define  REG_LPLL_11_H       (REG_LPLL_BASE + 0x23)
#define  REG_LPLL_12_L       (REG_LPLL_BASE + 0x24)
#define  REG_LPLL_12_H       (REG_LPLL_BASE + 0x25)
#define  REG_LPLL_13_L       (REG_LPLL_BASE + 0x26)
#define  REG_LPLL_13_H       (REG_LPLL_BASE + 0x27)
#define  REG_LPLL_14_L       (REG_LPLL_BASE + 0x28)
#define  REG_LPLL_14_H       (REG_LPLL_BASE + 0x29)
#define  REG_LPLL_15_L       (REG_LPLL_BASE + 0x2A)
#define  REG_LPLL_15_H       (REG_LPLL_BASE + 0x2B)
#define  REG_LPLL_16_L       (REG_LPLL_BASE + 0x2C)
#define  REG_LPLL_16_H       (REG_LPLL_BASE + 0x2D)
#define  REG_LPLL_17_L       (REG_LPLL_BASE + 0x2E)
#define  REG_LPLL_17_H       (REG_LPLL_BASE + 0x2F)
#define  REG_LPLL_18_L       (REG_LPLL_BASE + 0x30)
#define  REG_LPLL_18_H       (REG_LPLL_BASE + 0x31)
#define  REG_LPLL_19_L       (REG_LPLL_BASE + 0x32)
#define  REG_LPLL_19_H       (REG_LPLL_BASE + 0x33)
#define  REG_LPLL_1A_L       (REG_LPLL_BASE + 0x34)
#define  REG_LPLL_1A_H       (REG_LPLL_BASE + 0x35)
#define  REG_LPLL_1B_L       (REG_LPLL_BASE + 0x36)
#define  REG_LPLL_1B_H       (REG_LPLL_BASE + 0x37)
#define  REG_LPLL_1C_L       (REG_LPLL_BASE + 0x38)
#define  REG_LPLL_1C_H       (REG_LPLL_BASE + 0x39)
#define  REG_LPLL_1D_L       (REG_LPLL_BASE + 0x3A)
#define  REG_LPLL_1D_H       (REG_LPLL_BASE + 0x3B)
#define  REG_LPLL_1E_L       (REG_LPLL_BASE + 0x3C)
#define  REG_LPLL_1E_H       (REG_LPLL_BASE + 0x3D)
#define  REG_LPLL_1F_L       (REG_LPLL_BASE + 0x3E)
#define  REG_LPLL_1F_H       (REG_LPLL_BASE + 0x3F)
#define  REG_LPLL_20_L       (REG_LPLL_BASE + 0x40)
#define  REG_LPLL_20_H       (REG_LPLL_BASE + 0x41)
#define  REG_LPLL_21_L       (REG_LPLL_BASE + 0x42)
#define  REG_LPLL_21_H       (REG_LPLL_BASE + 0x43)
#define  REG_LPLL_22_L       (REG_LPLL_BASE + 0x44)
#define  REG_LPLL_22_H       (REG_LPLL_BASE + 0x45)
#define  REG_LPLL_23_L       (REG_LPLL_BASE + 0x46)
#define  REG_LPLL_23_H       (REG_LPLL_BASE + 0x47)
#define  REG_LPLL_24_L       (REG_LPLL_BASE + 0x48)
#define  REG_LPLL_24_H       (REG_LPLL_BASE + 0x49)
#define  REG_LPLL_25_L       (REG_LPLL_BASE + 0x4A)
#define  REG_LPLL_25_H       (REG_LPLL_BASE + 0x4B)
#define  REG_LPLL_26_L       (REG_LPLL_BASE + 0x4C)
#define  REG_LPLL_26_H       (REG_LPLL_BASE + 0x4D)
#define  REG_LPLL_27_L       (REG_LPLL_BASE + 0x4E)
#define  REG_LPLL_27_H       (REG_LPLL_BASE + 0x4F)
#define  REG_LPLL_28_L       (REG_LPLL_BASE + 0x50)
#define  REG_LPLL_28_H       (REG_LPLL_BASE + 0x51)
#define  REG_LPLL_29_L       (REG_LPLL_BASE + 0x52)
#define  REG_LPLL_29_H       (REG_LPLL_BASE + 0x53)
#define  REG_LPLL_2A_L       (REG_LPLL_BASE + 0x54)
#define  REG_LPLL_2A_H       (REG_LPLL_BASE + 0x55)
#define  REG_LPLL_2B_L       (REG_LPLL_BASE + 0x56)
#define  REG_LPLL_2B_H       (REG_LPLL_BASE + 0x57)
#define  REG_LPLL_2C_L       (REG_LPLL_BASE + 0x58)
#define  REG_LPLL_2C_H       (REG_LPLL_BASE + 0x59)
#define  REG_LPLL_2D_L       (REG_LPLL_BASE + 0x5A)
#define  REG_LPLL_2D_H       (REG_LPLL_BASE + 0x5B)
#define  REG_LPLL_2E_L       (REG_LPLL_BASE + 0x5C)
#define  REG_LPLL_2E_H       (REG_LPLL_BASE + 0x5D)
#define  REG_LPLL_2F_L       (REG_LPLL_BASE + 0x5E)
#define  REG_LPLL_2F_H       (REG_LPLL_BASE + 0x5F)
#define  REG_LPLL_30_L       (REG_LPLL_BASE + 0x60)
#define  REG_LPLL_30_H       (REG_LPLL_BASE + 0x61)
#define  REG_LPLL_31_L       (REG_LPLL_BASE + 0x62)
#define  REG_LPLL_31_H       (REG_LPLL_BASE + 0x63)
#define  REG_LPLL_32_L       (REG_LPLL_BASE + 0x64)
#define  REG_LPLL_32_H       (REG_LPLL_BASE + 0x65)
#define  REG_LPLL_33_L       (REG_LPLL_BASE + 0x66)
#define  REG_LPLL_33_H       (REG_LPLL_BASE + 0x67)
#define  REG_LPLL_34_L       (REG_LPLL_BASE + 0x68)
#define  REG_LPLL_34_H       (REG_LPLL_BASE + 0x69)
#define  REG_LPLL_35_L       (REG_LPLL_BASE + 0x6A)
#define  REG_LPLL_35_H       (REG_LPLL_BASE + 0x6B)
#define  REG_LPLL_36_L       (REG_LPLL_BASE + 0x6C)
#define  REG_LPLL_36_H       (REG_LPLL_BASE + 0x6D)
#define  REG_LPLL_37_L       (REG_LPLL_BASE + 0x6E)
#define  REG_LPLL_37_H       (REG_LPLL_BASE + 0x6F)
#define  REG_LPLL_38_L       (REG_LPLL_BASE + 0x70)
#define  REG_LPLL_38_H       (REG_LPLL_BASE + 0x71)
#define  REG_LPLL_39_L       (REG_LPLL_BASE + 0x72)
#define  REG_LPLL_39_H       (REG_LPLL_BASE + 0x73)
#define  REG_LPLL_3A_L       (REG_LPLL_BASE + 0x74)
#define  REG_LPLL_3A_H       (REG_LPLL_BASE + 0x75)
#define  REG_LPLL_3B_L       (REG_LPLL_BASE + 0x76)
#define  REG_LPLL_3B_H       (REG_LPLL_BASE + 0x77)
#define  REG_LPLL_3C_L       (REG_LPLL_BASE + 0x78)
#define  REG_LPLL_3C_H       (REG_LPLL_BASE + 0x79)
#define  REG_LPLL_3D_L       (REG_LPLL_BASE + 0x7A)
#define  REG_LPLL_3D_H       (REG_LPLL_BASE + 0x7B)
#define  REG_LPLL_3E_L       (REG_LPLL_BASE + 0x7C)
#define  REG_LPLL_3E_H       (REG_LPLL_BASE + 0x7D)
#define  REG_LPLL_3F_L       (REG_LPLL_BASE + 0x7E)
#define  REG_LPLL_3F_H       (REG_LPLL_BASE + 0x7F)
#define  REG_LPLL_40_L       (REG_LPLL_BASE + 0x80)
#define  REG_LPLL_40_H       (REG_LPLL_BASE + 0x81)
#define  REG_LPLL_41_L       (REG_LPLL_BASE + 0x82)
#define  REG_LPLL_41_H       (REG_LPLL_BASE + 0x83)
#define  REG_LPLL_42_L       (REG_LPLL_BASE + 0x84)
#define  REG_LPLL_42_H       (REG_LPLL_BASE + 0x85)
#define  REG_LPLL_43_L       (REG_LPLL_BASE + 0x86)
#define  REG_LPLL_43_H       (REG_LPLL_BASE + 0x87)
#define  REG_LPLL_44_L       (REG_LPLL_BASE + 0x88)
#define  REG_LPLL_44_H       (REG_LPLL_BASE + 0x89)
#define  REG_LPLL_45_L       (REG_LPLL_BASE + 0x8A)
#define  REG_LPLL_45_H       (REG_LPLL_BASE + 0x8B)
#define  REG_LPLL_46_L       (REG_LPLL_BASE + 0x8C)
#define  REG_LPLL_46_H       (REG_LPLL_BASE + 0x8D)
#define  REG_LPLL_47_L       (REG_LPLL_BASE + 0x8E)
#define  REG_LPLL_47_H       (REG_LPLL_BASE + 0x8F)
#define  REG_LPLL_48_L       (REG_LPLL_BASE + 0x90)
#define  REG_LPLL_48_H       (REG_LPLL_BASE + 0x91)
#define  REG_LPLL_49_L       (REG_LPLL_BASE + 0x92)
#define  REG_LPLL_49_H       (REG_LPLL_BASE + 0x93)
#define  REG_LPLL_4A_L       (REG_LPLL_BASE + 0x94)
#define  REG_LPLL_4A_H       (REG_LPLL_BASE + 0x95)
#define  REG_LPLL_4B_L       (REG_LPLL_BASE + 0x96)
#define  REG_LPLL_4B_H       (REG_LPLL_BASE + 0x97)
#define  REG_LPLL_4C_L       (REG_LPLL_BASE + 0x98)
#define  REG_LPLL_4C_H       (REG_LPLL_BASE + 0x99)
#define  REG_LPLL_4D_L       (REG_LPLL_BASE + 0x9A)
#define  REG_LPLL_4D_H       (REG_LPLL_BASE + 0x9B)
#define  REG_LPLL_4E_L       (REG_LPLL_BASE + 0x9C)
#define  REG_LPLL_4E_H       (REG_LPLL_BASE + 0x9D)
#define  REG_LPLL_4F_L       (REG_LPLL_BASE + 0x9E)
#define  REG_LPLL_4F_H       (REG_LPLL_BASE + 0x9F)
#define  REG_LPLL_50_L       (REG_LPLL_BASE + 0xA0)
#define  REG_LPLL_50_H       (REG_LPLL_BASE + 0xA1)
#define  REG_LPLL_51_L       (REG_LPLL_BASE + 0xA2)
#define  REG_LPLL_51_H       (REG_LPLL_BASE + 0xA3)
#define  REG_LPLL_52_L       (REG_LPLL_BASE + 0xA4)
#define  REG_LPLL_52_H       (REG_LPLL_BASE + 0xA5)
#define  REG_LPLL_53_L       (REG_LPLL_BASE + 0xA6)
#define  REG_LPLL_53_H       (REG_LPLL_BASE + 0xA7)
#define  REG_LPLL_54_L       (REG_LPLL_BASE + 0xA8)
#define  REG_LPLL_54_H       (REG_LPLL_BASE + 0xA9)
#define  REG_LPLL_55_L       (REG_LPLL_BASE + 0xAA)
#define  REG_LPLL_55_H       (REG_LPLL_BASE + 0xAB)
#define  REG_LPLL_56_L       (REG_LPLL_BASE + 0xAC)
#define  REG_LPLL_56_H       (REG_LPLL_BASE + 0xAD)
#define  REG_LPLL_57_L       (REG_LPLL_BASE + 0xAE)
#define  REG_LPLL_57_H       (REG_LPLL_BASE + 0xAF)
#define  REG_LPLL_58_L       (REG_LPLL_BASE + 0xB0)
#define  REG_LPLL_58_H       (REG_LPLL_BASE + 0xB1)
#define  REG_LPLL_59_L       (REG_LPLL_BASE + 0xB2)
#define  REG_LPLL_59_H       (REG_LPLL_BASE + 0xB3)
#define  REG_LPLL_5A_L       (REG_LPLL_BASE + 0xB4)
#define  REG_LPLL_5A_H       (REG_LPLL_BASE + 0xB5)
#define  REG_LPLL_5B_L       (REG_LPLL_BASE + 0xB6)
#define  REG_LPLL_5B_H       (REG_LPLL_BASE + 0xB7)
#define  REG_LPLL_5C_L       (REG_LPLL_BASE + 0xB8)
#define  REG_LPLL_5C_H       (REG_LPLL_BASE + 0xB9)
#define  REG_LPLL_5D_L       (REG_LPLL_BASE + 0xBA)
#define  REG_LPLL_5D_H       (REG_LPLL_BASE + 0xBB)
#define  REG_LPLL_5E_L       (REG_LPLL_BASE + 0xBC)
#define  REG_LPLL_5E_H       (REG_LPLL_BASE + 0xBD)
#define  REG_LPLL_5F_L       (REG_LPLL_BASE + 0xBE)
#define  REG_LPLL_5F_H       (REG_LPLL_BASE + 0xBF)
#define  REG_LPLL_60_L       (REG_LPLL_BASE + 0xC0)
#define  REG_LPLL_60_H       (REG_LPLL_BASE + 0xC1)
#define  REG_LPLL_61_L       (REG_LPLL_BASE + 0xC2)
#define  REG_LPLL_61_H       (REG_LPLL_BASE + 0xC3)
#define  REG_LPLL_62_L       (REG_LPLL_BASE + 0xC4)
#define  REG_LPLL_62_H       (REG_LPLL_BASE + 0xC5)
#define  REG_LPLL_63_L       (REG_LPLL_BASE + 0xC6)
#define  REG_LPLL_63_H       (REG_LPLL_BASE + 0xC7)
#define  REG_LPLL_64_L       (REG_LPLL_BASE + 0xC8)
#define  REG_LPLL_64_H       (REG_LPLL_BASE + 0xC9)
#define  REG_LPLL_65_L       (REG_LPLL_BASE + 0xCA)
#define  REG_LPLL_65_H       (REG_LPLL_BASE + 0xCB)
#define  REG_LPLL_66_L       (REG_LPLL_BASE + 0xCC)
#define  REG_LPLL_66_H       (REG_LPLL_BASE + 0xCD)
#define  REG_LPLL_67_L       (REG_LPLL_BASE + 0xCE)
#define  REG_LPLL_67_H       (REG_LPLL_BASE + 0xCF)
#define  REG_LPLL_68_L       (REG_LPLL_BASE + 0xD0)
#define  REG_LPLL_68_H       (REG_LPLL_BASE + 0xD1)
#define  REG_LPLL_69_L       (REG_LPLL_BASE + 0xD2)
#define  REG_LPLL_69_H       (REG_LPLL_BASE + 0xD3)
#define  REG_LPLL_6A_L       (REG_LPLL_BASE + 0xD4)
#define  REG_LPLL_6A_H       (REG_LPLL_BASE + 0xD5)
#define  REG_LPLL_6B_L       (REG_LPLL_BASE + 0xD6)
#define  REG_LPLL_6B_H       (REG_LPLL_BASE + 0xD7)
#define  REG_LPLL_6C_L       (REG_LPLL_BASE + 0xD8)
#define  REG_LPLL_6C_H       (REG_LPLL_BASE + 0xD9)
#define  REG_LPLL_6D_L       (REG_LPLL_BASE + 0xDA)
#define  REG_LPLL_6D_H       (REG_LPLL_BASE + 0xDB)
#define  REG_LPLL_6E_L       (REG_LPLL_BASE + 0xDC)
#define  REG_LPLL_6E_H       (REG_LPLL_BASE + 0xDD)
#define  REG_LPLL_6F_L       (REG_LPLL_BASE + 0xDE)
#define  REG_LPLL_6F_H       (REG_LPLL_BASE + 0xDF)
#define  REG_LPLL_70_L       (REG_LPLL_BASE + 0xE0)
#define  REG_LPLL_70_H       (REG_LPLL_BASE + 0xE1)
#define  REG_LPLL_71_L       (REG_LPLL_BASE + 0xE2)
#define  REG_LPLL_71_H       (REG_LPLL_BASE + 0xE3)
#define  REG_LPLL_72_L       (REG_LPLL_BASE + 0xE4)
#define  REG_LPLL_72_H       (REG_LPLL_BASE + 0xE5)
#define  REG_LPLL_73_L       (REG_LPLL_BASE + 0xE6)
#define  REG_LPLL_73_H       (REG_LPLL_BASE + 0xE7)
#define  REG_LPLL_74_L       (REG_LPLL_BASE + 0xE8)
#define  REG_LPLL_74_H       (REG_LPLL_BASE + 0xE9)
#define  REG_LPLL_75_L       (REG_LPLL_BASE + 0xEA)
#define  REG_LPLL_75_H       (REG_LPLL_BASE + 0xEB)
#define  REG_LPLL_76_L       (REG_LPLL_BASE + 0xEC)
#define  REG_LPLL_76_H       (REG_LPLL_BASE + 0xED)
#define  REG_LPLL_77_L       (REG_LPLL_BASE + 0xEE)
#define  REG_LPLL_77_H       (REG_LPLL_BASE + 0xEF)
#define  REG_LPLL_78_L       (REG_LPLL_BASE + 0xF0)
#define  REG_LPLL_78_H       (REG_LPLL_BASE + 0xF1)
#define  REG_LPLL_79_L       (REG_LPLL_BASE + 0xF2)
#define  REG_LPLL_79_H       (REG_LPLL_BASE + 0xF3)
#define  REG_LPLL_7A_L       (REG_LPLL_BASE + 0xF4)
#define  REG_LPLL_7A_H       (REG_LPLL_BASE + 0xF5)
#define  REG_LPLL_7B_L       (REG_LPLL_BASE + 0xF6)
#define  REG_LPLL_7B_H       (REG_LPLL_BASE + 0xF7)
#define  REG_LPLL_7C_L       (REG_LPLL_BASE + 0xF8)
#define  REG_LPLL_7C_H       (REG_LPLL_BASE + 0xF9)
#define  REG_LPLL_7D_L       (REG_LPLL_BASE + 0xFA)
#define  REG_LPLL_7D_H       (REG_LPLL_BASE + 0xFB)
#define  REG_LPLL_7E_L       (REG_LPLL_BASE + 0xFC)
#define  REG_LPLL_7E_H       (REG_LPLL_BASE + 0xFD)
#define  REG_LPLL_7F_L       (REG_LPLL_BASE + 0xFE)
#define  REG_LPLL_7F_H       (REG_LPLL_BASE + 0xFF)

#define  REG_HAYDN_TOP_00_L       (REG_HAYDN_TOP_BASE + 0x00)
#define  REG_HAYDN_TOP_00_H       (REG_HAYDN_TOP_BASE + 0x01)
#define  REG_HAYDN_TOP_01_L       (REG_HAYDN_TOP_BASE + 0x02)
#define  REG_HAYDN_TOP_01_H       (REG_HAYDN_TOP_BASE + 0x03)
#define  REG_HAYDN_TOP_02_L       (REG_HAYDN_TOP_BASE + 0x04)
#define  REG_HAYDN_TOP_02_H       (REG_HAYDN_TOP_BASE + 0x05)
#define  REG_HAYDN_TOP_03_L       (REG_HAYDN_TOP_BASE + 0x06)
#define  REG_HAYDN_TOP_03_H       (REG_HAYDN_TOP_BASE + 0x07)
#define  REG_HAYDN_TOP_04_L       (REG_HAYDN_TOP_BASE + 0x08)
#define  REG_HAYDN_TOP_04_H       (REG_HAYDN_TOP_BASE + 0x09)
#define  REG_HAYDN_TOP_05_L       (REG_HAYDN_TOP_BASE + 0x0A)
#define  REG_HAYDN_TOP_05_H       (REG_HAYDN_TOP_BASE + 0x0B)
#define  REG_HAYDN_TOP_06_L       (REG_HAYDN_TOP_BASE + 0x0C)
#define  REG_HAYDN_TOP_06_H       (REG_HAYDN_TOP_BASE + 0x0D)
#define  REG_HAYDN_TOP_07_L       (REG_HAYDN_TOP_BASE + 0x0E)
#define  REG_HAYDN_TOP_07_H       (REG_HAYDN_TOP_BASE + 0x0F)
#define  REG_HAYDN_TOP_08_L       (REG_HAYDN_TOP_BASE + 0x10)
#define  REG_HAYDN_TOP_08_H       (REG_HAYDN_TOP_BASE + 0x11)
#define  REG_HAYDN_TOP_09_L       (REG_HAYDN_TOP_BASE + 0x12)
#define  REG_HAYDN_TOP_09_H       (REG_HAYDN_TOP_BASE + 0x13)
#define  REG_HAYDN_TOP_0A_L       (REG_HAYDN_TOP_BASE + 0x14)
#define  REG_HAYDN_TOP_0A_H       (REG_HAYDN_TOP_BASE + 0x15)
#define  REG_HAYDN_TOP_0B_L       (REG_HAYDN_TOP_BASE + 0x16)
#define  REG_HAYDN_TOP_0B_H       (REG_HAYDN_TOP_BASE + 0x17)
#define  REG_HAYDN_TOP_0C_L       (REG_HAYDN_TOP_BASE + 0x18)
#define  REG_HAYDN_TOP_0C_H       (REG_HAYDN_TOP_BASE + 0x19)
#define  REG_HAYDN_TOP_0D_L       (REG_HAYDN_TOP_BASE + 0x1A)
#define  REG_HAYDN_TOP_0D_H       (REG_HAYDN_TOP_BASE + 0x1B)
#define  REG_HAYDN_TOP_0E_L       (REG_HAYDN_TOP_BASE + 0x1C)
#define  REG_HAYDN_TOP_0E_H       (REG_HAYDN_TOP_BASE + 0x1D)
#define  REG_HAYDN_TOP_0F_L       (REG_HAYDN_TOP_BASE + 0x1E)
#define  REG_HAYDN_TOP_0F_H       (REG_HAYDN_TOP_BASE + 0x1F)
#define  REG_HAYDN_TOP_10_L       (REG_HAYDN_TOP_BASE + 0x20)
#define  REG_HAYDN_TOP_10_H       (REG_HAYDN_TOP_BASE + 0x21)
#define  REG_HAYDN_TOP_11_L       (REG_HAYDN_TOP_BASE + 0x22)
#define  REG_HAYDN_TOP_11_H       (REG_HAYDN_TOP_BASE + 0x23)
#define  REG_HAYDN_TOP_12_L       (REG_HAYDN_TOP_BASE + 0x24)
#define  REG_HAYDN_TOP_12_H       (REG_HAYDN_TOP_BASE + 0x25)
#define  REG_HAYDN_TOP_13_L       (REG_HAYDN_TOP_BASE + 0x26)
#define  REG_HAYDN_TOP_13_H       (REG_HAYDN_TOP_BASE + 0x27)
#define  REG_HAYDN_TOP_14_L       (REG_HAYDN_TOP_BASE + 0x28)
#define  REG_HAYDN_TOP_14_H       (REG_HAYDN_TOP_BASE + 0x29)
#define  REG_HAYDN_TOP_15_L       (REG_HAYDN_TOP_BASE + 0x2A)
#define  REG_HAYDN_TOP_15_H       (REG_HAYDN_TOP_BASE + 0x2B)
#define  REG_HAYDN_TOP_16_L       (REG_HAYDN_TOP_BASE + 0x2C)
#define  REG_HAYDN_TOP_16_H       (REG_HAYDN_TOP_BASE + 0x2D)
#define  REG_HAYDN_TOP_17_L       (REG_HAYDN_TOP_BASE + 0x2E)
#define  REG_HAYDN_TOP_17_H       (REG_HAYDN_TOP_BASE + 0x2F)
#define  REG_HAYDN_TOP_18_L       (REG_HAYDN_TOP_BASE + 0x30)
#define  REG_HAYDN_TOP_18_H       (REG_HAYDN_TOP_BASE + 0x31)
#define  REG_HAYDN_TOP_19_L       (REG_HAYDN_TOP_BASE + 0x32)
#define  REG_HAYDN_TOP_19_H       (REG_HAYDN_TOP_BASE + 0x33)
#define  REG_HAYDN_TOP_1A_L       (REG_HAYDN_TOP_BASE + 0x34)
#define  REG_HAYDN_TOP_1A_H       (REG_HAYDN_TOP_BASE + 0x35)
#define  REG_HAYDN_TOP_1B_L       (REG_HAYDN_TOP_BASE + 0x36)
#define  REG_HAYDN_TOP_1B_H       (REG_HAYDN_TOP_BASE + 0x37)
#define  REG_HAYDN_TOP_1C_L       (REG_HAYDN_TOP_BASE + 0x38)
#define  REG_HAYDN_TOP_1C_H       (REG_HAYDN_TOP_BASE + 0x39)
#define  REG_HAYDN_TOP_1D_L       (REG_HAYDN_TOP_BASE + 0x3A)
#define  REG_HAYDN_TOP_1D_H       (REG_HAYDN_TOP_BASE + 0x3B)
#define  REG_HAYDN_TOP_1E_L       (REG_HAYDN_TOP_BASE + 0x3C)
#define  REG_HAYDN_TOP_1E_H       (REG_HAYDN_TOP_BASE + 0x3D)
#define  REG_HAYDN_TOP_1F_L       (REG_HAYDN_TOP_BASE + 0x3E)
#define  REG_HAYDN_TOP_1F_H       (REG_HAYDN_TOP_BASE + 0x3F)
#define  REG_HAYDN_TOP_20_L       (REG_HAYDN_TOP_BASE + 0x40)
#define  REG_HAYDN_TOP_20_H       (REG_HAYDN_TOP_BASE + 0x41)
#define  REG_HAYDN_TOP_21_L       (REG_HAYDN_TOP_BASE + 0x42)
#define  REG_HAYDN_TOP_21_H       (REG_HAYDN_TOP_BASE + 0x43)
#define  REG_HAYDN_TOP_22_L       (REG_HAYDN_TOP_BASE + 0x44)
#define  REG_HAYDN_TOP_22_H       (REG_HAYDN_TOP_BASE + 0x45)
#define  REG_HAYDN_TOP_23_L       (REG_HAYDN_TOP_BASE + 0x46)
#define  REG_HAYDN_TOP_23_H       (REG_HAYDN_TOP_BASE + 0x47)
#define  REG_HAYDN_TOP_24_L       (REG_HAYDN_TOP_BASE + 0x48)
#define  REG_HAYDN_TOP_24_H       (REG_HAYDN_TOP_BASE + 0x49)
#define  REG_HAYDN_TOP_25_L       (REG_HAYDN_TOP_BASE + 0x4A)
#define  REG_HAYDN_TOP_25_H       (REG_HAYDN_TOP_BASE + 0x4B)
#define  REG_HAYDN_TOP_26_L       (REG_HAYDN_TOP_BASE + 0x4C)
#define  REG_HAYDN_TOP_26_H       (REG_HAYDN_TOP_BASE + 0x4D)
#define  REG_HAYDN_TOP_27_L       (REG_HAYDN_TOP_BASE + 0x4E)
#define  REG_HAYDN_TOP_27_H       (REG_HAYDN_TOP_BASE + 0x4F)
#define  REG_HAYDN_TOP_28_L       (REG_HAYDN_TOP_BASE + 0x50)
#define  REG_HAYDN_TOP_28_H       (REG_HAYDN_TOP_BASE + 0x51)
#define  REG_HAYDN_TOP_29_L       (REG_HAYDN_TOP_BASE + 0x52)
#define  REG_HAYDN_TOP_29_H       (REG_HAYDN_TOP_BASE + 0x53)
#define  REG_HAYDN_TOP_2A_L       (REG_HAYDN_TOP_BASE + 0x54)
#define  REG_HAYDN_TOP_2A_H       (REG_HAYDN_TOP_BASE + 0x55)
#define  REG_HAYDN_TOP_2B_L       (REG_HAYDN_TOP_BASE + 0x56)
#define  REG_HAYDN_TOP_2B_H       (REG_HAYDN_TOP_BASE + 0x57)
#define  REG_HAYDN_TOP_2C_L       (REG_HAYDN_TOP_BASE + 0x58)
#define  REG_HAYDN_TOP_2C_H       (REG_HAYDN_TOP_BASE + 0x59)
#define  REG_HAYDN_TOP_2D_L       (REG_HAYDN_TOP_BASE + 0x5A)
#define  REG_HAYDN_TOP_2D_H       (REG_HAYDN_TOP_BASE + 0x5B)
#define  REG_HAYDN_TOP_2E_L       (REG_HAYDN_TOP_BASE + 0x5C)
#define  REG_HAYDN_TOP_2E_H       (REG_HAYDN_TOP_BASE + 0x5D)
#define  REG_HAYDN_TOP_2F_L       (REG_HAYDN_TOP_BASE + 0x5E)
#define  REG_HAYDN_TOP_2F_H       (REG_HAYDN_TOP_BASE + 0x5F)
#define  REG_HAYDN_TOP_30_L       (REG_HAYDN_TOP_BASE + 0x60)
#define  REG_HAYDN_TOP_30_H       (REG_HAYDN_TOP_BASE + 0x61)
#define  REG_HAYDN_TOP_31_L       (REG_HAYDN_TOP_BASE + 0x62)
#define  REG_HAYDN_TOP_31_H       (REG_HAYDN_TOP_BASE + 0x63)
#define  REG_HAYDN_TOP_32_L       (REG_HAYDN_TOP_BASE + 0x64)
#define  REG_HAYDN_TOP_32_H       (REG_HAYDN_TOP_BASE + 0x65)
#define  REG_HAYDN_TOP_33_L       (REG_HAYDN_TOP_BASE + 0x66)
#define  REG_HAYDN_TOP_33_H       (REG_HAYDN_TOP_BASE + 0x67)
#define  REG_HAYDN_TOP_34_L       (REG_HAYDN_TOP_BASE + 0x68)
#define  REG_HAYDN_TOP_34_H       (REG_HAYDN_TOP_BASE + 0x69)
#define  REG_HAYDN_TOP_35_L       (REG_HAYDN_TOP_BASE + 0x6A)
#define  REG_HAYDN_TOP_35_H       (REG_HAYDN_TOP_BASE + 0x6B)
#define  REG_HAYDN_TOP_36_L       (REG_HAYDN_TOP_BASE + 0x6C)
#define  REG_HAYDN_TOP_36_H       (REG_HAYDN_TOP_BASE + 0x6D)
#define  REG_HAYDN_TOP_37_L       (REG_HAYDN_TOP_BASE + 0x6E)
#define  REG_HAYDN_TOP_37_H       (REG_HAYDN_TOP_BASE + 0x6F)
#define  REG_HAYDN_TOP_38_L       (REG_HAYDN_TOP_BASE + 0x70)
#define  REG_HAYDN_TOP_38_H       (REG_HAYDN_TOP_BASE + 0x71)
#define  REG_HAYDN_TOP_39_L       (REG_HAYDN_TOP_BASE + 0x72)
#define  REG_HAYDN_TOP_39_H       (REG_HAYDN_TOP_BASE + 0x73)
#define  REG_HAYDN_TOP_3A_L       (REG_HAYDN_TOP_BASE + 0x74)
#define  REG_HAYDN_TOP_3A_H       (REG_HAYDN_TOP_BASE + 0x75)
#define  REG_HAYDN_TOP_3B_L       (REG_HAYDN_TOP_BASE + 0x76)
#define  REG_HAYDN_TOP_3B_H       (REG_HAYDN_TOP_BASE + 0x77)
#define  REG_HAYDN_TOP_3C_L       (REG_HAYDN_TOP_BASE + 0x78)
#define  REG_HAYDN_TOP_3C_H       (REG_HAYDN_TOP_BASE + 0x79)
#define  REG_HAYDN_TOP_3D_L       (REG_HAYDN_TOP_BASE + 0x7A)
#define  REG_HAYDN_TOP_3D_H       (REG_HAYDN_TOP_BASE + 0x7B)
#define  REG_HAYDN_TOP_3E_L       (REG_HAYDN_TOP_BASE + 0x7C)
#define  REG_HAYDN_TOP_3E_H       (REG_HAYDN_TOP_BASE + 0x7D)
#define  REG_HAYDN_TOP_3F_L       (REG_HAYDN_TOP_BASE + 0x7E)
#define  REG_HAYDN_TOP_3F_H       (REG_HAYDN_TOP_BASE + 0x7F)
#define  REG_HAYDN_TOP_40_L       (REG_HAYDN_TOP_BASE + 0x80)
#define  REG_HAYDN_TOP_40_H       (REG_HAYDN_TOP_BASE + 0x81)
#define  REG_HAYDN_TOP_41_L       (REG_HAYDN_TOP_BASE + 0x82)
#define  REG_HAYDN_TOP_41_H       (REG_HAYDN_TOP_BASE + 0x83)
#define  REG_HAYDN_TOP_42_L       (REG_HAYDN_TOP_BASE + 0x84)
#define  REG_HAYDN_TOP_42_H       (REG_HAYDN_TOP_BASE + 0x85)
#define  REG_HAYDN_TOP_43_L       (REG_HAYDN_TOP_BASE + 0x86)
#define  REG_HAYDN_TOP_43_H       (REG_HAYDN_TOP_BASE + 0x87)
#define  REG_HAYDN_TOP_44_L       (REG_HAYDN_TOP_BASE + 0x88)
#define  REG_HAYDN_TOP_44_H       (REG_HAYDN_TOP_BASE + 0x89)
#define  REG_HAYDN_TOP_45_L       (REG_HAYDN_TOP_BASE + 0x8A)
#define  REG_HAYDN_TOP_45_H       (REG_HAYDN_TOP_BASE + 0x8B)
#define  REG_HAYDN_TOP_46_L       (REG_HAYDN_TOP_BASE + 0x8C)
#define  REG_HAYDN_TOP_46_H       (REG_HAYDN_TOP_BASE + 0x8D)
#define  REG_HAYDN_TOP_47_L       (REG_HAYDN_TOP_BASE + 0x8E)
#define  REG_HAYDN_TOP_47_H       (REG_HAYDN_TOP_BASE + 0x8F)
#define  REG_HAYDN_TOP_48_L       (REG_HAYDN_TOP_BASE + 0x90)
#define  REG_HAYDN_TOP_48_H       (REG_HAYDN_TOP_BASE + 0x91)
#define  REG_HAYDN_TOP_49_L       (REG_HAYDN_TOP_BASE + 0x92)
#define  REG_HAYDN_TOP_49_H       (REG_HAYDN_TOP_BASE + 0x93)
#define  REG_HAYDN_TOP_4A_L       (REG_HAYDN_TOP_BASE + 0x94)
#define  REG_HAYDN_TOP_4A_H       (REG_HAYDN_TOP_BASE + 0x95)
#define  REG_HAYDN_TOP_4B_L       (REG_HAYDN_TOP_BASE + 0x96)
#define  REG_HAYDN_TOP_4B_H       (REG_HAYDN_TOP_BASE + 0x97)
#define  REG_HAYDN_TOP_4C_L       (REG_HAYDN_TOP_BASE + 0x98)
#define  REG_HAYDN_TOP_4C_H       (REG_HAYDN_TOP_BASE + 0x99)
#define  REG_HAYDN_TOP_4D_L       (REG_HAYDN_TOP_BASE + 0x9A)
#define  REG_HAYDN_TOP_4D_H       (REG_HAYDN_TOP_BASE + 0x9B)
#define  REG_HAYDN_TOP_4E_L       (REG_HAYDN_TOP_BASE + 0x9C)
#define  REG_HAYDN_TOP_4E_H       (REG_HAYDN_TOP_BASE + 0x9D)
#define  REG_HAYDN_TOP_4F_L       (REG_HAYDN_TOP_BASE + 0x9E)
#define  REG_HAYDN_TOP_4F_H       (REG_HAYDN_TOP_BASE + 0x9F)
#define  REG_HAYDN_TOP_50_L       (REG_HAYDN_TOP_BASE + 0xA0)
#define  REG_HAYDN_TOP_50_H       (REG_HAYDN_TOP_BASE + 0xA1)
#define  REG_HAYDN_TOP_51_L       (REG_HAYDN_TOP_BASE + 0xA2)
#define  REG_HAYDN_TOP_51_H       (REG_HAYDN_TOP_BASE + 0xA3)
#define  REG_HAYDN_TOP_52_L       (REG_HAYDN_TOP_BASE + 0xA4)
#define  REG_HAYDN_TOP_52_H       (REG_HAYDN_TOP_BASE + 0xA5)
#define  REG_HAYDN_TOP_53_L       (REG_HAYDN_TOP_BASE + 0xA6)
#define  REG_HAYDN_TOP_53_H       (REG_HAYDN_TOP_BASE + 0xA7)
#define  REG_HAYDN_TOP_54_L       (REG_HAYDN_TOP_BASE + 0xA8)
#define  REG_HAYDN_TOP_54_H       (REG_HAYDN_TOP_BASE + 0xA9)
#define  REG_HAYDN_TOP_55_L       (REG_HAYDN_TOP_BASE + 0xAA)
#define  REG_HAYDN_TOP_55_H       (REG_HAYDN_TOP_BASE + 0xAB)
#define  REG_HAYDN_TOP_56_L       (REG_HAYDN_TOP_BASE + 0xAC)
#define  REG_HAYDN_TOP_56_H       (REG_HAYDN_TOP_BASE + 0xAD)
#define  REG_HAYDN_TOP_57_L       (REG_HAYDN_TOP_BASE + 0xAE)
#define  REG_HAYDN_TOP_57_H       (REG_HAYDN_TOP_BASE + 0xAF)
#define  REG_HAYDN_TOP_58_L       (REG_HAYDN_TOP_BASE + 0xB0)
#define  REG_HAYDN_TOP_58_H       (REG_HAYDN_TOP_BASE + 0xB1)
#define  REG_HAYDN_TOP_59_L       (REG_HAYDN_TOP_BASE + 0xB2)
#define  REG_HAYDN_TOP_59_H       (REG_HAYDN_TOP_BASE + 0xB3)
#define  REG_HAYDN_TOP_5A_L       (REG_HAYDN_TOP_BASE + 0xB4)
#define  REG_HAYDN_TOP_5A_H       (REG_HAYDN_TOP_BASE + 0xB5)
#define  REG_HAYDN_TOP_5B_L       (REG_HAYDN_TOP_BASE + 0xB6)
#define  REG_HAYDN_TOP_5B_H       (REG_HAYDN_TOP_BASE + 0xB7)
#define  REG_HAYDN_TOP_5C_L       (REG_HAYDN_TOP_BASE + 0xB8)
#define  REG_HAYDN_TOP_5C_H       (REG_HAYDN_TOP_BASE + 0xB9)
#define  REG_HAYDN_TOP_5D_L       (REG_HAYDN_TOP_BASE + 0xBA)
#define  REG_HAYDN_TOP_5D_H       (REG_HAYDN_TOP_BASE + 0xBB)
#define  REG_HAYDN_TOP_5E_L       (REG_HAYDN_TOP_BASE + 0xBC)
#define  REG_HAYDN_TOP_5E_H       (REG_HAYDN_TOP_BASE + 0xBD)
#define  REG_HAYDN_TOP_5F_L       (REG_HAYDN_TOP_BASE + 0xBE)
#define  REG_HAYDN_TOP_5F_H       (REG_HAYDN_TOP_BASE + 0xBF)
#define  REG_HAYDN_TOP_60_L       (REG_HAYDN_TOP_BASE + 0xC0)
#define  REG_HAYDN_TOP_60_H       (REG_HAYDN_TOP_BASE + 0xC1)
#define  REG_HAYDN_TOP_61_L       (REG_HAYDN_TOP_BASE + 0xC2)
#define  REG_HAYDN_TOP_61_H       (REG_HAYDN_TOP_BASE + 0xC3)
#define  REG_HAYDN_TOP_62_L       (REG_HAYDN_TOP_BASE + 0xC4)
#define  REG_HAYDN_TOP_62_H       (REG_HAYDN_TOP_BASE + 0xC5)
#define  REG_HAYDN_TOP_63_L       (REG_HAYDN_TOP_BASE + 0xC6)
#define  REG_HAYDN_TOP_63_H       (REG_HAYDN_TOP_BASE + 0xC7)
#define  REG_HAYDN_TOP_64_L       (REG_HAYDN_TOP_BASE + 0xC8)
#define  REG_HAYDN_TOP_64_H       (REG_HAYDN_TOP_BASE + 0xC9)
#define  REG_HAYDN_TOP_65_L       (REG_HAYDN_TOP_BASE + 0xCA)
#define  REG_HAYDN_TOP_65_H       (REG_HAYDN_TOP_BASE + 0xCB)
#define  REG_HAYDN_TOP_66_L       (REG_HAYDN_TOP_BASE + 0xCC)
#define  REG_HAYDN_TOP_66_H       (REG_HAYDN_TOP_BASE + 0xCD)
#define  REG_HAYDN_TOP_67_L       (REG_HAYDN_TOP_BASE + 0xCE)
#define  REG_HAYDN_TOP_67_H       (REG_HAYDN_TOP_BASE + 0xCF)
#define  REG_HAYDN_TOP_68_L       (REG_HAYDN_TOP_BASE + 0xD0)
#define  REG_HAYDN_TOP_68_H       (REG_HAYDN_TOP_BASE + 0xD1)
#define  REG_HAYDN_TOP_69_L       (REG_HAYDN_TOP_BASE + 0xD2)
#define  REG_HAYDN_TOP_69_H       (REG_HAYDN_TOP_BASE + 0xD3)
#define  REG_HAYDN_TOP_6A_L       (REG_HAYDN_TOP_BASE + 0xD4)
#define  REG_HAYDN_TOP_6A_H       (REG_HAYDN_TOP_BASE + 0xD5)
#define  REG_HAYDN_TOP_6B_L       (REG_HAYDN_TOP_BASE + 0xD6)
#define  REG_HAYDN_TOP_6B_H       (REG_HAYDN_TOP_BASE + 0xD7)
#define  REG_HAYDN_TOP_6C_L       (REG_HAYDN_TOP_BASE + 0xD8)
#define  REG_HAYDN_TOP_6C_H       (REG_HAYDN_TOP_BASE + 0xD9)
#define  REG_HAYDN_TOP_6D_L       (REG_HAYDN_TOP_BASE + 0xDA)
#define  REG_HAYDN_TOP_6D_H       (REG_HAYDN_TOP_BASE + 0xDB)
#define  REG_HAYDN_TOP_6E_L       (REG_HAYDN_TOP_BASE + 0xDC)
#define  REG_HAYDN_TOP_6E_H       (REG_HAYDN_TOP_BASE + 0xDD)
#define  REG_HAYDN_TOP_6F_L       (REG_HAYDN_TOP_BASE + 0xDE)
#define  REG_HAYDN_TOP_6F_H       (REG_HAYDN_TOP_BASE + 0xDF)
#define  REG_HAYDN_TOP_70_L       (REG_HAYDN_TOP_BASE + 0xE0)
#define  REG_HAYDN_TOP_70_H       (REG_HAYDN_TOP_BASE + 0xE1)
#define  REG_HAYDN_TOP_71_L       (REG_HAYDN_TOP_BASE + 0xE2)
#define  REG_HAYDN_TOP_71_H       (REG_HAYDN_TOP_BASE + 0xE3)
#define  REG_HAYDN_TOP_72_L       (REG_HAYDN_TOP_BASE + 0xE4)
#define  REG_HAYDN_TOP_72_H       (REG_HAYDN_TOP_BASE + 0xE5)
#define  REG_HAYDN_TOP_73_L       (REG_HAYDN_TOP_BASE + 0xE6)
#define  REG_HAYDN_TOP_73_H       (REG_HAYDN_TOP_BASE + 0xE7)
#define  REG_HAYDN_TOP_74_L       (REG_HAYDN_TOP_BASE + 0xE8)
#define  REG_HAYDN_TOP_74_H       (REG_HAYDN_TOP_BASE + 0xE9)
#define  REG_HAYDN_TOP_75_L       (REG_HAYDN_TOP_BASE + 0xEA)
#define  REG_HAYDN_TOP_75_H       (REG_HAYDN_TOP_BASE + 0xEB)
#define  REG_HAYDN_TOP_76_L       (REG_HAYDN_TOP_BASE + 0xEC)
#define  REG_HAYDN_TOP_76_H       (REG_HAYDN_TOP_BASE + 0xED)
#define  REG_HAYDN_TOP_77_L       (REG_HAYDN_TOP_BASE + 0xEE)
#define  REG_HAYDN_TOP_77_H       (REG_HAYDN_TOP_BASE + 0xEF)
#define  REG_HAYDN_TOP_78_L       (REG_HAYDN_TOP_BASE + 0xF0)
#define  REG_HAYDN_TOP_78_H       (REG_HAYDN_TOP_BASE + 0xF1)
#define  REG_HAYDN_TOP_79_L       (REG_HAYDN_TOP_BASE + 0xF2)
#define  REG_HAYDN_TOP_79_H       (REG_HAYDN_TOP_BASE + 0xF3)
#define  REG_HAYDN_TOP_7A_L       (REG_HAYDN_TOP_BASE + 0xF4)
#define  REG_HAYDN_TOP_7A_H       (REG_HAYDN_TOP_BASE + 0xF5)
#define  REG_HAYDN_TOP_7B_L       (REG_HAYDN_TOP_BASE + 0xF6)
#define  REG_HAYDN_TOP_7B_H       (REG_HAYDN_TOP_BASE + 0xF7)
#define  REG_HAYDN_TOP_7C_L       (REG_HAYDN_TOP_BASE + 0xF8)
#define  REG_HAYDN_TOP_7C_H       (REG_HAYDN_TOP_BASE + 0xF9)
#define  REG_HAYDN_TOP_7D_L       (REG_HAYDN_TOP_BASE + 0xFA)
#define  REG_HAYDN_TOP_7D_H       (REG_HAYDN_TOP_BASE + 0xFB)
#define  REG_HAYDN_TOP_7E_L       (REG_HAYDN_TOP_BASE + 0xFC)
#define  REG_HAYDN_TOP_7E_H       (REG_HAYDN_TOP_BASE + 0xFD)
#define  REG_HAYDN_TOP_7F_L       (REG_HAYDN_TOP_BASE + 0xFE)
#define  REG_HAYDN_TOP_7F_H       (REG_HAYDN_TOP_BASE + 0xFF)

#define  REG_PM_CEC_00_L       (REG_PM_CEC_BASE + 0x00)
#define  REG_PM_CEC_00_H       (REG_PM_CEC_BASE + 0x01)
#define  REG_PM_CEC_01_L       (REG_PM_CEC_BASE + 0x02)
#define  REG_PM_CEC_01_H       (REG_PM_CEC_BASE + 0x03)
#define  REG_PM_CEC_02_L       (REG_PM_CEC_BASE + 0x04)
#define  REG_PM_CEC_02_H       (REG_PM_CEC_BASE + 0x05)
#define  REG_PM_CEC_03_L       (REG_PM_CEC_BASE + 0x06)
#define  REG_PM_CEC_03_H       (REG_PM_CEC_BASE + 0x07)
#define  REG_PM_CEC_04_L       (REG_PM_CEC_BASE + 0x08)
#define  REG_PM_CEC_04_H       (REG_PM_CEC_BASE + 0x09)
#define  REG_PM_CEC_05_L       (REG_PM_CEC_BASE + 0x0A)
#define  REG_PM_CEC_05_H       (REG_PM_CEC_BASE + 0x0B)
#define  REG_PM_CEC_06_L       (REG_PM_CEC_BASE + 0x0C)
#define  REG_PM_CEC_06_H       (REG_PM_CEC_BASE + 0x0D)
#define  REG_PM_CEC_07_L       (REG_PM_CEC_BASE + 0x0E)
#define  REG_PM_CEC_07_H       (REG_PM_CEC_BASE + 0x0F)
#define  REG_PM_CEC_08_L       (REG_PM_CEC_BASE + 0x10)
#define  REG_PM_CEC_08_H       (REG_PM_CEC_BASE + 0x11)
#define  REG_PM_CEC_09_L       (REG_PM_CEC_BASE + 0x12)
#define  REG_PM_CEC_09_H       (REG_PM_CEC_BASE + 0x13)
#define  REG_PM_CEC_0A_L       (REG_PM_CEC_BASE + 0x14)
#define  REG_PM_CEC_0A_H       (REG_PM_CEC_BASE + 0x15)
#define  REG_PM_CEC_0B_L       (REG_PM_CEC_BASE + 0x16)
#define  REG_PM_CEC_0B_H       (REG_PM_CEC_BASE + 0x17)
#define  REG_PM_CEC_0C_L       (REG_PM_CEC_BASE + 0x18)
#define  REG_PM_CEC_0C_H       (REG_PM_CEC_BASE + 0x19)
#define  REG_PM_CEC_0D_L       (REG_PM_CEC_BASE + 0x1A)
#define  REG_PM_CEC_0D_H       (REG_PM_CEC_BASE + 0x1B)
#define  REG_PM_CEC_0E_L       (REG_PM_CEC_BASE + 0x1C)
#define  REG_PM_CEC_0E_H       (REG_PM_CEC_BASE + 0x1D)
#define  REG_PM_CEC_0F_L       (REG_PM_CEC_BASE + 0x1E)
#define  REG_PM_CEC_0F_H       (REG_PM_CEC_BASE + 0x1F)
#define  REG_PM_CEC_10_L       (REG_PM_CEC_BASE + 0x20)
#define  REG_PM_CEC_10_H       (REG_PM_CEC_BASE + 0x21)
#define  REG_PM_CEC_11_L       (REG_PM_CEC_BASE + 0x22)
#define  REG_PM_CEC_11_H       (REG_PM_CEC_BASE + 0x23)
#define  REG_PM_CEC_12_L       (REG_PM_CEC_BASE + 0x24)
#define  REG_PM_CEC_12_H       (REG_PM_CEC_BASE + 0x25)
#define  REG_PM_CEC_13_L       (REG_PM_CEC_BASE + 0x26)
#define  REG_PM_CEC_13_H       (REG_PM_CEC_BASE + 0x27)
#define  REG_PM_CEC_14_L       (REG_PM_CEC_BASE + 0x28)
#define  REG_PM_CEC_14_H       (REG_PM_CEC_BASE + 0x29)
#define  REG_PM_CEC_15_L       (REG_PM_CEC_BASE + 0x2A)
#define  REG_PM_CEC_15_H       (REG_PM_CEC_BASE + 0x2B)
#define  REG_PM_CEC_16_L       (REG_PM_CEC_BASE + 0x2C)
#define  REG_PM_CEC_16_H       (REG_PM_CEC_BASE + 0x2D)
#define  REG_PM_CEC_17_L       (REG_PM_CEC_BASE + 0x2E)
#define  REG_PM_CEC_17_H       (REG_PM_CEC_BASE + 0x2F)
#define  REG_PM_CEC_18_L       (REG_PM_CEC_BASE + 0x30)
#define  REG_PM_CEC_18_H       (REG_PM_CEC_BASE + 0x31)
#define  REG_PM_CEC_19_L       (REG_PM_CEC_BASE + 0x32)
#define  REG_PM_CEC_19_H       (REG_PM_CEC_BASE + 0x33)
#define  REG_PM_CEC_1A_L       (REG_PM_CEC_BASE + 0x34)
#define  REG_PM_CEC_1A_H       (REG_PM_CEC_BASE + 0x35)
#define  REG_PM_CEC_1B_L       (REG_PM_CEC_BASE + 0x36)
#define  REG_PM_CEC_1B_H       (REG_PM_CEC_BASE + 0x37)
#define  REG_PM_CEC_1C_L       (REG_PM_CEC_BASE + 0x38)
#define  REG_PM_CEC_1C_H       (REG_PM_CEC_BASE + 0x39)
#define  REG_PM_CEC_1D_L       (REG_PM_CEC_BASE + 0x3A)
#define  REG_PM_CEC_1D_H       (REG_PM_CEC_BASE + 0x3B)
#define  REG_PM_CEC_1E_L       (REG_PM_CEC_BASE + 0x3C)
#define  REG_PM_CEC_1E_H       (REG_PM_CEC_BASE + 0x3D)
#define  REG_PM_CEC_1F_L       (REG_PM_CEC_BASE + 0x3E)
#define  REG_PM_CEC_1F_H       (REG_PM_CEC_BASE + 0x3F)
#define  REG_PM_CEC_20_L       (REG_PM_CEC_BASE + 0x40)
#define  REG_PM_CEC_20_H       (REG_PM_CEC_BASE + 0x41)
#define  REG_PM_CEC_21_L       (REG_PM_CEC_BASE + 0x42)
#define  REG_PM_CEC_21_H       (REG_PM_CEC_BASE + 0x43)
#define  REG_PM_CEC_22_L       (REG_PM_CEC_BASE + 0x44)
#define  REG_PM_CEC_22_H       (REG_PM_CEC_BASE + 0x45)
#define  REG_PM_CEC_23_L       (REG_PM_CEC_BASE + 0x46)
#define  REG_PM_CEC_23_H       (REG_PM_CEC_BASE + 0x47)
#define  REG_PM_CEC_24_L       (REG_PM_CEC_BASE + 0x48)
#define  REG_PM_CEC_24_H       (REG_PM_CEC_BASE + 0x49)
#define  REG_PM_CEC_25_L       (REG_PM_CEC_BASE + 0x4A)
#define  REG_PM_CEC_25_H       (REG_PM_CEC_BASE + 0x4B)
#define  REG_PM_CEC_26_L       (REG_PM_CEC_BASE + 0x4C)
#define  REG_PM_CEC_26_H       (REG_PM_CEC_BASE + 0x4D)
#define  REG_PM_CEC_27_L       (REG_PM_CEC_BASE + 0x4E)
#define  REG_PM_CEC_27_H       (REG_PM_CEC_BASE + 0x4F)
#define  REG_PM_CEC_28_L       (REG_PM_CEC_BASE + 0x50)
#define  REG_PM_CEC_28_H       (REG_PM_CEC_BASE + 0x51)
#define  REG_PM_CEC_29_L       (REG_PM_CEC_BASE + 0x52)
#define  REG_PM_CEC_29_H       (REG_PM_CEC_BASE + 0x53)
#define  REG_PM_CEC_2A_L       (REG_PM_CEC_BASE + 0x54)
#define  REG_PM_CEC_2A_H       (REG_PM_CEC_BASE + 0x55)
#define  REG_PM_CEC_2B_L       (REG_PM_CEC_BASE + 0x56)
#define  REG_PM_CEC_2B_H       (REG_PM_CEC_BASE + 0x57)
#define  REG_PM_CEC_2C_L       (REG_PM_CEC_BASE + 0x58)
#define  REG_PM_CEC_2C_H       (REG_PM_CEC_BASE + 0x59)
#define  REG_PM_CEC_2D_L       (REG_PM_CEC_BASE + 0x5A)
#define  REG_PM_CEC_2D_H       (REG_PM_CEC_BASE + 0x5B)
#define  REG_PM_CEC_2E_L       (REG_PM_CEC_BASE + 0x5C)
#define  REG_PM_CEC_2E_H       (REG_PM_CEC_BASE + 0x5D)
#define  REG_PM_CEC_2F_L       (REG_PM_CEC_BASE + 0x5E)
#define  REG_PM_CEC_2F_H       (REG_PM_CEC_BASE + 0x5F)
#define  REG_PM_CEC_30_L       (REG_PM_CEC_BASE + 0x60)
#define  REG_PM_CEC_30_H       (REG_PM_CEC_BASE + 0x61)
#define  REG_PM_CEC_31_L       (REG_PM_CEC_BASE + 0x62)
#define  REG_PM_CEC_31_H       (REG_PM_CEC_BASE + 0x63)
#define  REG_PM_CEC_32_L       (REG_PM_CEC_BASE + 0x64)
#define  REG_PM_CEC_32_H       (REG_PM_CEC_BASE + 0x65)
#define  REG_PM_CEC_33_L       (REG_PM_CEC_BASE + 0x66)
#define  REG_PM_CEC_33_H       (REG_PM_CEC_BASE + 0x67)
#define  REG_PM_CEC_34_L       (REG_PM_CEC_BASE + 0x68)
#define  REG_PM_CEC_34_H       (REG_PM_CEC_BASE + 0x69)
#define  REG_PM_CEC_35_L       (REG_PM_CEC_BASE + 0x6A)
#define  REG_PM_CEC_35_H       (REG_PM_CEC_BASE + 0x6B)
#define  REG_PM_CEC_36_L       (REG_PM_CEC_BASE + 0x6C)
#define  REG_PM_CEC_36_H       (REG_PM_CEC_BASE + 0x6D)
#define  REG_PM_CEC_37_L       (REG_PM_CEC_BASE + 0x6E)
#define  REG_PM_CEC_37_H       (REG_PM_CEC_BASE + 0x6F)
#define  REG_PM_CEC_38_L       (REG_PM_CEC_BASE + 0x70)
#define  REG_PM_CEC_38_H       (REG_PM_CEC_BASE + 0x71)
#define  REG_PM_CEC_39_L       (REG_PM_CEC_BASE + 0x72)
#define  REG_PM_CEC_39_H       (REG_PM_CEC_BASE + 0x73)
#define  REG_PM_CEC_3A_L       (REG_PM_CEC_BASE + 0x74)
#define  REG_PM_CEC_3A_H       (REG_PM_CEC_BASE + 0x75)
#define  REG_PM_CEC_3B_L       (REG_PM_CEC_BASE + 0x76)
#define  REG_PM_CEC_3B_H       (REG_PM_CEC_BASE + 0x77)
#define  REG_PM_CEC_3C_L       (REG_PM_CEC_BASE + 0x78)
#define  REG_PM_CEC_3C_H       (REG_PM_CEC_BASE + 0x79)
#define  REG_PM_CEC_3D_L       (REG_PM_CEC_BASE + 0x7A)
#define  REG_PM_CEC_3D_H       (REG_PM_CEC_BASE + 0x7B)
#define  REG_PM_CEC_3E_L       (REG_PM_CEC_BASE + 0x7C)
#define  REG_PM_CEC_3E_H       (REG_PM_CEC_BASE + 0x7D)
#define  REG_PM_CEC_3F_L       (REG_PM_CEC_BASE + 0x7E)
#define  REG_PM_CEC_3F_H       (REG_PM_CEC_BASE + 0x7F)
#define  REG_PM_CEC_40_L       (REG_PM_CEC_BASE + 0x80)
#define  REG_PM_CEC_40_H       (REG_PM_CEC_BASE + 0x81)
#define  REG_PM_CEC_41_L       (REG_PM_CEC_BASE + 0x82)
#define  REG_PM_CEC_41_H       (REG_PM_CEC_BASE + 0x83)
#define  REG_PM_CEC_42_L       (REG_PM_CEC_BASE + 0x84)
#define  REG_PM_CEC_42_H       (REG_PM_CEC_BASE + 0x85)
#define  REG_PM_CEC_43_L       (REG_PM_CEC_BASE + 0x86)
#define  REG_PM_CEC_43_H       (REG_PM_CEC_BASE + 0x87)
#define  REG_PM_CEC_44_L       (REG_PM_CEC_BASE + 0x88)
#define  REG_PM_CEC_44_H       (REG_PM_CEC_BASE + 0x89)
#define  REG_PM_CEC_45_L       (REG_PM_CEC_BASE + 0x8A)
#define  REG_PM_CEC_45_H       (REG_PM_CEC_BASE + 0x8B)
#define  REG_PM_CEC_46_L       (REG_PM_CEC_BASE + 0x8C)
#define  REG_PM_CEC_46_H       (REG_PM_CEC_BASE + 0x8D)
#define  REG_PM_CEC_47_L       (REG_PM_CEC_BASE + 0x8E)
#define  REG_PM_CEC_47_H       (REG_PM_CEC_BASE + 0x8F)
#define  REG_PM_CEC_48_L       (REG_PM_CEC_BASE + 0x90)
#define  REG_PM_CEC_48_H       (REG_PM_CEC_BASE + 0x91)
#define  REG_PM_CEC_49_L       (REG_PM_CEC_BASE + 0x92)
#define  REG_PM_CEC_49_H       (REG_PM_CEC_BASE + 0x93)
#define  REG_PM_CEC_4A_L       (REG_PM_CEC_BASE + 0x94)
#define  REG_PM_CEC_4A_H       (REG_PM_CEC_BASE + 0x95)
#define  REG_PM_CEC_4B_L       (REG_PM_CEC_BASE + 0x96)
#define  REG_PM_CEC_4B_H       (REG_PM_CEC_BASE + 0x97)
#define  REG_PM_CEC_4C_L       (REG_PM_CEC_BASE + 0x98)
#define  REG_PM_CEC_4C_H       (REG_PM_CEC_BASE + 0x99)
#define  REG_PM_CEC_4D_L       (REG_PM_CEC_BASE + 0x9A)
#define  REG_PM_CEC_4D_H       (REG_PM_CEC_BASE + 0x9B)
#define  REG_PM_CEC_4E_L       (REG_PM_CEC_BASE + 0x9C)
#define  REG_PM_CEC_4E_H       (REG_PM_CEC_BASE + 0x9D)
#define  REG_PM_CEC_4F_L       (REG_PM_CEC_BASE + 0x9E)
#define  REG_PM_CEC_4F_H       (REG_PM_CEC_BASE + 0x9F)
#define  REG_PM_CEC_50_L       (REG_PM_CEC_BASE + 0xA0)
#define  REG_PM_CEC_50_H       (REG_PM_CEC_BASE + 0xA1)
#define  REG_PM_CEC_51_L       (REG_PM_CEC_BASE + 0xA2)
#define  REG_PM_CEC_51_H       (REG_PM_CEC_BASE + 0xA3)
#define  REG_PM_CEC_52_L       (REG_PM_CEC_BASE + 0xA4)
#define  REG_PM_CEC_52_H       (REG_PM_CEC_BASE + 0xA5)
#define  REG_PM_CEC_53_L       (REG_PM_CEC_BASE + 0xA6)
#define  REG_PM_CEC_53_H       (REG_PM_CEC_BASE + 0xA7)
#define  REG_PM_CEC_54_L       (REG_PM_CEC_BASE + 0xA8)
#define  REG_PM_CEC_54_H       (REG_PM_CEC_BASE + 0xA9)
#define  REG_PM_CEC_55_L       (REG_PM_CEC_BASE + 0xAA)
#define  REG_PM_CEC_55_H       (REG_PM_CEC_BASE + 0xAB)
#define  REG_PM_CEC_56_L       (REG_PM_CEC_BASE + 0xAC)
#define  REG_PM_CEC_56_H       (REG_PM_CEC_BASE + 0xAD)
#define  REG_PM_CEC_57_L       (REG_PM_CEC_BASE + 0xAE)
#define  REG_PM_CEC_57_H       (REG_PM_CEC_BASE + 0xAF)
#define  REG_PM_CEC_58_L       (REG_PM_CEC_BASE + 0xB0)
#define  REG_PM_CEC_58_H       (REG_PM_CEC_BASE + 0xB1)
#define  REG_PM_CEC_59_L       (REG_PM_CEC_BASE + 0xB2)
#define  REG_PM_CEC_59_H       (REG_PM_CEC_BASE + 0xB3)
#define  REG_PM_CEC_5A_L       (REG_PM_CEC_BASE + 0xB4)
#define  REG_PM_CEC_5A_H       (REG_PM_CEC_BASE + 0xB5)
#define  REG_PM_CEC_5B_L       (REG_PM_CEC_BASE + 0xB6)
#define  REG_PM_CEC_5B_H       (REG_PM_CEC_BASE + 0xB7)
#define  REG_PM_CEC_5C_L       (REG_PM_CEC_BASE + 0xB8)
#define  REG_PM_CEC_5C_H       (REG_PM_CEC_BASE + 0xB9)
#define  REG_PM_CEC_5D_L       (REG_PM_CEC_BASE + 0xBA)
#define  REG_PM_CEC_5D_H       (REG_PM_CEC_BASE + 0xBB)
#define  REG_PM_CEC_5E_L       (REG_PM_CEC_BASE + 0xBC)
#define  REG_PM_CEC_5E_H       (REG_PM_CEC_BASE + 0xBD)
#define  REG_PM_CEC_5F_L       (REG_PM_CEC_BASE + 0xBE)
#define  REG_PM_CEC_5F_H       (REG_PM_CEC_BASE + 0xBF)
#define  REG_PM_CEC_60_L       (REG_PM_CEC_BASE + 0xC0)
#define  REG_PM_CEC_60_H       (REG_PM_CEC_BASE + 0xC1)
#define  REG_PM_CEC_61_L       (REG_PM_CEC_BASE + 0xC2)
#define  REG_PM_CEC_61_H       (REG_PM_CEC_BASE + 0xC3)
#define  REG_PM_CEC_62_L       (REG_PM_CEC_BASE + 0xC4)
#define  REG_PM_CEC_62_H       (REG_PM_CEC_BASE + 0xC5)
#define  REG_PM_CEC_63_L       (REG_PM_CEC_BASE + 0xC6)
#define  REG_PM_CEC_63_H       (REG_PM_CEC_BASE + 0xC7)
#define  REG_PM_CEC_64_L       (REG_PM_CEC_BASE + 0xC8)
#define  REG_PM_CEC_64_H       (REG_PM_CEC_BASE + 0xC9)
#define  REG_PM_CEC_65_L       (REG_PM_CEC_BASE + 0xCA)
#define  REG_PM_CEC_65_H       (REG_PM_CEC_BASE + 0xCB)
#define  REG_PM_CEC_66_L       (REG_PM_CEC_BASE + 0xCC)
#define  REG_PM_CEC_66_H       (REG_PM_CEC_BASE + 0xCD)
#define  REG_PM_CEC_67_L       (REG_PM_CEC_BASE + 0xCE)
#define  REG_PM_CEC_67_H       (REG_PM_CEC_BASE + 0xCF)
#define  REG_PM_CEC_68_L       (REG_PM_CEC_BASE + 0xD0)
#define  REG_PM_CEC_68_H       (REG_PM_CEC_BASE + 0xD1)
#define  REG_PM_CEC_69_L       (REG_PM_CEC_BASE + 0xD2)
#define  REG_PM_CEC_69_H       (REG_PM_CEC_BASE + 0xD3)
#define  REG_PM_CEC_6A_L       (REG_PM_CEC_BASE + 0xD4)
#define  REG_PM_CEC_6A_H       (REG_PM_CEC_BASE + 0xD5)
#define  REG_PM_CEC_6B_L       (REG_PM_CEC_BASE + 0xD6)
#define  REG_PM_CEC_6B_H       (REG_PM_CEC_BASE + 0xD7)
#define  REG_PM_CEC_6C_L       (REG_PM_CEC_BASE + 0xD8)
#define  REG_PM_CEC_6C_H       (REG_PM_CEC_BASE + 0xD9)
#define  REG_PM_CEC_6D_L       (REG_PM_CEC_BASE + 0xDA)
#define  REG_PM_CEC_6D_H       (REG_PM_CEC_BASE + 0xDB)
#define  REG_PM_CEC_6E_L       (REG_PM_CEC_BASE + 0xDC)
#define  REG_PM_CEC_6E_H       (REG_PM_CEC_BASE + 0xDD)
#define  REG_PM_CEC_6F_L       (REG_PM_CEC_BASE + 0xDE)
#define  REG_PM_CEC_6F_H       (REG_PM_CEC_BASE + 0xDF)
#define  REG_PM_CEC_70_L       (REG_PM_CEC_BASE + 0xE0)
#define  REG_PM_CEC_70_H       (REG_PM_CEC_BASE + 0xE1)
#define  REG_PM_CEC_71_L       (REG_PM_CEC_BASE + 0xE2)
#define  REG_PM_CEC_71_H       (REG_PM_CEC_BASE + 0xE3)
#define  REG_PM_CEC_72_L       (REG_PM_CEC_BASE + 0xE4)
#define  REG_PM_CEC_72_H       (REG_PM_CEC_BASE + 0xE5)
#define  REG_PM_CEC_73_L       (REG_PM_CEC_BASE + 0xE6)
#define  REG_PM_CEC_73_H       (REG_PM_CEC_BASE + 0xE7)
#define  REG_PM_CEC_74_L       (REG_PM_CEC_BASE + 0xE8)
#define  REG_PM_CEC_74_H       (REG_PM_CEC_BASE + 0xE9)
#define  REG_PM_CEC_75_L       (REG_PM_CEC_BASE + 0xEA)
#define  REG_PM_CEC_75_H       (REG_PM_CEC_BASE + 0xEB)
#define  REG_PM_CEC_76_L       (REG_PM_CEC_BASE + 0xEC)
#define  REG_PM_CEC_76_H       (REG_PM_CEC_BASE + 0xED)
#define  REG_PM_CEC_77_L       (REG_PM_CEC_BASE + 0xEE)
#define  REG_PM_CEC_77_H       (REG_PM_CEC_BASE + 0xEF)
#define  REG_PM_CEC_78_L       (REG_PM_CEC_BASE + 0xF0)
#define  REG_PM_CEC_78_H       (REG_PM_CEC_BASE + 0xF1)
#define  REG_PM_CEC_79_L       (REG_PM_CEC_BASE + 0xF2)
#define  REG_PM_CEC_79_H       (REG_PM_CEC_BASE + 0xF3)
#define  REG_PM_CEC_7A_L       (REG_PM_CEC_BASE + 0xF4)
#define  REG_PM_CEC_7A_H       (REG_PM_CEC_BASE + 0xF5)
#define  REG_PM_CEC_7B_L       (REG_PM_CEC_BASE + 0xF6)
#define  REG_PM_CEC_7B_H       (REG_PM_CEC_BASE + 0xF7)
#define  REG_PM_CEC_7C_L       (REG_PM_CEC_BASE + 0xF8)
#define  REG_PM_CEC_7C_H       (REG_PM_CEC_BASE + 0xF9)
#define  REG_PM_CEC_7D_L       (REG_PM_CEC_BASE + 0xFA)
#define  REG_PM_CEC_7D_H       (REG_PM_CEC_BASE + 0xFB)
#define  REG_PM_CEC_7E_L       (REG_PM_CEC_BASE + 0xFC)
#define  REG_PM_CEC_7E_H       (REG_PM_CEC_BASE + 0xFD)
#define  REG_PM_CEC_7F_L       (REG_PM_CEC_BASE + 0xFE)
#define  REG_PM_CEC_7F_H       (REG_PM_CEC_BASE + 0xFF)

#define  REG_HDMITX_MISC_00_L       (REG_HDMITX_MISC_BASE + 0x00)
#define  REG_HDMITX_MISC_00_H       (REG_HDMITX_MISC_BASE + 0x01)
#define  REG_HDMITX_MISC_01_L       (REG_HDMITX_MISC_BASE + 0x02)
#define  REG_HDMITX_MISC_01_H       (REG_HDMITX_MISC_BASE + 0x03)
#define  REG_HDMITX_MISC_02_L       (REG_HDMITX_MISC_BASE + 0x04)
#define  REG_HDMITX_MISC_02_H       (REG_HDMITX_MISC_BASE + 0x05)
#define  REG_HDMITX_MISC_03_L       (REG_HDMITX_MISC_BASE + 0x06)
#define  REG_HDMITX_MISC_03_H       (REG_HDMITX_MISC_BASE + 0x07)
#define  REG_HDMITX_MISC_04_L       (REG_HDMITX_MISC_BASE + 0x08)
#define  REG_HDMITX_MISC_04_H       (REG_HDMITX_MISC_BASE + 0x09)
#define  REG_HDMITX_MISC_05_L       (REG_HDMITX_MISC_BASE + 0x0A)
#define  REG_HDMITX_MISC_05_H       (REG_HDMITX_MISC_BASE + 0x0B)
#define  REG_HDMITX_MISC_06_L       (REG_HDMITX_MISC_BASE + 0x0C)
#define  REG_HDMITX_MISC_06_H       (REG_HDMITX_MISC_BASE + 0x0D)
#define  REG_HDMITX_MISC_07_L       (REG_HDMITX_MISC_BASE + 0x0E)
#define  REG_HDMITX_MISC_07_H       (REG_HDMITX_MISC_BASE + 0x0F)
#define  REG_HDMITX_MISC_08_L       (REG_HDMITX_MISC_BASE + 0x10)
#define  REG_HDMITX_MISC_08_H       (REG_HDMITX_MISC_BASE + 0x11)
#define  REG_HDMITX_MISC_09_L       (REG_HDMITX_MISC_BASE + 0x12)
#define  REG_HDMITX_MISC_09_H       (REG_HDMITX_MISC_BASE + 0x13)
#define  REG_HDMITX_MISC_0A_L       (REG_HDMITX_MISC_BASE + 0x14)
#define  REG_HDMITX_MISC_0A_H       (REG_HDMITX_MISC_BASE + 0x15)
#define  REG_HDMITX_MISC_0B_L       (REG_HDMITX_MISC_BASE + 0x16)
#define  REG_HDMITX_MISC_0B_H       (REG_HDMITX_MISC_BASE + 0x17)
#define  REG_HDMITX_MISC_0C_L       (REG_HDMITX_MISC_BASE + 0x18)
#define  REG_HDMITX_MISC_0C_H       (REG_HDMITX_MISC_BASE + 0x19)
#define  REG_HDMITX_MISC_0D_L       (REG_HDMITX_MISC_BASE + 0x1A)
#define  REG_HDMITX_MISC_0D_H       (REG_HDMITX_MISC_BASE + 0x1B)
#define  REG_HDMITX_MISC_0E_L       (REG_HDMITX_MISC_BASE + 0x1C)
#define  REG_HDMITX_MISC_0E_H       (REG_HDMITX_MISC_BASE + 0x1D)
#define  REG_HDMITX_MISC_0F_L       (REG_HDMITX_MISC_BASE + 0x1E)
#define  REG_HDMITX_MISC_0F_H       (REG_HDMITX_MISC_BASE + 0x1F)
#define  REG_HDMITX_MISC_10_L       (REG_HDMITX_MISC_BASE + 0x20)
#define  REG_HDMITX_MISC_10_H       (REG_HDMITX_MISC_BASE + 0x21)
#define  REG_HDMITX_MISC_11_L       (REG_HDMITX_MISC_BASE + 0x22)
#define  REG_HDMITX_MISC_11_H       (REG_HDMITX_MISC_BASE + 0x23)
#define  REG_HDMITX_MISC_12_L       (REG_HDMITX_MISC_BASE + 0x24)
#define  REG_HDMITX_MISC_12_H       (REG_HDMITX_MISC_BASE + 0x25)
#define  REG_HDMITX_MISC_13_L       (REG_HDMITX_MISC_BASE + 0x26)
#define  REG_HDMITX_MISC_13_H       (REG_HDMITX_MISC_BASE + 0x27)
#define  REG_HDMITX_MISC_14_L       (REG_HDMITX_MISC_BASE + 0x28)
#define  REG_HDMITX_MISC_14_H       (REG_HDMITX_MISC_BASE + 0x29)
#define  REG_HDMITX_MISC_15_L       (REG_HDMITX_MISC_BASE + 0x2A)
#define  REG_HDMITX_MISC_15_H       (REG_HDMITX_MISC_BASE + 0x2B)
#define  REG_HDMITX_MISC_16_L       (REG_HDMITX_MISC_BASE + 0x2C)
#define  REG_HDMITX_MISC_16_H       (REG_HDMITX_MISC_BASE + 0x2D)
#define  REG_HDMITX_MISC_17_L       (REG_HDMITX_MISC_BASE + 0x2E)
#define  REG_HDMITX_MISC_17_H       (REG_HDMITX_MISC_BASE + 0x2F)
#define  REG_HDMITX_MISC_18_L       (REG_HDMITX_MISC_BASE + 0x30)
#define  REG_HDMITX_MISC_18_H       (REG_HDMITX_MISC_BASE + 0x31)
#define  REG_HDMITX_MISC_19_L       (REG_HDMITX_MISC_BASE + 0x32)
#define  REG_HDMITX_MISC_19_H       (REG_HDMITX_MISC_BASE + 0x33)
#define  REG_HDMITX_MISC_1A_L       (REG_HDMITX_MISC_BASE + 0x34)
#define  REG_HDMITX_MISC_1A_H       (REG_HDMITX_MISC_BASE + 0x35)
#define  REG_HDMITX_MISC_1B_L       (REG_HDMITX_MISC_BASE + 0x36)
#define  REG_HDMITX_MISC_1B_H       (REG_HDMITX_MISC_BASE + 0x37)
#define  REG_HDMITX_MISC_1C_L       (REG_HDMITX_MISC_BASE + 0x38)
#define  REG_HDMITX_MISC_1C_H       (REG_HDMITX_MISC_BASE + 0x39)
#define  REG_HDMITX_MISC_1D_L       (REG_HDMITX_MISC_BASE + 0x3A)
#define  REG_HDMITX_MISC_1D_H       (REG_HDMITX_MISC_BASE + 0x3B)
#define  REG_HDMITX_MISC_1E_L       (REG_HDMITX_MISC_BASE + 0x3C)
#define  REG_HDMITX_MISC_1E_H       (REG_HDMITX_MISC_BASE + 0x3D)
#define  REG_HDMITX_MISC_1F_L       (REG_HDMITX_MISC_BASE + 0x3E)
#define  REG_HDMITX_MISC_1F_H       (REG_HDMITX_MISC_BASE + 0x3F)
#define  REG_HDMITX_MISC_20_L       (REG_HDMITX_MISC_BASE + 0x40)
#define  REG_HDMITX_MISC_20_H       (REG_HDMITX_MISC_BASE + 0x41)
#define  REG_HDMITX_MISC_21_L       (REG_HDMITX_MISC_BASE + 0x42)
#define  REG_HDMITX_MISC_21_H       (REG_HDMITX_MISC_BASE + 0x43)
#define  REG_HDMITX_MISC_22_L       (REG_HDMITX_MISC_BASE + 0x44)
#define  REG_HDMITX_MISC_22_H       (REG_HDMITX_MISC_BASE + 0x45)
#define  REG_HDMITX_MISC_23_L       (REG_HDMITX_MISC_BASE + 0x46)
#define  REG_HDMITX_MISC_23_H       (REG_HDMITX_MISC_BASE + 0x47)
#define  REG_HDMITX_MISC_24_L       (REG_HDMITX_MISC_BASE + 0x48)
#define  REG_HDMITX_MISC_24_H       (REG_HDMITX_MISC_BASE + 0x49)
#define  REG_HDMITX_MISC_25_L       (REG_HDMITX_MISC_BASE + 0x4A)
#define  REG_HDMITX_MISC_25_H       (REG_HDMITX_MISC_BASE + 0x4B)
#define  REG_HDMITX_MISC_26_L       (REG_HDMITX_MISC_BASE + 0x4C)
#define  REG_HDMITX_MISC_26_H       (REG_HDMITX_MISC_BASE + 0x4D)
#define  REG_HDMITX_MISC_27_L       (REG_HDMITX_MISC_BASE + 0x4E)
#define  REG_HDMITX_MISC_27_H       (REG_HDMITX_MISC_BASE + 0x4F)
#define  REG_HDMITX_MISC_28_L       (REG_HDMITX_MISC_BASE + 0x50)
#define  REG_HDMITX_MISC_28_H       (REG_HDMITX_MISC_BASE + 0x51)
#define  REG_HDMITX_MISC_29_L       (REG_HDMITX_MISC_BASE + 0x52)
#define  REG_HDMITX_MISC_29_H       (REG_HDMITX_MISC_BASE + 0x53)
#define  REG_HDMITX_MISC_2A_L       (REG_HDMITX_MISC_BASE + 0x54)
#define  REG_HDMITX_MISC_2A_H       (REG_HDMITX_MISC_BASE + 0x55)
#define  REG_HDMITX_MISC_2B_L       (REG_HDMITX_MISC_BASE + 0x56)
#define  REG_HDMITX_MISC_2B_H       (REG_HDMITX_MISC_BASE + 0x57)
#define  REG_HDMITX_MISC_2C_L       (REG_HDMITX_MISC_BASE + 0x58)
#define  REG_HDMITX_MISC_2C_H       (REG_HDMITX_MISC_BASE + 0x59)
#define  REG_HDMITX_MISC_2D_L       (REG_HDMITX_MISC_BASE + 0x5A)
#define  REG_HDMITX_MISC_2D_H       (REG_HDMITX_MISC_BASE + 0x5B)
#define  REG_HDMITX_MISC_2E_L       (REG_HDMITX_MISC_BASE + 0x5C)
#define  REG_HDMITX_MISC_2E_H       (REG_HDMITX_MISC_BASE + 0x5D)
#define  REG_HDMITX_MISC_2F_L       (REG_HDMITX_MISC_BASE + 0x5E)
#define  REG_HDMITX_MISC_2F_H       (REG_HDMITX_MISC_BASE + 0x5F)
#define  REG_HDMITX_MISC_30_L       (REG_HDMITX_MISC_BASE + 0x60)
#define  REG_HDMITX_MISC_30_H       (REG_HDMITX_MISC_BASE + 0x61)
#define  REG_HDMITX_MISC_31_L       (REG_HDMITX_MISC_BASE + 0x62)
#define  REG_HDMITX_MISC_31_H       (REG_HDMITX_MISC_BASE + 0x63)
#define  REG_HDMITX_MISC_32_L       (REG_HDMITX_MISC_BASE + 0x64)
#define  REG_HDMITX_MISC_32_H       (REG_HDMITX_MISC_BASE + 0x65)
#define  REG_HDMITX_MISC_33_L       (REG_HDMITX_MISC_BASE + 0x66)
#define  REG_HDMITX_MISC_33_H       (REG_HDMITX_MISC_BASE + 0x67)
#define  REG_HDMITX_MISC_34_L       (REG_HDMITX_MISC_BASE + 0x68)
#define  REG_HDMITX_MISC_34_H       (REG_HDMITX_MISC_BASE + 0x69)
#define  REG_HDMITX_MISC_35_L       (REG_HDMITX_MISC_BASE + 0x6A)
#define  REG_HDMITX_MISC_35_H       (REG_HDMITX_MISC_BASE + 0x6B)
#define  REG_HDMITX_MISC_36_L       (REG_HDMITX_MISC_BASE + 0x6C)
#define  REG_HDMITX_MISC_36_H       (REG_HDMITX_MISC_BASE + 0x6D)
#define  REG_HDMITX_MISC_37_L       (REG_HDMITX_MISC_BASE + 0x6E)
#define  REG_HDMITX_MISC_37_H       (REG_HDMITX_MISC_BASE + 0x6F)
#define  REG_HDMITX_MISC_38_L       (REG_HDMITX_MISC_BASE + 0x70)
#define  REG_HDMITX_MISC_38_H       (REG_HDMITX_MISC_BASE + 0x71)
#define  REG_HDMITX_MISC_39_L       (REG_HDMITX_MISC_BASE + 0x72)
#define  REG_HDMITX_MISC_39_H       (REG_HDMITX_MISC_BASE + 0x73)
#define  REG_HDMITX_MISC_3A_L       (REG_HDMITX_MISC_BASE + 0x74)
#define  REG_HDMITX_MISC_3A_H       (REG_HDMITX_MISC_BASE + 0x75)
#define  REG_HDMITX_MISC_3B_L       (REG_HDMITX_MISC_BASE + 0x76)
#define  REG_HDMITX_MISC_3B_H       (REG_HDMITX_MISC_BASE + 0x77)
#define  REG_HDMITX_MISC_3C_L       (REG_HDMITX_MISC_BASE + 0x78)
#define  REG_HDMITX_MISC_3C_H       (REG_HDMITX_MISC_BASE + 0x79)
#define  REG_HDMITX_MISC_3D_L       (REG_HDMITX_MISC_BASE + 0x7A)
#define  REG_HDMITX_MISC_3D_H       (REG_HDMITX_MISC_BASE + 0x7B)
#define  REG_HDMITX_MISC_3E_L       (REG_HDMITX_MISC_BASE + 0x7C)
#define  REG_HDMITX_MISC_3E_H       (REG_HDMITX_MISC_BASE + 0x7D)
#define  REG_HDMITX_MISC_3F_L       (REG_HDMITX_MISC_BASE + 0x7E)
#define  REG_HDMITX_MISC_3F_H       (REG_HDMITX_MISC_BASE + 0x7F)
#define  REG_HDMITX_MISC_40_L       (REG_HDMITX_MISC_BASE + 0x80)
#define  REG_HDMITX_MISC_40_H       (REG_HDMITX_MISC_BASE + 0x81)
#define  REG_HDMITX_MISC_41_L       (REG_HDMITX_MISC_BASE + 0x82)
#define  REG_HDMITX_MISC_41_H       (REG_HDMITX_MISC_BASE + 0x83)
#define  REG_HDMITX_MISC_42_L       (REG_HDMITX_MISC_BASE + 0x84)
#define  REG_HDMITX_MISC_42_H       (REG_HDMITX_MISC_BASE + 0x85)
#define  REG_HDMITX_MISC_43_L       (REG_HDMITX_MISC_BASE + 0x86)
#define  REG_HDMITX_MISC_43_H       (REG_HDMITX_MISC_BASE + 0x87)
#define  REG_HDMITX_MISC_44_L       (REG_HDMITX_MISC_BASE + 0x88)
#define  REG_HDMITX_MISC_44_H       (REG_HDMITX_MISC_BASE + 0x89)
#define  REG_HDMITX_MISC_45_L       (REG_HDMITX_MISC_BASE + 0x8A)
#define  REG_HDMITX_MISC_45_H       (REG_HDMITX_MISC_BASE + 0x8B)
#define  REG_HDMITX_MISC_46_L       (REG_HDMITX_MISC_BASE + 0x8C)
#define  REG_HDMITX_MISC_46_H       (REG_HDMITX_MISC_BASE + 0x8D)
#define  REG_HDMITX_MISC_47_L       (REG_HDMITX_MISC_BASE + 0x8E)
#define  REG_HDMITX_MISC_47_H       (REG_HDMITX_MISC_BASE + 0x8F)
#define  REG_HDMITX_MISC_48_L       (REG_HDMITX_MISC_BASE + 0x90)
#define  REG_HDMITX_MISC_48_H       (REG_HDMITX_MISC_BASE + 0x91)
#define  REG_HDMITX_MISC_49_L       (REG_HDMITX_MISC_BASE + 0x92)
#define  REG_HDMITX_MISC_49_H       (REG_HDMITX_MISC_BASE + 0x93)
#define  REG_HDMITX_MISC_4A_L       (REG_HDMITX_MISC_BASE + 0x94)
#define  REG_HDMITX_MISC_4A_H       (REG_HDMITX_MISC_BASE + 0x95)
#define  REG_HDMITX_MISC_4B_L       (REG_HDMITX_MISC_BASE + 0x96)
#define  REG_HDMITX_MISC_4B_H       (REG_HDMITX_MISC_BASE + 0x97)
#define  REG_HDMITX_MISC_4C_L       (REG_HDMITX_MISC_BASE + 0x98)
#define  REG_HDMITX_MISC_4C_H       (REG_HDMITX_MISC_BASE + 0x99)
#define  REG_HDMITX_MISC_4D_L       (REG_HDMITX_MISC_BASE + 0x9A)
#define  REG_HDMITX_MISC_4D_H       (REG_HDMITX_MISC_BASE + 0x9B)
#define  REG_HDMITX_MISC_4E_L       (REG_HDMITX_MISC_BASE + 0x9C)
#define  REG_HDMITX_MISC_4E_H       (REG_HDMITX_MISC_BASE + 0x9D)
#define  REG_HDMITX_MISC_4F_L       (REG_HDMITX_MISC_BASE + 0x9E)
#define  REG_HDMITX_MISC_4F_H       (REG_HDMITX_MISC_BASE + 0x9F)
#define  REG_HDMITX_MISC_50_L       (REG_HDMITX_MISC_BASE + 0xA0)
#define  REG_HDMITX_MISC_50_H       (REG_HDMITX_MISC_BASE + 0xA1)
#define  REG_HDMITX_MISC_51_L       (REG_HDMITX_MISC_BASE + 0xA2)
#define  REG_HDMITX_MISC_51_H       (REG_HDMITX_MISC_BASE + 0xA3)
#define  REG_HDMITX_MISC_52_L       (REG_HDMITX_MISC_BASE + 0xA4)
#define  REG_HDMITX_MISC_52_H       (REG_HDMITX_MISC_BASE + 0xA5)
#define  REG_HDMITX_MISC_53_L       (REG_HDMITX_MISC_BASE + 0xA6)
#define  REG_HDMITX_MISC_53_H       (REG_HDMITX_MISC_BASE + 0xA7)
#define  REG_HDMITX_MISC_54_L       (REG_HDMITX_MISC_BASE + 0xA8)
#define  REG_HDMITX_MISC_54_H       (REG_HDMITX_MISC_BASE + 0xA9)
#define  REG_HDMITX_MISC_55_L       (REG_HDMITX_MISC_BASE + 0xAA)
#define  REG_HDMITX_MISC_55_H       (REG_HDMITX_MISC_BASE + 0xAB)
#define  REG_HDMITX_MISC_56_L       (REG_HDMITX_MISC_BASE + 0xAC)
#define  REG_HDMITX_MISC_56_H       (REG_HDMITX_MISC_BASE + 0xAD)
#define  REG_HDMITX_MISC_57_L       (REG_HDMITX_MISC_BASE + 0xAE)
#define  REG_HDMITX_MISC_57_H       (REG_HDMITX_MISC_BASE + 0xAF)
#define  REG_HDMITX_MISC_58_L       (REG_HDMITX_MISC_BASE + 0xB0)
#define  REG_HDMITX_MISC_58_H       (REG_HDMITX_MISC_BASE + 0xB1)
#define  REG_HDMITX_MISC_59_L       (REG_HDMITX_MISC_BASE + 0xB2)
#define  REG_HDMITX_MISC_59_H       (REG_HDMITX_MISC_BASE + 0xB3)
#define  REG_HDMITX_MISC_5A_L       (REG_HDMITX_MISC_BASE + 0xB4)
#define  REG_HDMITX_MISC_5A_H       (REG_HDMITX_MISC_BASE + 0xB5)
#define  REG_HDMITX_MISC_5B_L       (REG_HDMITX_MISC_BASE + 0xB6)
#define  REG_HDMITX_MISC_5B_H       (REG_HDMITX_MISC_BASE + 0xB7)
#define  REG_HDMITX_MISC_5C_L       (REG_HDMITX_MISC_BASE + 0xB8)
#define  REG_HDMITX_MISC_5C_H       (REG_HDMITX_MISC_BASE + 0xB9)
#define  REG_HDMITX_MISC_5D_L       (REG_HDMITX_MISC_BASE + 0xBA)
#define  REG_HDMITX_MISC_5D_H       (REG_HDMITX_MISC_BASE + 0xBB)
#define  REG_HDMITX_MISC_5E_L       (REG_HDMITX_MISC_BASE + 0xBC)
#define  REG_HDMITX_MISC_5E_H       (REG_HDMITX_MISC_BASE + 0xBD)
#define  REG_HDMITX_MISC_5F_L       (REG_HDMITX_MISC_BASE + 0xBE)
#define  REG_HDMITX_MISC_5F_H       (REG_HDMITX_MISC_BASE + 0xBF)
#define  REG_HDMITX_MISC_60_L       (REG_HDMITX_MISC_BASE + 0xC0)
#define  REG_HDMITX_MISC_60_H       (REG_HDMITX_MISC_BASE + 0xC1)
#define  REG_HDMITX_MISC_61_L       (REG_HDMITX_MISC_BASE + 0xC2)
#define  REG_HDMITX_MISC_61_H       (REG_HDMITX_MISC_BASE + 0xC3)
#define  REG_HDMITX_MISC_62_L       (REG_HDMITX_MISC_BASE + 0xC4)
#define  REG_HDMITX_MISC_62_H       (REG_HDMITX_MISC_BASE + 0xC5)
#define  REG_HDMITX_MISC_63_L       (REG_HDMITX_MISC_BASE + 0xC6)
#define  REG_HDMITX_MISC_63_H       (REG_HDMITX_MISC_BASE + 0xC7)
#define  REG_HDMITX_MISC_64_L       (REG_HDMITX_MISC_BASE + 0xC8)
#define  REG_HDMITX_MISC_64_H       (REG_HDMITX_MISC_BASE + 0xC9)
#define  REG_HDMITX_MISC_65_L       (REG_HDMITX_MISC_BASE + 0xCA)
#define  REG_HDMITX_MISC_65_H       (REG_HDMITX_MISC_BASE + 0xCB)
#define  REG_HDMITX_MISC_66_L       (REG_HDMITX_MISC_BASE + 0xCC)
#define  REG_HDMITX_MISC_66_H       (REG_HDMITX_MISC_BASE + 0xCD)
#define  REG_HDMITX_MISC_67_L       (REG_HDMITX_MISC_BASE + 0xCE)
#define  REG_HDMITX_MISC_67_H       (REG_HDMITX_MISC_BASE + 0xCF)
#define  REG_HDMITX_MISC_68_L       (REG_HDMITX_MISC_BASE + 0xD0)
#define  REG_HDMITX_MISC_68_H       (REG_HDMITX_MISC_BASE + 0xD1)
#define  REG_HDMITX_MISC_69_L       (REG_HDMITX_MISC_BASE + 0xD2)
#define  REG_HDMITX_MISC_69_H       (REG_HDMITX_MISC_BASE + 0xD3)
#define  REG_HDMITX_MISC_6A_L       (REG_HDMITX_MISC_BASE + 0xD4)
#define  REG_HDMITX_MISC_6A_H       (REG_HDMITX_MISC_BASE + 0xD5)
#define  REG_HDMITX_MISC_6B_L       (REG_HDMITX_MISC_BASE + 0xD6)
#define  REG_HDMITX_MISC_6B_H       (REG_HDMITX_MISC_BASE + 0xD7)
#define  REG_HDMITX_MISC_6C_L       (REG_HDMITX_MISC_BASE + 0xD8)
#define  REG_HDMITX_MISC_6C_H       (REG_HDMITX_MISC_BASE + 0xD9)
#define  REG_HDMITX_MISC_6D_L       (REG_HDMITX_MISC_BASE + 0xDA)
#define  REG_HDMITX_MISC_6D_H       (REG_HDMITX_MISC_BASE + 0xDB)
#define  REG_HDMITX_MISC_6E_L       (REG_HDMITX_MISC_BASE + 0xDC)
#define  REG_HDMITX_MISC_6E_H       (REG_HDMITX_MISC_BASE + 0xDD)
#define  REG_HDMITX_MISC_6F_L       (REG_HDMITX_MISC_BASE + 0xDE)
#define  REG_HDMITX_MISC_6F_H       (REG_HDMITX_MISC_BASE + 0xDF)
#define  REG_HDMITX_MISC_70_L       (REG_HDMITX_MISC_BASE + 0xE0)
#define  REG_HDMITX_MISC_70_H       (REG_HDMITX_MISC_BASE + 0xE1)
#define  REG_HDMITX_MISC_71_L       (REG_HDMITX_MISC_BASE + 0xE2)
#define  REG_HDMITX_MISC_71_H       (REG_HDMITX_MISC_BASE + 0xE3)
#define  REG_HDMITX_MISC_72_L       (REG_HDMITX_MISC_BASE + 0xE4)
#define  REG_HDMITX_MISC_72_H       (REG_HDMITX_MISC_BASE + 0xE5)
#define  REG_HDMITX_MISC_73_L       (REG_HDMITX_MISC_BASE + 0xE6)
#define  REG_HDMITX_MISC_73_H       (REG_HDMITX_MISC_BASE + 0xE7)
#define  REG_HDMITX_MISC_74_L       (REG_HDMITX_MISC_BASE + 0xE8)
#define  REG_HDMITX_MISC_74_H       (REG_HDMITX_MISC_BASE + 0xE9)
#define  REG_HDMITX_MISC_75_L       (REG_HDMITX_MISC_BASE + 0xEA)
#define  REG_HDMITX_MISC_75_H       (REG_HDMITX_MISC_BASE + 0xEB)
#define  REG_HDMITX_MISC_76_L       (REG_HDMITX_MISC_BASE + 0xEC)
#define  REG_HDMITX_MISC_76_H       (REG_HDMITX_MISC_BASE + 0xED)
#define  REG_HDMITX_MISC_77_L       (REG_HDMITX_MISC_BASE + 0xEE)
#define  REG_HDMITX_MISC_77_H       (REG_HDMITX_MISC_BASE + 0xEF)
#define  REG_HDMITX_MISC_78_L       (REG_HDMITX_MISC_BASE + 0xF0)
#define  REG_HDMITX_MISC_78_H       (REG_HDMITX_MISC_BASE + 0xF1)
#define  REG_HDMITX_MISC_79_L       (REG_HDMITX_MISC_BASE + 0xF2)
#define  REG_HDMITX_MISC_79_H       (REG_HDMITX_MISC_BASE + 0xF3)
#define  REG_HDMITX_MISC_7A_L       (REG_HDMITX_MISC_BASE + 0xF4)
#define  REG_HDMITX_MISC_7A_H       (REG_HDMITX_MISC_BASE + 0xF5)
#define  REG_HDMITX_MISC_7B_L       (REG_HDMITX_MISC_BASE + 0xF6)
#define  REG_HDMITX_MISC_7B_H       (REG_HDMITX_MISC_BASE + 0xF7)
#define  REG_HDMITX_MISC_7C_L       (REG_HDMITX_MISC_BASE + 0xF8)
#define  REG_HDMITX_MISC_7C_H       (REG_HDMITX_MISC_BASE + 0xF9)
#define  REG_HDMITX_MISC_7D_L       (REG_HDMITX_MISC_BASE + 0xFA)
#define  REG_HDMITX_MISC_7D_H       (REG_HDMITX_MISC_BASE + 0xFB)
#define  REG_HDMITX_MISC_7E_L       (REG_HDMITX_MISC_BASE + 0xFC)
#define  REG_HDMITX_MISC_7E_H       (REG_HDMITX_MISC_BASE + 0xFD)
#define  REG_HDMITX_MISC_7F_L       (REG_HDMITX_MISC_BASE + 0xFE)
#define  REG_HDMITX_MISC_7F_H       (REG_HDMITX_MISC_BASE + 0xFF)

#define  REG_HDCPTX_00_L       (REG_HDCPTX_BASE + 0x00)
#define  REG_HDCPTX_00_H       (REG_HDCPTX_BASE + 0x01)
#define  REG_HDCPTX_01_L       (REG_HDCPTX_BASE + 0x02)
#define  REG_HDCPTX_01_H       (REG_HDCPTX_BASE + 0x03)
#define  REG_HDCPTX_02_L       (REG_HDCPTX_BASE + 0x04)
#define  REG_HDCPTX_02_H       (REG_HDCPTX_BASE + 0x05)
#define  REG_HDCPTX_03_L       (REG_HDCPTX_BASE + 0x06)
#define  REG_HDCPTX_03_H       (REG_HDCPTX_BASE + 0x07)
#define  REG_HDCPTX_04_L       (REG_HDCPTX_BASE + 0x08)
#define  REG_HDCPTX_04_H       (REG_HDCPTX_BASE + 0x09)
#define  REG_HDCPTX_05_L       (REG_HDCPTX_BASE + 0x0A)
#define  REG_HDCPTX_05_H       (REG_HDCPTX_BASE + 0x0B)
#define  REG_HDCPTX_06_L       (REG_HDCPTX_BASE + 0x0C)
#define  REG_HDCPTX_06_H       (REG_HDCPTX_BASE + 0x0D)
#define  REG_HDCPTX_07_L       (REG_HDCPTX_BASE + 0x0E)
#define  REG_HDCPTX_07_H       (REG_HDCPTX_BASE + 0x0F)
#define  REG_HDCPTX_08_L       (REG_HDCPTX_BASE + 0x10)
#define  REG_HDCPTX_08_H       (REG_HDCPTX_BASE + 0x11)
#define  REG_HDCPTX_09_L       (REG_HDCPTX_BASE + 0x12)
#define  REG_HDCPTX_09_H       (REG_HDCPTX_BASE + 0x13)
#define  REG_HDCPTX_0A_L       (REG_HDCPTX_BASE + 0x14)
#define  REG_HDCPTX_0A_H       (REG_HDCPTX_BASE + 0x15)
#define  REG_HDCPTX_0B_L       (REG_HDCPTX_BASE + 0x16)
#define  REG_HDCPTX_0B_H       (REG_HDCPTX_BASE + 0x17)
#define  REG_HDCPTX_0C_L       (REG_HDCPTX_BASE + 0x18)
#define  REG_HDCPTX_0C_H       (REG_HDCPTX_BASE + 0x19)
#define  REG_HDCPTX_0D_L       (REG_HDCPTX_BASE + 0x1A)
#define  REG_HDCPTX_0D_H       (REG_HDCPTX_BASE + 0x1B)
#define  REG_HDCPTX_0E_L       (REG_HDCPTX_BASE + 0x1C)
#define  REG_HDCPTX_0E_H       (REG_HDCPTX_BASE + 0x1D)
#define  REG_HDCPTX_0F_L       (REG_HDCPTX_BASE + 0x1E)
#define  REG_HDCPTX_0F_H       (REG_HDCPTX_BASE + 0x1F)
#define  REG_HDCPTX_10_L       (REG_HDCPTX_BASE + 0x20)
#define  REG_HDCPTX_10_H       (REG_HDCPTX_BASE + 0x21)
#define  REG_HDCPTX_11_L       (REG_HDCPTX_BASE + 0x22)
#define  REG_HDCPTX_11_H       (REG_HDCPTX_BASE + 0x23)
#define  REG_HDCPTX_12_L       (REG_HDCPTX_BASE + 0x24)
#define  REG_HDCPTX_12_H       (REG_HDCPTX_BASE + 0x25)
#define  REG_HDCPTX_13_L       (REG_HDCPTX_BASE + 0x26)
#define  REG_HDCPTX_13_H       (REG_HDCPTX_BASE + 0x27)
#define  REG_HDCPTX_14_L       (REG_HDCPTX_BASE + 0x28)
#define  REG_HDCPTX_14_H       (REG_HDCPTX_BASE + 0x29)
#define  REG_HDCPTX_15_L       (REG_HDCPTX_BASE + 0x2A)
#define  REG_HDCPTX_15_H       (REG_HDCPTX_BASE + 0x2B)
#define  REG_HDCPTX_16_L       (REG_HDCPTX_BASE + 0x2C)
#define  REG_HDCPTX_16_H       (REG_HDCPTX_BASE + 0x2D)
#define  REG_HDCPTX_17_L       (REG_HDCPTX_BASE + 0x2E)
#define  REG_HDCPTX_17_H       (REG_HDCPTX_BASE + 0x2F)
#define  REG_HDCPTX_18_L       (REG_HDCPTX_BASE + 0x30)
#define  REG_HDCPTX_18_H       (REG_HDCPTX_BASE + 0x31)
#define  REG_HDCPTX_19_L       (REG_HDCPTX_BASE + 0x32)
#define  REG_HDCPTX_19_H       (REG_HDCPTX_BASE + 0x33)
#define  REG_HDCPTX_1A_L       (REG_HDCPTX_BASE + 0x34)
#define  REG_HDCPTX_1A_H       (REG_HDCPTX_BASE + 0x35)
#define  REG_HDCPTX_1B_L       (REG_HDCPTX_BASE + 0x36)
#define  REG_HDCPTX_1B_H       (REG_HDCPTX_BASE + 0x37)
#define  REG_HDCPTX_1C_L       (REG_HDCPTX_BASE + 0x38)
#define  REG_HDCPTX_1C_H       (REG_HDCPTX_BASE + 0x39)
#define  REG_HDCPTX_1D_L       (REG_HDCPTX_BASE + 0x3A)
#define  REG_HDCPTX_1D_H       (REG_HDCPTX_BASE + 0x3B)
#define  REG_HDCPTX_1E_L       (REG_HDCPTX_BASE + 0x3C)
#define  REG_HDCPTX_1E_H       (REG_HDCPTX_BASE + 0x3D)
#define  REG_HDCPTX_1F_L       (REG_HDCPTX_BASE + 0x3E)
#define  REG_HDCPTX_1F_H       (REG_HDCPTX_BASE + 0x3F)
#define  REG_HDCPTX_20_L       (REG_HDCPTX_BASE + 0x40)
#define  REG_HDCPTX_20_H       (REG_HDCPTX_BASE + 0x41)
#define  REG_HDCPTX_21_L       (REG_HDCPTX_BASE + 0x42)
#define  REG_HDCPTX_21_H       (REG_HDCPTX_BASE + 0x43)
#define  REG_HDCPTX_22_L       (REG_HDCPTX_BASE + 0x44)
#define  REG_HDCPTX_22_H       (REG_HDCPTX_BASE + 0x45)
#define  REG_HDCPTX_23_L       (REG_HDCPTX_BASE + 0x46)
#define  REG_HDCPTX_23_H       (REG_HDCPTX_BASE + 0x47)
#define  REG_HDCPTX_24_L       (REG_HDCPTX_BASE + 0x48)
#define  REG_HDCPTX_24_H       (REG_HDCPTX_BASE + 0x49)
#define  REG_HDCPTX_25_L       (REG_HDCPTX_BASE + 0x4A)
#define  REG_HDCPTX_25_H       (REG_HDCPTX_BASE + 0x4B)
#define  REG_HDCPTX_26_L       (REG_HDCPTX_BASE + 0x4C)
#define  REG_HDCPTX_26_H       (REG_HDCPTX_BASE + 0x4D)
#define  REG_HDCPTX_27_L       (REG_HDCPTX_BASE + 0x4E)
#define  REG_HDCPTX_27_H       (REG_HDCPTX_BASE + 0x4F)
#define  REG_HDCPTX_28_L       (REG_HDCPTX_BASE + 0x50)
#define  REG_HDCPTX_28_H       (REG_HDCPTX_BASE + 0x51)
#define  REG_HDCPTX_29_L       (REG_HDCPTX_BASE + 0x52)
#define  REG_HDCPTX_29_H       (REG_HDCPTX_BASE + 0x53)
#define  REG_HDCPTX_2A_L       (REG_HDCPTX_BASE + 0x54)
#define  REG_HDCPTX_2A_H       (REG_HDCPTX_BASE + 0x55)
#define  REG_HDCPTX_2B_L       (REG_HDCPTX_BASE + 0x56)
#define  REG_HDCPTX_2B_H       (REG_HDCPTX_BASE + 0x57)
#define  REG_HDCPTX_2C_L       (REG_HDCPTX_BASE + 0x58)
#define  REG_HDCPTX_2C_H       (REG_HDCPTX_BASE + 0x59)
#define  REG_HDCPTX_2D_L       (REG_HDCPTX_BASE + 0x5A)
#define  REG_HDCPTX_2D_H       (REG_HDCPTX_BASE + 0x5B)
#define  REG_HDCPTX_2E_L       (REG_HDCPTX_BASE + 0x5C)
#define  REG_HDCPTX_2E_H       (REG_HDCPTX_BASE + 0x5D)
#define  REG_HDCPTX_2F_L       (REG_HDCPTX_BASE + 0x5E)
#define  REG_HDCPTX_2F_H       (REG_HDCPTX_BASE + 0x5F)
#define  REG_HDCPTX_30_L       (REG_HDCPTX_BASE + 0x60)
#define  REG_HDCPTX_30_H       (REG_HDCPTX_BASE + 0x61)
#define  REG_HDCPTX_31_L       (REG_HDCPTX_BASE + 0x62)
#define  REG_HDCPTX_31_H       (REG_HDCPTX_BASE + 0x63)
#define  REG_HDCPTX_32_L       (REG_HDCPTX_BASE + 0x64)
#define  REG_HDCPTX_32_H       (REG_HDCPTX_BASE + 0x65)
#define  REG_HDCPTX_33_L       (REG_HDCPTX_BASE + 0x66)
#define  REG_HDCPTX_33_H       (REG_HDCPTX_BASE + 0x67)
#define  REG_HDCPTX_34_L       (REG_HDCPTX_BASE + 0x68)
#define  REG_HDCPTX_34_H       (REG_HDCPTX_BASE + 0x69)
#define  REG_HDCPTX_35_L       (REG_HDCPTX_BASE + 0x6A)
#define  REG_HDCPTX_35_H       (REG_HDCPTX_BASE + 0x6B)
#define  REG_HDCPTX_36_L       (REG_HDCPTX_BASE + 0x6C)
#define  REG_HDCPTX_36_H       (REG_HDCPTX_BASE + 0x6D)
#define  REG_HDCPTX_37_L       (REG_HDCPTX_BASE + 0x6E)
#define  REG_HDCPTX_37_H       (REG_HDCPTX_BASE + 0x6F)
#define  REG_HDCPTX_38_L       (REG_HDCPTX_BASE + 0x70)
#define  REG_HDCPTX_38_H       (REG_HDCPTX_BASE + 0x71)
#define  REG_HDCPTX_39_L       (REG_HDCPTX_BASE + 0x72)
#define  REG_HDCPTX_39_H       (REG_HDCPTX_BASE + 0x73)
#define  REG_HDCPTX_3A_L       (REG_HDCPTX_BASE + 0x74)
#define  REG_HDCPTX_3A_H       (REG_HDCPTX_BASE + 0x75)
#define  REG_HDCPTX_3B_L       (REG_HDCPTX_BASE + 0x76)
#define  REG_HDCPTX_3B_H       (REG_HDCPTX_BASE + 0x77)
#define  REG_HDCPTX_3C_L       (REG_HDCPTX_BASE + 0x78)
#define  REG_HDCPTX_3C_H       (REG_HDCPTX_BASE + 0x79)
#define  REG_HDCPTX_3D_L       (REG_HDCPTX_BASE + 0x7A)
#define  REG_HDCPTX_3D_H       (REG_HDCPTX_BASE + 0x7B)
#define  REG_HDCPTX_3E_L       (REG_HDCPTX_BASE + 0x7C)
#define  REG_HDCPTX_3E_H       (REG_HDCPTX_BASE + 0x7D)
#define  REG_HDCPTX_3F_L       (REG_HDCPTX_BASE + 0x7E)
#define  REG_HDCPTX_3F_H       (REG_HDCPTX_BASE + 0x7F)
#define  REG_HDCPTX_40_L       (REG_HDCPTX_BASE + 0x80)
#define  REG_HDCPTX_40_H       (REG_HDCPTX_BASE + 0x81)
#define  REG_HDCPTX_41_L       (REG_HDCPTX_BASE + 0x82)
#define  REG_HDCPTX_41_H       (REG_HDCPTX_BASE + 0x83)
#define  REG_HDCPTX_42_L       (REG_HDCPTX_BASE + 0x84)
#define  REG_HDCPTX_42_H       (REG_HDCPTX_BASE + 0x85)
#define  REG_HDCPTX_43_L       (REG_HDCPTX_BASE + 0x86)
#define  REG_HDCPTX_43_H       (REG_HDCPTX_BASE + 0x87)
#define  REG_HDCPTX_44_L       (REG_HDCPTX_BASE + 0x88)
#define  REG_HDCPTX_44_H       (REG_HDCPTX_BASE + 0x89)
#define  REG_HDCPTX_45_L       (REG_HDCPTX_BASE + 0x8A)
#define  REG_HDCPTX_45_H       (REG_HDCPTX_BASE + 0x8B)
#define  REG_HDCPTX_46_L       (REG_HDCPTX_BASE + 0x8C)
#define  REG_HDCPTX_46_H       (REG_HDCPTX_BASE + 0x8D)
#define  REG_HDCPTX_47_L       (REG_HDCPTX_BASE + 0x8E)
#define  REG_HDCPTX_47_H       (REG_HDCPTX_BASE + 0x8F)
#define  REG_HDCPTX_48_L       (REG_HDCPTX_BASE + 0x90)
#define  REG_HDCPTX_48_H       (REG_HDCPTX_BASE + 0x91)
#define  REG_HDCPTX_49_L       (REG_HDCPTX_BASE + 0x92)
#define  REG_HDCPTX_49_H       (REG_HDCPTX_BASE + 0x93)
#define  REG_HDCPTX_4A_L       (REG_HDCPTX_BASE + 0x94)
#define  REG_HDCPTX_4A_H       (REG_HDCPTX_BASE + 0x95)
#define  REG_HDCPTX_4B_L       (REG_HDCPTX_BASE + 0x96)
#define  REG_HDCPTX_4B_H       (REG_HDCPTX_BASE + 0x97)
#define  REG_HDCPTX_4C_L       (REG_HDCPTX_BASE + 0x98)
#define  REG_HDCPTX_4C_H       (REG_HDCPTX_BASE + 0x99)
#define  REG_HDCPTX_4D_L       (REG_HDCPTX_BASE + 0x9A)
#define  REG_HDCPTX_4D_H       (REG_HDCPTX_BASE + 0x9B)
#define  REG_HDCPTX_4E_L       (REG_HDCPTX_BASE + 0x9C)
#define  REG_HDCPTX_4E_H       (REG_HDCPTX_BASE + 0x9D)
#define  REG_HDCPTX_4F_L       (REG_HDCPTX_BASE + 0x9E)
#define  REG_HDCPTX_4F_H       (REG_HDCPTX_BASE + 0x9F)
#define  REG_HDCPTX_50_L       (REG_HDCPTX_BASE + 0xA0)
#define  REG_HDCPTX_50_H       (REG_HDCPTX_BASE + 0xA1)
#define  REG_HDCPTX_51_L       (REG_HDCPTX_BASE + 0xA2)
#define  REG_HDCPTX_51_H       (REG_HDCPTX_BASE + 0xA3)
#define  REG_HDCPTX_52_L       (REG_HDCPTX_BASE + 0xA4)
#define  REG_HDCPTX_52_H       (REG_HDCPTX_BASE + 0xA5)
#define  REG_HDCPTX_53_L       (REG_HDCPTX_BASE + 0xA6)
#define  REG_HDCPTX_53_H       (REG_HDCPTX_BASE + 0xA7)
#define  REG_HDCPTX_54_L       (REG_HDCPTX_BASE + 0xA8)
#define  REG_HDCPTX_54_H       (REG_HDCPTX_BASE + 0xA9)
#define  REG_HDCPTX_55_L       (REG_HDCPTX_BASE + 0xAA)
#define  REG_HDCPTX_55_H       (REG_HDCPTX_BASE + 0xAB)
#define  REG_HDCPTX_56_L       (REG_HDCPTX_BASE + 0xAC)
#define  REG_HDCPTX_56_H       (REG_HDCPTX_BASE + 0xAD)
#define  REG_HDCPTX_57_L       (REG_HDCPTX_BASE + 0xAE)
#define  REG_HDCPTX_57_H       (REG_HDCPTX_BASE + 0xAF)
#define  REG_HDCPTX_58_L       (REG_HDCPTX_BASE + 0xB0)
#define  REG_HDCPTX_58_H       (REG_HDCPTX_BASE + 0xB1)
#define  REG_HDCPTX_59_L       (REG_HDCPTX_BASE + 0xB2)
#define  REG_HDCPTX_59_H       (REG_HDCPTX_BASE + 0xB3)
#define  REG_HDCPTX_5A_L       (REG_HDCPTX_BASE + 0xB4)
#define  REG_HDCPTX_5A_H       (REG_HDCPTX_BASE + 0xB5)
#define  REG_HDCPTX_5B_L       (REG_HDCPTX_BASE + 0xB6)
#define  REG_HDCPTX_5B_H       (REG_HDCPTX_BASE + 0xB7)
#define  REG_HDCPTX_5C_L       (REG_HDCPTX_BASE + 0xB8)
#define  REG_HDCPTX_5C_H       (REG_HDCPTX_BASE + 0xB9)
#define  REG_HDCPTX_5D_L       (REG_HDCPTX_BASE + 0xBA)
#define  REG_HDCPTX_5D_H       (REG_HDCPTX_BASE + 0xBB)
#define  REG_HDCPTX_5E_L       (REG_HDCPTX_BASE + 0xBC)
#define  REG_HDCPTX_5E_H       (REG_HDCPTX_BASE + 0xBD)
#define  REG_HDCPTX_5F_L       (REG_HDCPTX_BASE + 0xBE)
#define  REG_HDCPTX_5F_H       (REG_HDCPTX_BASE + 0xBF)
#define  REG_HDCPTX_60_L       (REG_HDCPTX_BASE + 0xC0)
#define  REG_HDCPTX_60_H       (REG_HDCPTX_BASE + 0xC1)
#define  REG_HDCPTX_61_L       (REG_HDCPTX_BASE + 0xC2)
#define  REG_HDCPTX_61_H       (REG_HDCPTX_BASE + 0xC3)
#define  REG_HDCPTX_62_L       (REG_HDCPTX_BASE + 0xC4)
#define  REG_HDCPTX_62_H       (REG_HDCPTX_BASE + 0xC5)
#define  REG_HDCPTX_63_L       (REG_HDCPTX_BASE + 0xC6)
#define  REG_HDCPTX_63_H       (REG_HDCPTX_BASE + 0xC7)
#define  REG_HDCPTX_64_L       (REG_HDCPTX_BASE + 0xC8)
#define  REG_HDCPTX_64_H       (REG_HDCPTX_BASE + 0xC9)
#define  REG_HDCPTX_65_L       (REG_HDCPTX_BASE + 0xCA)
#define  REG_HDCPTX_65_H       (REG_HDCPTX_BASE + 0xCB)
#define  REG_HDCPTX_66_L       (REG_HDCPTX_BASE + 0xCC)
#define  REG_HDCPTX_66_H       (REG_HDCPTX_BASE + 0xCD)
#define  REG_HDCPTX_67_L       (REG_HDCPTX_BASE + 0xCE)
#define  REG_HDCPTX_67_H       (REG_HDCPTX_BASE + 0xCF)
#define  REG_HDCPTX_68_L       (REG_HDCPTX_BASE + 0xD0)
#define  REG_HDCPTX_68_H       (REG_HDCPTX_BASE + 0xD1)
#define  REG_HDCPTX_69_L       (REG_HDCPTX_BASE + 0xD2)
#define  REG_HDCPTX_69_H       (REG_HDCPTX_BASE + 0xD3)
#define  REG_HDCPTX_6A_L       (REG_HDCPTX_BASE + 0xD4)
#define  REG_HDCPTX_6A_H       (REG_HDCPTX_BASE + 0xD5)
#define  REG_HDCPTX_6B_L       (REG_HDCPTX_BASE + 0xD6)
#define  REG_HDCPTX_6B_H       (REG_HDCPTX_BASE + 0xD7)
#define  REG_HDCPTX_6C_L       (REG_HDCPTX_BASE + 0xD8)
#define  REG_HDCPTX_6C_H       (REG_HDCPTX_BASE + 0xD9)
#define  REG_HDCPTX_6D_L       (REG_HDCPTX_BASE + 0xDA)
#define  REG_HDCPTX_6D_H       (REG_HDCPTX_BASE + 0xDB)
#define  REG_HDCPTX_6E_L       (REG_HDCPTX_BASE + 0xDC)
#define  REG_HDCPTX_6E_H       (REG_HDCPTX_BASE + 0xDD)
#define  REG_HDCPTX_6F_L       (REG_HDCPTX_BASE + 0xDE)
#define  REG_HDCPTX_6F_H       (REG_HDCPTX_BASE + 0xDF)
#define  REG_HDCPTX_70_L       (REG_HDCPTX_BASE + 0xE0)
#define  REG_HDCPTX_70_H       (REG_HDCPTX_BASE + 0xE1)
#define  REG_HDCPTX_71_L       (REG_HDCPTX_BASE + 0xE2)
#define  REG_HDCPTX_71_H       (REG_HDCPTX_BASE + 0xE3)
#define  REG_HDCPTX_72_L       (REG_HDCPTX_BASE + 0xE4)
#define  REG_HDCPTX_72_H       (REG_HDCPTX_BASE + 0xE5)
#define  REG_HDCPTX_73_L       (REG_HDCPTX_BASE + 0xE6)
#define  REG_HDCPTX_73_H       (REG_HDCPTX_BASE + 0xE7)
#define  REG_HDCPTX_74_L       (REG_HDCPTX_BASE + 0xE8)
#define  REG_HDCPTX_74_H       (REG_HDCPTX_BASE + 0xE9)
#define  REG_HDCPTX_75_L       (REG_HDCPTX_BASE + 0xEA)
#define  REG_HDCPTX_75_H       (REG_HDCPTX_BASE + 0xEB)
#define  REG_HDCPTX_76_L       (REG_HDCPTX_BASE + 0xEC)
#define  REG_HDCPTX_76_H       (REG_HDCPTX_BASE + 0xED)
#define  REG_HDCPTX_77_L       (REG_HDCPTX_BASE + 0xEE)
#define  REG_HDCPTX_77_H       (REG_HDCPTX_BASE + 0xEF)
#define  REG_HDCPTX_78_L       (REG_HDCPTX_BASE + 0xF0)
#define  REG_HDCPTX_78_H       (REG_HDCPTX_BASE + 0xF1)
#define  REG_HDCPTX_79_L       (REG_HDCPTX_BASE + 0xF2)
#define  REG_HDCPTX_79_H       (REG_HDCPTX_BASE + 0xF3)
#define  REG_HDCPTX_7A_L       (REG_HDCPTX_BASE + 0xF4)
#define  REG_HDCPTX_7A_H       (REG_HDCPTX_BASE + 0xF5)
#define  REG_HDCPTX_7B_L       (REG_HDCPTX_BASE + 0xF6)
#define  REG_HDCPTX_7B_H       (REG_HDCPTX_BASE + 0xF7)
#define  REG_HDCPTX_7C_L       (REG_HDCPTX_BASE + 0xF8)
#define  REG_HDCPTX_7C_H       (REG_HDCPTX_BASE + 0xF9)
#define  REG_HDCPTX_7D_L       (REG_HDCPTX_BASE + 0xFA)
#define  REG_HDCPTX_7D_H       (REG_HDCPTX_BASE + 0xFB)
#define  REG_HDCPTX_7E_L       (REG_HDCPTX_BASE + 0xFC)
#define  REG_HDCPTX_7E_H       (REG_HDCPTX_BASE + 0xFD)
#define  REG_HDCPTX_7F_L       (REG_HDCPTX_BASE + 0xFE)
#define  REG_HDCPTX_7F_H       (REG_HDCPTX_BASE + 0xFF)

#define  REG_HDMITX_00_L       (REG_HDMITX_BASE + 0x00)
#define  REG_HDMITX_00_H       (REG_HDMITX_BASE + 0x01)
#define  REG_HDMITX_01_L       (REG_HDMITX_BASE + 0x02)
#define  REG_HDMITX_01_H       (REG_HDMITX_BASE + 0x03)
#define  REG_HDMITX_02_L       (REG_HDMITX_BASE + 0x04)
#define  REG_HDMITX_02_H       (REG_HDMITX_BASE + 0x05)
#define  REG_HDMITX_03_L       (REG_HDMITX_BASE + 0x06)
#define  REG_HDMITX_03_H       (REG_HDMITX_BASE + 0x07)
#define  REG_HDMITX_04_L       (REG_HDMITX_BASE + 0x08)
#define  REG_HDMITX_04_H       (REG_HDMITX_BASE + 0x09)
#define  REG_HDMITX_05_L       (REG_HDMITX_BASE + 0x0A)
#define  REG_HDMITX_05_H       (REG_HDMITX_BASE + 0x0B)
#define  REG_HDMITX_06_L       (REG_HDMITX_BASE + 0x0C)
#define  REG_HDMITX_06_H       (REG_HDMITX_BASE + 0x0D)
#define  REG_HDMITX_07_L       (REG_HDMITX_BASE + 0x0E)
#define  REG_HDMITX_07_H       (REG_HDMITX_BASE + 0x0F)
#define  REG_HDMITX_08_L       (REG_HDMITX_BASE + 0x10)
#define  REG_HDMITX_08_H       (REG_HDMITX_BASE + 0x11)
#define  REG_HDMITX_09_L       (REG_HDMITX_BASE + 0x12)
#define  REG_HDMITX_09_H       (REG_HDMITX_BASE + 0x13)
#define  REG_HDMITX_0A_L       (REG_HDMITX_BASE + 0x14)
#define  REG_HDMITX_0A_H       (REG_HDMITX_BASE + 0x15)
#define  REG_HDMITX_0B_L       (REG_HDMITX_BASE + 0x16)
#define  REG_HDMITX_0B_H       (REG_HDMITX_BASE + 0x17)
#define  REG_HDMITX_0C_L       (REG_HDMITX_BASE + 0x18)
#define  REG_HDMITX_0C_H       (REG_HDMITX_BASE + 0x19)
#define  REG_HDMITX_0D_L       (REG_HDMITX_BASE + 0x1A)
#define  REG_HDMITX_0D_H       (REG_HDMITX_BASE + 0x1B)
#define  REG_HDMITX_0E_L       (REG_HDMITX_BASE + 0x1C)
#define  REG_HDMITX_0E_H       (REG_HDMITX_BASE + 0x1D)
#define  REG_HDMITX_0F_L       (REG_HDMITX_BASE + 0x1E)
#define  REG_HDMITX_0F_H       (REG_HDMITX_BASE + 0x1F)
#define  REG_HDMITX_10_L       (REG_HDMITX_BASE + 0x20)
#define  REG_HDMITX_10_H       (REG_HDMITX_BASE + 0x21)
#define  REG_HDMITX_11_L       (REG_HDMITX_BASE + 0x22)
#define  REG_HDMITX_11_H       (REG_HDMITX_BASE + 0x23)
#define  REG_HDMITX_12_L       (REG_HDMITX_BASE + 0x24)
#define  REG_HDMITX_12_H       (REG_HDMITX_BASE + 0x25)
#define  REG_HDMITX_13_L       (REG_HDMITX_BASE + 0x26)
#define  REG_HDMITX_13_H       (REG_HDMITX_BASE + 0x27)
#define  REG_HDMITX_14_L       (REG_HDMITX_BASE + 0x28)
#define  REG_HDMITX_14_H       (REG_HDMITX_BASE + 0x29)
#define  REG_HDMITX_15_L       (REG_HDMITX_BASE + 0x2A)
#define  REG_HDMITX_15_H       (REG_HDMITX_BASE + 0x2B)
#define  REG_HDMITX_16_L       (REG_HDMITX_BASE + 0x2C)
#define  REG_HDMITX_16_H       (REG_HDMITX_BASE + 0x2D)
#define  REG_HDMITX_17_L       (REG_HDMITX_BASE + 0x2E)
#define  REG_HDMITX_17_H       (REG_HDMITX_BASE + 0x2F)
#define  REG_HDMITX_18_L       (REG_HDMITX_BASE + 0x30)
#define  REG_HDMITX_18_H       (REG_HDMITX_BASE + 0x31)
#define  REG_HDMITX_19_L       (REG_HDMITX_BASE + 0x32)
#define  REG_HDMITX_19_H       (REG_HDMITX_BASE + 0x33)
#define  REG_HDMITX_1A_L       (REG_HDMITX_BASE + 0x34)
#define  REG_HDMITX_1A_H       (REG_HDMITX_BASE + 0x35)
#define  REG_HDMITX_1B_L       (REG_HDMITX_BASE + 0x36)
#define  REG_HDMITX_1B_H       (REG_HDMITX_BASE + 0x37)
#define  REG_HDMITX_1C_L       (REG_HDMITX_BASE + 0x38)
#define  REG_HDMITX_1C_H       (REG_HDMITX_BASE + 0x39)
#define  REG_HDMITX_1D_L       (REG_HDMITX_BASE + 0x3A)
#define  REG_HDMITX_1D_H       (REG_HDMITX_BASE + 0x3B)
#define  REG_HDMITX_1E_L       (REG_HDMITX_BASE + 0x3C)
#define  REG_HDMITX_1E_H       (REG_HDMITX_BASE + 0x3D)
#define  REG_HDMITX_1F_L       (REG_HDMITX_BASE + 0x3E)
#define  REG_HDMITX_1F_H       (REG_HDMITX_BASE + 0x3F)
#define  REG_HDMITX_20_L       (REG_HDMITX_BASE + 0x40)
#define  REG_HDMITX_20_H       (REG_HDMITX_BASE + 0x41)
#define  REG_HDMITX_21_L       (REG_HDMITX_BASE + 0x42)
#define  REG_HDMITX_21_H       (REG_HDMITX_BASE + 0x43)
#define  REG_HDMITX_22_L       (REG_HDMITX_BASE + 0x44)
#define  REG_HDMITX_22_H       (REG_HDMITX_BASE + 0x45)
#define  REG_HDMITX_23_L       (REG_HDMITX_BASE + 0x46)
#define  REG_HDMITX_23_H       (REG_HDMITX_BASE + 0x47)
#define  REG_HDMITX_24_L       (REG_HDMITX_BASE + 0x48)
#define  REG_HDMITX_24_H       (REG_HDMITX_BASE + 0x49)
#define  REG_HDMITX_25_L       (REG_HDMITX_BASE + 0x4A)
#define  REG_HDMITX_25_H       (REG_HDMITX_BASE + 0x4B)
#define  REG_HDMITX_26_L       (REG_HDMITX_BASE + 0x4C)
#define  REG_HDMITX_26_H       (REG_HDMITX_BASE + 0x4D)
#define  REG_HDMITX_27_L       (REG_HDMITX_BASE + 0x4E)
#define  REG_HDMITX_27_H       (REG_HDMITX_BASE + 0x4F)
#define  REG_HDMITX_28_L       (REG_HDMITX_BASE + 0x50)
#define  REG_HDMITX_28_H       (REG_HDMITX_BASE + 0x51)
#define  REG_HDMITX_29_L       (REG_HDMITX_BASE + 0x52)
#define  REG_HDMITX_29_H       (REG_HDMITX_BASE + 0x53)
#define  REG_HDMITX_2A_L       (REG_HDMITX_BASE + 0x54)
#define  REG_HDMITX_2A_H       (REG_HDMITX_BASE + 0x55)
#define  REG_HDMITX_2B_L       (REG_HDMITX_BASE + 0x56)
#define  REG_HDMITX_2B_H       (REG_HDMITX_BASE + 0x57)
#define  REG_HDMITX_2C_L       (REG_HDMITX_BASE + 0x58)
#define  REG_HDMITX_2C_H       (REG_HDMITX_BASE + 0x59)
#define  REG_HDMITX_2D_L       (REG_HDMITX_BASE + 0x5A)
#define  REG_HDMITX_2D_H       (REG_HDMITX_BASE + 0x5B)
#define  REG_HDMITX_2E_L       (REG_HDMITX_BASE + 0x5C)
#define  REG_HDMITX_2E_H       (REG_HDMITX_BASE + 0x5D)
#define  REG_HDMITX_2F_L       (REG_HDMITX_BASE + 0x5E)
#define  REG_HDMITX_2F_H       (REG_HDMITX_BASE + 0x5F)
#define  REG_HDMITX_30_L       (REG_HDMITX_BASE + 0x60)
#define  REG_HDMITX_30_H       (REG_HDMITX_BASE + 0x61)
#define  REG_HDMITX_31_L       (REG_HDMITX_BASE + 0x62)
#define  REG_HDMITX_31_H       (REG_HDMITX_BASE + 0x63)
#define  REG_HDMITX_32_L       (REG_HDMITX_BASE + 0x64)
#define  REG_HDMITX_32_H       (REG_HDMITX_BASE + 0x65)
#define  REG_HDMITX_33_L       (REG_HDMITX_BASE + 0x66)
#define  REG_HDMITX_33_H       (REG_HDMITX_BASE + 0x67)
#define  REG_HDMITX_34_L       (REG_HDMITX_BASE + 0x68)
#define  REG_HDMITX_34_H       (REG_HDMITX_BASE + 0x69)
#define  REG_HDMITX_35_L       (REG_HDMITX_BASE + 0x6A)
#define  REG_HDMITX_35_H       (REG_HDMITX_BASE + 0x6B)
#define  REG_HDMITX_36_L       (REG_HDMITX_BASE + 0x6C)
#define  REG_HDMITX_36_H       (REG_HDMITX_BASE + 0x6D)
#define  REG_HDMITX_37_L       (REG_HDMITX_BASE + 0x6E)
#define  REG_HDMITX_37_H       (REG_HDMITX_BASE + 0x6F)
#define  REG_HDMITX_38_L       (REG_HDMITX_BASE + 0x70)
#define  REG_HDMITX_38_H       (REG_HDMITX_BASE + 0x71)
#define  REG_HDMITX_39_L       (REG_HDMITX_BASE + 0x72)
#define  REG_HDMITX_39_H       (REG_HDMITX_BASE + 0x73)
#define  REG_HDMITX_3A_L       (REG_HDMITX_BASE + 0x74)
#define  REG_HDMITX_3A_H       (REG_HDMITX_BASE + 0x75)
#define  REG_HDMITX_3B_L       (REG_HDMITX_BASE + 0x76)
#define  REG_HDMITX_3B_H       (REG_HDMITX_BASE + 0x77)
#define  REG_HDMITX_3C_L       (REG_HDMITX_BASE + 0x78)
#define  REG_HDMITX_3C_H       (REG_HDMITX_BASE + 0x79)
#define  REG_HDMITX_3D_L       (REG_HDMITX_BASE + 0x7A)
#define  REG_HDMITX_3D_H       (REG_HDMITX_BASE + 0x7B)
#define  REG_HDMITX_3E_L       (REG_HDMITX_BASE + 0x7C)
#define  REG_HDMITX_3E_H       (REG_HDMITX_BASE + 0x7D)
#define  REG_HDMITX_3F_L       (REG_HDMITX_BASE + 0x7E)
#define  REG_HDMITX_3F_H       (REG_HDMITX_BASE + 0x7F)
#define  REG_HDMITX_40_L       (REG_HDMITX_BASE + 0x80)
#define  REG_HDMITX_40_H       (REG_HDMITX_BASE + 0x81)
#define  REG_HDMITX_41_L       (REG_HDMITX_BASE + 0x82)
#define  REG_HDMITX_41_H       (REG_HDMITX_BASE + 0x83)
#define  REG_HDMITX_42_L       (REG_HDMITX_BASE + 0x84)
#define  REG_HDMITX_42_H       (REG_HDMITX_BASE + 0x85)
#define  REG_HDMITX_43_L       (REG_HDMITX_BASE + 0x86)
#define  REG_HDMITX_43_H       (REG_HDMITX_BASE + 0x87)
#define  REG_HDMITX_44_L       (REG_HDMITX_BASE + 0x88)
#define  REG_HDMITX_44_H       (REG_HDMITX_BASE + 0x89)
#define  REG_HDMITX_45_L       (REG_HDMITX_BASE + 0x8A)
#define  REG_HDMITX_45_H       (REG_HDMITX_BASE + 0x8B)
#define  REG_HDMITX_46_L       (REG_HDMITX_BASE + 0x8C)
#define  REG_HDMITX_46_H       (REG_HDMITX_BASE + 0x8D)
#define  REG_HDMITX_47_L       (REG_HDMITX_BASE + 0x8E)
#define  REG_HDMITX_47_H       (REG_HDMITX_BASE + 0x8F)
#define  REG_HDMITX_48_L       (REG_HDMITX_BASE + 0x90)
#define  REG_HDMITX_48_H       (REG_HDMITX_BASE + 0x91)
#define  REG_HDMITX_49_L       (REG_HDMITX_BASE + 0x92)
#define  REG_HDMITX_49_H       (REG_HDMITX_BASE + 0x93)
#define  REG_HDMITX_4A_L       (REG_HDMITX_BASE + 0x94)
#define  REG_HDMITX_4A_H       (REG_HDMITX_BASE + 0x95)
#define  REG_HDMITX_4B_L       (REG_HDMITX_BASE + 0x96)
#define  REG_HDMITX_4B_H       (REG_HDMITX_BASE + 0x97)
#define  REG_HDMITX_4C_L       (REG_HDMITX_BASE + 0x98)
#define  REG_HDMITX_4C_H       (REG_HDMITX_BASE + 0x99)
#define  REG_HDMITX_4D_L       (REG_HDMITX_BASE + 0x9A)
#define  REG_HDMITX_4D_H       (REG_HDMITX_BASE + 0x9B)
#define  REG_HDMITX_4E_L       (REG_HDMITX_BASE + 0x9C)
#define  REG_HDMITX_4E_H       (REG_HDMITX_BASE + 0x9D)
#define  REG_HDMITX_4F_L       (REG_HDMITX_BASE + 0x9E)
#define  REG_HDMITX_4F_H       (REG_HDMITX_BASE + 0x9F)
#define  REG_HDMITX_50_L       (REG_HDMITX_BASE + 0xA0)
#define  REG_HDMITX_50_H       (REG_HDMITX_BASE + 0xA1)
#define  REG_HDMITX_51_L       (REG_HDMITX_BASE + 0xA2)
#define  REG_HDMITX_51_H       (REG_HDMITX_BASE + 0xA3)
#define  REG_HDMITX_52_L       (REG_HDMITX_BASE + 0xA4)
#define  REG_HDMITX_52_H       (REG_HDMITX_BASE + 0xA5)
#define  REG_HDMITX_53_L       (REG_HDMITX_BASE + 0xA6)
#define  REG_HDMITX_53_H       (REG_HDMITX_BASE + 0xA7)
#define  REG_HDMITX_54_L       (REG_HDMITX_BASE + 0xA8)
#define  REG_HDMITX_54_H       (REG_HDMITX_BASE + 0xA9)
#define  REG_HDMITX_55_L       (REG_HDMITX_BASE + 0xAA)
#define  REG_HDMITX_55_H       (REG_HDMITX_BASE + 0xAB)
#define  REG_HDMITX_56_L       (REG_HDMITX_BASE + 0xAC)
#define  REG_HDMITX_56_H       (REG_HDMITX_BASE + 0xAD)
#define  REG_HDMITX_57_L       (REG_HDMITX_BASE + 0xAE)
#define  REG_HDMITX_57_H       (REG_HDMITX_BASE + 0xAF)
#define  REG_HDMITX_58_L       (REG_HDMITX_BASE + 0xB0)
#define  REG_HDMITX_58_H       (REG_HDMITX_BASE + 0xB1)
#define  REG_HDMITX_59_L       (REG_HDMITX_BASE + 0xB2)
#define  REG_HDMITX_59_H       (REG_HDMITX_BASE + 0xB3)
#define  REG_HDMITX_5A_L       (REG_HDMITX_BASE + 0xB4)
#define  REG_HDMITX_5A_H       (REG_HDMITX_BASE + 0xB5)
#define  REG_HDMITX_5B_L       (REG_HDMITX_BASE + 0xB6)
#define  REG_HDMITX_5B_H       (REG_HDMITX_BASE + 0xB7)
#define  REG_HDMITX_5C_L       (REG_HDMITX_BASE + 0xB8)
#define  REG_HDMITX_5C_H       (REG_HDMITX_BASE + 0xB9)
#define  REG_HDMITX_5D_L       (REG_HDMITX_BASE + 0xBA)
#define  REG_HDMITX_5D_H       (REG_HDMITX_BASE + 0xBB)
#define  REG_HDMITX_5E_L       (REG_HDMITX_BASE + 0xBC)
#define  REG_HDMITX_5E_H       (REG_HDMITX_BASE + 0xBD)
#define  REG_HDMITX_5F_L       (REG_HDMITX_BASE + 0xBE)
#define  REG_HDMITX_5F_H       (REG_HDMITX_BASE + 0xBF)
#define  REG_HDMITX_60_L       (REG_HDMITX_BASE + 0xC0)
#define  REG_HDMITX_60_H       (REG_HDMITX_BASE + 0xC1)
#define  REG_HDMITX_61_L       (REG_HDMITX_BASE + 0xC2)
#define  REG_HDMITX_61_H       (REG_HDMITX_BASE + 0xC3)
#define  REG_HDMITX_62_L       (REG_HDMITX_BASE + 0xC4)
#define  REG_HDMITX_62_H       (REG_HDMITX_BASE + 0xC5)
#define  REG_HDMITX_63_L       (REG_HDMITX_BASE + 0xC6)
#define  REG_HDMITX_63_H       (REG_HDMITX_BASE + 0xC7)
#define  REG_HDMITX_64_L       (REG_HDMITX_BASE + 0xC8)
#define  REG_HDMITX_64_H       (REG_HDMITX_BASE + 0xC9)
#define  REG_HDMITX_65_L       (REG_HDMITX_BASE + 0xCA)
#define  REG_HDMITX_65_H       (REG_HDMITX_BASE + 0xCB)
#define  REG_HDMITX_66_L       (REG_HDMITX_BASE + 0xCC)
#define  REG_HDMITX_66_H       (REG_HDMITX_BASE + 0xCD)
#define  REG_HDMITX_67_L       (REG_HDMITX_BASE + 0xCE)
#define  REG_HDMITX_67_H       (REG_HDMITX_BASE + 0xCF)
#define  REG_HDMITX_68_L       (REG_HDMITX_BASE + 0xD0)
#define  REG_HDMITX_68_H       (REG_HDMITX_BASE + 0xD1)
#define  REG_HDMITX_69_L       (REG_HDMITX_BASE + 0xD2)
#define  REG_HDMITX_69_H       (REG_HDMITX_BASE + 0xD3)
#define  REG_HDMITX_6A_L       (REG_HDMITX_BASE + 0xD4)
#define  REG_HDMITX_6A_H       (REG_HDMITX_BASE + 0xD5)
#define  REG_HDMITX_6B_L       (REG_HDMITX_BASE + 0xD6)
#define  REG_HDMITX_6B_H       (REG_HDMITX_BASE + 0xD7)
#define  REG_HDMITX_6C_L       (REG_HDMITX_BASE + 0xD8)
#define  REG_HDMITX_6C_H       (REG_HDMITX_BASE + 0xD9)
#define  REG_HDMITX_6D_L       (REG_HDMITX_BASE + 0xDA)
#define  REG_HDMITX_6D_H       (REG_HDMITX_BASE + 0xDB)
#define  REG_HDMITX_6E_L       (REG_HDMITX_BASE + 0xDC)
#define  REG_HDMITX_6E_H       (REG_HDMITX_BASE + 0xDD)
#define  REG_HDMITX_6F_L       (REG_HDMITX_BASE + 0xDE)
#define  REG_HDMITX_6F_H       (REG_HDMITX_BASE + 0xDF)
#define  REG_HDMITX_70_L       (REG_HDMITX_BASE + 0xE0)
#define  REG_HDMITX_70_H       (REG_HDMITX_BASE + 0xE1)
#define  REG_HDMITX_71_L       (REG_HDMITX_BASE + 0xE2)
#define  REG_HDMITX_71_H       (REG_HDMITX_BASE + 0xE3)
#define  REG_HDMITX_72_L       (REG_HDMITX_BASE + 0xE4)
#define  REG_HDMITX_72_H       (REG_HDMITX_BASE + 0xE5)
#define  REG_HDMITX_73_L       (REG_HDMITX_BASE + 0xE6)
#define  REG_HDMITX_73_H       (REG_HDMITX_BASE + 0xE7)
#define  REG_HDMITX_74_L       (REG_HDMITX_BASE + 0xE8)
#define  REG_HDMITX_74_H       (REG_HDMITX_BASE + 0xE9)
#define  REG_HDMITX_75_L       (REG_HDMITX_BASE + 0xEA)
#define  REG_HDMITX_75_H       (REG_HDMITX_BASE + 0xEB)
#define  REG_HDMITX_76_L       (REG_HDMITX_BASE + 0xEC)
#define  REG_HDMITX_76_H       (REG_HDMITX_BASE + 0xED)
#define  REG_HDMITX_77_L       (REG_HDMITX_BASE + 0xEE)
#define  REG_HDMITX_77_H       (REG_HDMITX_BASE + 0xEF)
#define  REG_HDMITX_78_L       (REG_HDMITX_BASE + 0xF0)
#define  REG_HDMITX_78_H       (REG_HDMITX_BASE + 0xF1)
#define  REG_HDMITX_79_L       (REG_HDMITX_BASE + 0xF2)
#define  REG_HDMITX_79_H       (REG_HDMITX_BASE + 0xF3)
#define  REG_HDMITX_7A_L       (REG_HDMITX_BASE + 0xF4)
#define  REG_HDMITX_7A_H       (REG_HDMITX_BASE + 0xF5)
#define  REG_HDMITX_7B_L       (REG_HDMITX_BASE + 0xF6)
#define  REG_HDMITX_7B_H       (REG_HDMITX_BASE + 0xF7)
#define  REG_HDMITX_7C_L       (REG_HDMITX_BASE + 0xF8)
#define  REG_HDMITX_7C_H       (REG_HDMITX_BASE + 0xF9)
#define  REG_HDMITX_7D_L       (REG_HDMITX_BASE + 0xFA)
#define  REG_HDMITX_7D_H       (REG_HDMITX_BASE + 0xFB)
#define  REG_HDMITX_7E_L       (REG_HDMITX_BASE + 0xFC)
#define  REG_HDMITX_7E_H       (REG_HDMITX_BASE + 0xFD)
#define  REG_HDMITX_7F_L       (REG_HDMITX_BASE + 0xFE)
#define  REG_HDMITX_7F_H       (REG_HDMITX_BASE + 0xFF)

#define  REG_HDMITX_VID_00_L       (REG_HDMITX_VID_BASE + 0x00)
#define  REG_HDMITX_VID_00_H       (REG_HDMITX_VID_BASE + 0x01)
#define  REG_HDMITX_VID_01_L       (REG_HDMITX_VID_BASE + 0x02)
#define  REG_HDMITX_VID_01_H       (REG_HDMITX_VID_BASE + 0x03)
#define  REG_HDMITX_VID_02_L       (REG_HDMITX_VID_BASE + 0x04)
#define  REG_HDMITX_VID_02_H       (REG_HDMITX_VID_BASE + 0x05)
#define  REG_HDMITX_VID_03_L       (REG_HDMITX_VID_BASE + 0x06)
#define  REG_HDMITX_VID_03_H       (REG_HDMITX_VID_BASE + 0x07)
#define  REG_HDMITX_VID_04_L       (REG_HDMITX_VID_BASE + 0x08)
#define  REG_HDMITX_VID_04_H       (REG_HDMITX_VID_BASE + 0x09)
#define  REG_HDMITX_VID_05_L       (REG_HDMITX_VID_BASE + 0x0A)
#define  REG_HDMITX_VID_05_H       (REG_HDMITX_VID_BASE + 0x0B)
#define  REG_HDMITX_VID_06_L       (REG_HDMITX_VID_BASE + 0x0C)
#define  REG_HDMITX_VID_06_H       (REG_HDMITX_VID_BASE + 0x0D)
#define  REG_HDMITX_VID_07_L       (REG_HDMITX_VID_BASE + 0x0E)
#define  REG_HDMITX_VID_07_H       (REG_HDMITX_VID_BASE + 0x0F)
#define  REG_HDMITX_VID_08_L       (REG_HDMITX_VID_BASE + 0x10)
#define  REG_HDMITX_VID_08_H       (REG_HDMITX_VID_BASE + 0x11)
#define  REG_HDMITX_VID_09_L       (REG_HDMITX_VID_BASE + 0x12)
#define  REG_HDMITX_VID_09_H       (REG_HDMITX_VID_BASE + 0x13)
#define  REG_HDMITX_VID_0A_L       (REG_HDMITX_VID_BASE + 0x14)
#define  REG_HDMITX_VID_0A_H       (REG_HDMITX_VID_BASE + 0x15)
#define  REG_HDMITX_VID_0B_L       (REG_HDMITX_VID_BASE + 0x16)
#define  REG_HDMITX_VID_0B_H       (REG_HDMITX_VID_BASE + 0x17)
#define  REG_HDMITX_VID_0C_L       (REG_HDMITX_VID_BASE + 0x18)
#define  REG_HDMITX_VID_0C_H       (REG_HDMITX_VID_BASE + 0x19)
#define  REG_HDMITX_VID_0D_L       (REG_HDMITX_VID_BASE + 0x1A)
#define  REG_HDMITX_VID_0D_H       (REG_HDMITX_VID_BASE + 0x1B)
#define  REG_HDMITX_VID_0E_L       (REG_HDMITX_VID_BASE + 0x1C)
#define  REG_HDMITX_VID_0E_H       (REG_HDMITX_VID_BASE + 0x1D)
#define  REG_HDMITX_VID_0F_L       (REG_HDMITX_VID_BASE + 0x1E)
#define  REG_HDMITX_VID_0F_H       (REG_HDMITX_VID_BASE + 0x1F)
#define  REG_HDMITX_VID_10_L       (REG_HDMITX_VID_BASE + 0x20)
#define  REG_HDMITX_VID_10_H       (REG_HDMITX_VID_BASE + 0x21)
#define  REG_HDMITX_VID_11_L       (REG_HDMITX_VID_BASE + 0x22)
#define  REG_HDMITX_VID_11_H       (REG_HDMITX_VID_BASE + 0x23)
#define  REG_HDMITX_VID_12_L       (REG_HDMITX_VID_BASE + 0x24)
#define  REG_HDMITX_VID_12_H       (REG_HDMITX_VID_BASE + 0x25)
#define  REG_HDMITX_VID_13_L       (REG_HDMITX_VID_BASE + 0x26)
#define  REG_HDMITX_VID_13_H       (REG_HDMITX_VID_BASE + 0x27)
#define  REG_HDMITX_VID_14_L       (REG_HDMITX_VID_BASE + 0x28)
#define  REG_HDMITX_VID_14_H       (REG_HDMITX_VID_BASE + 0x29)
#define  REG_HDMITX_VID_15_L       (REG_HDMITX_VID_BASE + 0x2A)
#define  REG_HDMITX_VID_15_H       (REG_HDMITX_VID_BASE + 0x2B)
#define  REG_HDMITX_VID_16_L       (REG_HDMITX_VID_BASE + 0x2C)
#define  REG_HDMITX_VID_16_H       (REG_HDMITX_VID_BASE + 0x2D)
#define  REG_HDMITX_VID_17_L       (REG_HDMITX_VID_BASE + 0x2E)
#define  REG_HDMITX_VID_17_H       (REG_HDMITX_VID_BASE + 0x2F)
#define  REG_HDMITX_VID_18_L       (REG_HDMITX_VID_BASE + 0x30)
#define  REG_HDMITX_VID_18_H       (REG_HDMITX_VID_BASE + 0x31)
#define  REG_HDMITX_VID_19_L       (REG_HDMITX_VID_BASE + 0x32)
#define  REG_HDMITX_VID_19_H       (REG_HDMITX_VID_BASE + 0x33)
#define  REG_HDMITX_VID_1A_L       (REG_HDMITX_VID_BASE + 0x34)
#define  REG_HDMITX_VID_1A_H       (REG_HDMITX_VID_BASE + 0x35)
#define  REG_HDMITX_VID_1B_L       (REG_HDMITX_VID_BASE + 0x36)
#define  REG_HDMITX_VID_1B_H       (REG_HDMITX_VID_BASE + 0x37)
#define  REG_HDMITX_VID_1C_L       (REG_HDMITX_VID_BASE + 0x38)
#define  REG_HDMITX_VID_1C_H       (REG_HDMITX_VID_BASE + 0x39)
#define  REG_HDMITX_VID_1D_L       (REG_HDMITX_VID_BASE + 0x3A)
#define  REG_HDMITX_VID_1D_H       (REG_HDMITX_VID_BASE + 0x3B)
#define  REG_HDMITX_VID_1E_L       (REG_HDMITX_VID_BASE + 0x3C)
#define  REG_HDMITX_VID_1E_H       (REG_HDMITX_VID_BASE + 0x3D)
#define  REG_HDMITX_VID_1F_L       (REG_HDMITX_VID_BASE + 0x3E)
#define  REG_HDMITX_VID_1F_H       (REG_HDMITX_VID_BASE + 0x3F)
#define  REG_HDMITX_VID_20_L       (REG_HDMITX_VID_BASE + 0x40)
#define  REG_HDMITX_VID_20_H       (REG_HDMITX_VID_BASE + 0x41)
#define  REG_HDMITX_VID_21_L       (REG_HDMITX_VID_BASE + 0x42)
#define  REG_HDMITX_VID_21_H       (REG_HDMITX_VID_BASE + 0x43)
#define  REG_HDMITX_VID_22_L       (REG_HDMITX_VID_BASE + 0x44)
#define  REG_HDMITX_VID_22_H       (REG_HDMITX_VID_BASE + 0x45)
#define  REG_HDMITX_VID_23_L       (REG_HDMITX_VID_BASE + 0x46)
#define  REG_HDMITX_VID_23_H       (REG_HDMITX_VID_BASE + 0x47)
#define  REG_HDMITX_VID_24_L       (REG_HDMITX_VID_BASE + 0x48)
#define  REG_HDMITX_VID_24_H       (REG_HDMITX_VID_BASE + 0x49)
#define  REG_HDMITX_VID_25_L       (REG_HDMITX_VID_BASE + 0x4A)
#define  REG_HDMITX_VID_25_H       (REG_HDMITX_VID_BASE + 0x4B)
#define  REG_HDMITX_VID_26_L       (REG_HDMITX_VID_BASE + 0x4C)
#define  REG_HDMITX_VID_26_H       (REG_HDMITX_VID_BASE + 0x4D)
#define  REG_HDMITX_VID_27_L       (REG_HDMITX_VID_BASE + 0x4E)
#define  REG_HDMITX_VID_27_H       (REG_HDMITX_VID_BASE + 0x4F)
#define  REG_HDMITX_VID_28_L       (REG_HDMITX_VID_BASE + 0x50)
#define  REG_HDMITX_VID_28_H       (REG_HDMITX_VID_BASE + 0x51)
#define  REG_HDMITX_VID_29_L       (REG_HDMITX_VID_BASE + 0x52)
#define  REG_HDMITX_VID_29_H       (REG_HDMITX_VID_BASE + 0x53)
#define  REG_HDMITX_VID_2A_L       (REG_HDMITX_VID_BASE + 0x54)
#define  REG_HDMITX_VID_2A_H       (REG_HDMITX_VID_BASE + 0x55)
#define  REG_HDMITX_VID_2B_L       (REG_HDMITX_VID_BASE + 0x56)
#define  REG_HDMITX_VID_2B_H       (REG_HDMITX_VID_BASE + 0x57)
#define  REG_HDMITX_VID_2C_L       (REG_HDMITX_VID_BASE + 0x58)
#define  REG_HDMITX_VID_2C_H       (REG_HDMITX_VID_BASE + 0x59)
#define  REG_HDMITX_VID_2D_L       (REG_HDMITX_VID_BASE + 0x5A)
#define  REG_HDMITX_VID_2D_H       (REG_HDMITX_VID_BASE + 0x5B)
#define  REG_HDMITX_VID_2E_L       (REG_HDMITX_VID_BASE + 0x5C)
#define  REG_HDMITX_VID_2E_H       (REG_HDMITX_VID_BASE + 0x5D)
#define  REG_HDMITX_VID_2F_L       (REG_HDMITX_VID_BASE + 0x5E)
#define  REG_HDMITX_VID_2F_H       (REG_HDMITX_VID_BASE + 0x5F)
#define  REG_HDMITX_VID_30_L       (REG_HDMITX_VID_BASE + 0x60)
#define  REG_HDMITX_VID_30_H       (REG_HDMITX_VID_BASE + 0x61)
#define  REG_HDMITX_VID_31_L       (REG_HDMITX_VID_BASE + 0x62)
#define  REG_HDMITX_VID_31_H       (REG_HDMITX_VID_BASE + 0x63)
#define  REG_HDMITX_VID_32_L       (REG_HDMITX_VID_BASE + 0x64)
#define  REG_HDMITX_VID_32_H       (REG_HDMITX_VID_BASE + 0x65)
#define  REG_HDMITX_VID_33_L       (REG_HDMITX_VID_BASE + 0x66)
#define  REG_HDMITX_VID_33_H       (REG_HDMITX_VID_BASE + 0x67)
#define  REG_HDMITX_VID_34_L       (REG_HDMITX_VID_BASE + 0x68)
#define  REG_HDMITX_VID_34_H       (REG_HDMITX_VID_BASE + 0x69)
#define  REG_HDMITX_VID_35_L       (REG_HDMITX_VID_BASE + 0x6A)
#define  REG_HDMITX_VID_35_H       (REG_HDMITX_VID_BASE + 0x6B)
#define  REG_HDMITX_VID_36_L       (REG_HDMITX_VID_BASE + 0x6C)
#define  REG_HDMITX_VID_36_H       (REG_HDMITX_VID_BASE + 0x6D)
#define  REG_HDMITX_VID_37_L       (REG_HDMITX_VID_BASE + 0x6E)
#define  REG_HDMITX_VID_37_H       (REG_HDMITX_VID_BASE + 0x6F)
#define  REG_HDMITX_VID_38_L       (REG_HDMITX_VID_BASE + 0x70)
#define  REG_HDMITX_VID_38_H       (REG_HDMITX_VID_BASE + 0x71)
#define  REG_HDMITX_VID_39_L       (REG_HDMITX_VID_BASE + 0x72)
#define  REG_HDMITX_VID_39_H       (REG_HDMITX_VID_BASE + 0x73)
#define  REG_HDMITX_VID_3A_L       (REG_HDMITX_VID_BASE + 0x74)
#define  REG_HDMITX_VID_3A_H       (REG_HDMITX_VID_BASE + 0x75)
#define  REG_HDMITX_VID_3B_L       (REG_HDMITX_VID_BASE + 0x76)
#define  REG_HDMITX_VID_3B_H       (REG_HDMITX_VID_BASE + 0x77)
#define  REG_HDMITX_VID_3C_L       (REG_HDMITX_VID_BASE + 0x78)
#define  REG_HDMITX_VID_3C_H       (REG_HDMITX_VID_BASE + 0x79)
#define  REG_HDMITX_VID_3D_L       (REG_HDMITX_VID_BASE + 0x7A)
#define  REG_HDMITX_VID_3D_H       (REG_HDMITX_VID_BASE + 0x7B)
#define  REG_HDMITX_VID_3E_L       (REG_HDMITX_VID_BASE + 0x7C)
#define  REG_HDMITX_VID_3E_H       (REG_HDMITX_VID_BASE + 0x7D)
#define  REG_HDMITX_VID_3F_L       (REG_HDMITX_VID_BASE + 0x7E)
#define  REG_HDMITX_VID_3F_H       (REG_HDMITX_VID_BASE + 0x7F)
#define  REG_HDMITX_VID_40_L       (REG_HDMITX_VID_BASE + 0x80)
#define  REG_HDMITX_VID_40_H       (REG_HDMITX_VID_BASE + 0x81)
#define  REG_HDMITX_VID_41_L       (REG_HDMITX_VID_BASE + 0x82)
#define  REG_HDMITX_VID_41_H       (REG_HDMITX_VID_BASE + 0x83)
#define  REG_HDMITX_VID_42_L       (REG_HDMITX_VID_BASE + 0x84)
#define  REG_HDMITX_VID_42_H       (REG_HDMITX_VID_BASE + 0x85)
#define  REG_HDMITX_VID_43_L       (REG_HDMITX_VID_BASE + 0x86)
#define  REG_HDMITX_VID_43_H       (REG_HDMITX_VID_BASE + 0x87)
#define  REG_HDMITX_VID_44_L       (REG_HDMITX_VID_BASE + 0x88)
#define  REG_HDMITX_VID_44_H       (REG_HDMITX_VID_BASE + 0x89)
#define  REG_HDMITX_VID_45_L       (REG_HDMITX_VID_BASE + 0x8A)
#define  REG_HDMITX_VID_45_H       (REG_HDMITX_VID_BASE + 0x8B)
#define  REG_HDMITX_VID_46_L       (REG_HDMITX_VID_BASE + 0x8C)
#define  REG_HDMITX_VID_46_H       (REG_HDMITX_VID_BASE + 0x8D)
#define  REG_HDMITX_VID_47_L       (REG_HDMITX_VID_BASE + 0x8E)
#define  REG_HDMITX_VID_47_H       (REG_HDMITX_VID_BASE + 0x8F)
#define  REG_HDMITX_VID_48_L       (REG_HDMITX_VID_BASE + 0x90)
#define  REG_HDMITX_VID_48_H       (REG_HDMITX_VID_BASE + 0x91)
#define  REG_HDMITX_VID_49_L       (REG_HDMITX_VID_BASE + 0x92)
#define  REG_HDMITX_VID_49_H       (REG_HDMITX_VID_BASE + 0x93)
#define  REG_HDMITX_VID_4A_L       (REG_HDMITX_VID_BASE + 0x94)
#define  REG_HDMITX_VID_4A_H       (REG_HDMITX_VID_BASE + 0x95)
#define  REG_HDMITX_VID_4B_L       (REG_HDMITX_VID_BASE + 0x96)
#define  REG_HDMITX_VID_4B_H       (REG_HDMITX_VID_BASE + 0x97)
#define  REG_HDMITX_VID_4C_L       (REG_HDMITX_VID_BASE + 0x98)
#define  REG_HDMITX_VID_4C_H       (REG_HDMITX_VID_BASE + 0x99)
#define  REG_HDMITX_VID_4D_L       (REG_HDMITX_VID_BASE + 0x9A)
#define  REG_HDMITX_VID_4D_H       (REG_HDMITX_VID_BASE + 0x9B)
#define  REG_HDMITX_VID_4E_L       (REG_HDMITX_VID_BASE + 0x9C)
#define  REG_HDMITX_VID_4E_H       (REG_HDMITX_VID_BASE + 0x9D)
#define  REG_HDMITX_VID_4F_L       (REG_HDMITX_VID_BASE + 0x9E)
#define  REG_HDMITX_VID_4F_H       (REG_HDMITX_VID_BASE + 0x9F)
#define  REG_HDMITX_VID_50_L       (REG_HDMITX_VID_BASE + 0xA0)
#define  REG_HDMITX_VID_50_H       (REG_HDMITX_VID_BASE + 0xA1)
#define  REG_HDMITX_VID_51_L       (REG_HDMITX_VID_BASE + 0xA2)
#define  REG_HDMITX_VID_51_H       (REG_HDMITX_VID_BASE + 0xA3)
#define  REG_HDMITX_VID_52_L       (REG_HDMITX_VID_BASE + 0xA4)
#define  REG_HDMITX_VID_52_H       (REG_HDMITX_VID_BASE + 0xA5)
#define  REG_HDMITX_VID_53_L       (REG_HDMITX_VID_BASE + 0xA6)
#define  REG_HDMITX_VID_53_H       (REG_HDMITX_VID_BASE + 0xA7)
#define  REG_HDMITX_VID_54_L       (REG_HDMITX_VID_BASE + 0xA8)
#define  REG_HDMITX_VID_54_H       (REG_HDMITX_VID_BASE + 0xA9)
#define  REG_HDMITX_VID_55_L       (REG_HDMITX_VID_BASE + 0xAA)
#define  REG_HDMITX_VID_55_H       (REG_HDMITX_VID_BASE + 0xAB)
#define  REG_HDMITX_VID_56_L       (REG_HDMITX_VID_BASE + 0xAC)
#define  REG_HDMITX_VID_56_H       (REG_HDMITX_VID_BASE + 0xAD)
#define  REG_HDMITX_VID_57_L       (REG_HDMITX_VID_BASE + 0xAE)
#define  REG_HDMITX_VID_57_H       (REG_HDMITX_VID_BASE + 0xAF)
#define  REG_HDMITX_VID_58_L       (REG_HDMITX_VID_BASE + 0xB0)
#define  REG_HDMITX_VID_58_H       (REG_HDMITX_VID_BASE + 0xB1)
#define  REG_HDMITX_VID_59_L       (REG_HDMITX_VID_BASE + 0xB2)
#define  REG_HDMITX_VID_59_H       (REG_HDMITX_VID_BASE + 0xB3)
#define  REG_HDMITX_VID_5A_L       (REG_HDMITX_VID_BASE + 0xB4)
#define  REG_HDMITX_VID_5A_H       (REG_HDMITX_VID_BASE + 0xB5)
#define  REG_HDMITX_VID_5B_L       (REG_HDMITX_VID_BASE + 0xB6)
#define  REG_HDMITX_VID_5B_H       (REG_HDMITX_VID_BASE + 0xB7)
#define  REG_HDMITX_VID_5C_L       (REG_HDMITX_VID_BASE + 0xB8)
#define  REG_HDMITX_VID_5C_H       (REG_HDMITX_VID_BASE + 0xB9)
#define  REG_HDMITX_VID_5D_L       (REG_HDMITX_VID_BASE + 0xBA)
#define  REG_HDMITX_VID_5D_H       (REG_HDMITX_VID_BASE + 0xBB)
#define  REG_HDMITX_VID_5E_L       (REG_HDMITX_VID_BASE + 0xBC)
#define  REG_HDMITX_VID_5E_H       (REG_HDMITX_VID_BASE + 0xBD)
#define  REG_HDMITX_VID_5F_L       (REG_HDMITX_VID_BASE + 0xBE)
#define  REG_HDMITX_VID_5F_H       (REG_HDMITX_VID_BASE + 0xBF)
#define  REG_HDMITX_VID_60_L       (REG_HDMITX_VID_BASE + 0xC0)
#define  REG_HDMITX_VID_60_H       (REG_HDMITX_VID_BASE + 0xC1)
#define  REG_HDMITX_VID_61_L       (REG_HDMITX_VID_BASE + 0xC2)
#define  REG_HDMITX_VID_61_H       (REG_HDMITX_VID_BASE + 0xC3)
#define  REG_HDMITX_VID_62_L       (REG_HDMITX_VID_BASE + 0xC4)
#define  REG_HDMITX_VID_62_H       (REG_HDMITX_VID_BASE + 0xC5)
#define  REG_HDMITX_VID_63_L       (REG_HDMITX_VID_BASE + 0xC6)
#define  REG_HDMITX_VID_63_H       (REG_HDMITX_VID_BASE + 0xC7)
#define  REG_HDMITX_VID_64_L       (REG_HDMITX_VID_BASE + 0xC8)
#define  REG_HDMITX_VID_64_H       (REG_HDMITX_VID_BASE + 0xC9)
#define  REG_HDMITX_VID_65_L       (REG_HDMITX_VID_BASE + 0xCA)
#define  REG_HDMITX_VID_65_H       (REG_HDMITX_VID_BASE + 0xCB)
#define  REG_HDMITX_VID_66_L       (REG_HDMITX_VID_BASE + 0xCC)
#define  REG_HDMITX_VID_66_H       (REG_HDMITX_VID_BASE + 0xCD)
#define  REG_HDMITX_VID_67_L       (REG_HDMITX_VID_BASE + 0xCE)
#define  REG_HDMITX_VID_67_H       (REG_HDMITX_VID_BASE + 0xCF)
#define  REG_HDMITX_VID_68_L       (REG_HDMITX_VID_BASE + 0xD0)
#define  REG_HDMITX_VID_68_H       (REG_HDMITX_VID_BASE + 0xD1)
#define  REG_HDMITX_VID_69_L       (REG_HDMITX_VID_BASE + 0xD2)
#define  REG_HDMITX_VID_69_H       (REG_HDMITX_VID_BASE + 0xD3)
#define  REG_HDMITX_VID_6A_L       (REG_HDMITX_VID_BASE + 0xD4)
#define  REG_HDMITX_VID_6A_H       (REG_HDMITX_VID_BASE + 0xD5)
#define  REG_HDMITX_VID_6B_L       (REG_HDMITX_VID_BASE + 0xD6)
#define  REG_HDMITX_VID_6B_H       (REG_HDMITX_VID_BASE + 0xD7)
#define  REG_HDMITX_VID_6C_L       (REG_HDMITX_VID_BASE + 0xD8)
#define  REG_HDMITX_VID_6C_H       (REG_HDMITX_VID_BASE + 0xD9)
#define  REG_HDMITX_VID_6D_L       (REG_HDMITX_VID_BASE + 0xDA)
#define  REG_HDMITX_VID_6D_H       (REG_HDMITX_VID_BASE + 0xDB)
#define  REG_HDMITX_VID_6E_L       (REG_HDMITX_VID_BASE + 0xDC)
#define  REG_HDMITX_VID_6E_H       (REG_HDMITX_VID_BASE + 0xDD)
#define  REG_HDMITX_VID_6F_L       (REG_HDMITX_VID_BASE + 0xDE)
#define  REG_HDMITX_VID_6F_H       (REG_HDMITX_VID_BASE + 0xDF)
#define  REG_HDMITX_VID_70_L       (REG_HDMITX_VID_BASE + 0xE0)
#define  REG_HDMITX_VID_70_H       (REG_HDMITX_VID_BASE + 0xE1)
#define  REG_HDMITX_VID_71_L       (REG_HDMITX_VID_BASE + 0xE2)
#define  REG_HDMITX_VID_71_H       (REG_HDMITX_VID_BASE + 0xE3)
#define  REG_HDMITX_VID_72_L       (REG_HDMITX_VID_BASE + 0xE4)
#define  REG_HDMITX_VID_72_H       (REG_HDMITX_VID_BASE + 0xE5)
#define  REG_HDMITX_VID_73_L       (REG_HDMITX_VID_BASE + 0xE6)
#define  REG_HDMITX_VID_73_H       (REG_HDMITX_VID_BASE + 0xE7)
#define  REG_HDMITX_VID_74_L       (REG_HDMITX_VID_BASE + 0xE8)
#define  REG_HDMITX_VID_74_H       (REG_HDMITX_VID_BASE + 0xE9)
#define  REG_HDMITX_VID_75_L       (REG_HDMITX_VID_BASE + 0xEA)
#define  REG_HDMITX_VID_75_H       (REG_HDMITX_VID_BASE + 0xEB)
#define  REG_HDMITX_VID_76_L       (REG_HDMITX_VID_BASE + 0xEC)
#define  REG_HDMITX_VID_76_H       (REG_HDMITX_VID_BASE + 0xED)
#define  REG_HDMITX_VID_77_L       (REG_HDMITX_VID_BASE + 0xEE)
#define  REG_HDMITX_VID_77_H       (REG_HDMITX_VID_BASE + 0xEF)
#define  REG_HDMITX_VID_78_L       (REG_HDMITX_VID_BASE + 0xF0)
#define  REG_HDMITX_VID_78_H       (REG_HDMITX_VID_BASE + 0xF1)
#define  REG_HDMITX_VID_79_L       (REG_HDMITX_VID_BASE + 0xF2)
#define  REG_HDMITX_VID_79_H       (REG_HDMITX_VID_BASE + 0xF3)
#define  REG_HDMITX_VID_7A_L       (REG_HDMITX_VID_BASE + 0xF4)
#define  REG_HDMITX_VID_7A_H       (REG_HDMITX_VID_BASE + 0xF5)
#define  REG_HDMITX_VID_7B_L       (REG_HDMITX_VID_BASE + 0xF6)
#define  REG_HDMITX_VID_7B_H       (REG_HDMITX_VID_BASE + 0xF7)
#define  REG_HDMITX_VID_7C_L       (REG_HDMITX_VID_BASE + 0xF8)
#define  REG_HDMITX_VID_7C_H       (REG_HDMITX_VID_BASE + 0xF9)
#define  REG_HDMITX_VID_7D_L       (REG_HDMITX_VID_BASE + 0xFA)
#define  REG_HDMITX_VID_7D_H       (REG_HDMITX_VID_BASE + 0xFB)
#define  REG_HDMITX_VID_7E_L       (REG_HDMITX_VID_BASE + 0xFC)
#define  REG_HDMITX_VID_7E_H       (REG_HDMITX_VID_BASE + 0xFD)
#define  REG_HDMITX_VID_7F_L       (REG_HDMITX_VID_BASE + 0xFE)
#define  REG_HDMITX_VID_7F_H       (REG_HDMITX_VID_BASE + 0xFF)

#define  REG_HDMITX_AUD_00_L       (REG_HDMITX_AUD_BASE + 0x00)
#define  REG_HDMITX_AUD_00_H       (REG_HDMITX_AUD_BASE + 0x01)
#define  REG_HDMITX_AUD_01_L       (REG_HDMITX_AUD_BASE + 0x02)
#define  REG_HDMITX_AUD_01_H       (REG_HDMITX_AUD_BASE + 0x03)
#define  REG_HDMITX_AUD_02_L       (REG_HDMITX_AUD_BASE + 0x04)
#define  REG_HDMITX_AUD_02_H       (REG_HDMITX_AUD_BASE + 0x05)
#define  REG_HDMITX_AUD_03_L       (REG_HDMITX_AUD_BASE + 0x06)
#define  REG_HDMITX_AUD_03_H       (REG_HDMITX_AUD_BASE + 0x07)
#define  REG_HDMITX_AUD_04_L       (REG_HDMITX_AUD_BASE + 0x08)
#define  REG_HDMITX_AUD_04_H       (REG_HDMITX_AUD_BASE + 0x09)
#define  REG_HDMITX_AUD_05_L       (REG_HDMITX_AUD_BASE + 0x0A)
#define  REG_HDMITX_AUD_05_H       (REG_HDMITX_AUD_BASE + 0x0B)
#define  REG_HDMITX_AUD_06_L       (REG_HDMITX_AUD_BASE + 0x0C)
#define  REG_HDMITX_AUD_06_H       (REG_HDMITX_AUD_BASE + 0x0D)
#define  REG_HDMITX_AUD_07_L       (REG_HDMITX_AUD_BASE + 0x0E)
#define  REG_HDMITX_AUD_07_H       (REG_HDMITX_AUD_BASE + 0x0F)
#define  REG_HDMITX_AUD_08_L       (REG_HDMITX_AUD_BASE + 0x10)
#define  REG_HDMITX_AUD_08_H       (REG_HDMITX_AUD_BASE + 0x11)
#define  REG_HDMITX_AUD_09_L       (REG_HDMITX_AUD_BASE + 0x12)
#define  REG_HDMITX_AUD_09_H       (REG_HDMITX_AUD_BASE + 0x13)
#define  REG_HDMITX_AUD_0A_L       (REG_HDMITX_AUD_BASE + 0x14)
#define  REG_HDMITX_AUD_0A_H       (REG_HDMITX_AUD_BASE + 0x15)
#define  REG_HDMITX_AUD_0B_L       (REG_HDMITX_AUD_BASE + 0x16)
#define  REG_HDMITX_AUD_0B_H       (REG_HDMITX_AUD_BASE + 0x17)
#define  REG_HDMITX_AUD_0C_L       (REG_HDMITX_AUD_BASE + 0x18)
#define  REG_HDMITX_AUD_0C_H       (REG_HDMITX_AUD_BASE + 0x19)
#define  REG_HDMITX_AUD_0D_L       (REG_HDMITX_AUD_BASE + 0x1A)
#define  REG_HDMITX_AUD_0D_H       (REG_HDMITX_AUD_BASE + 0x1B)
#define  REG_HDMITX_AUD_0E_L       (REG_HDMITX_AUD_BASE + 0x1C)
#define  REG_HDMITX_AUD_0E_H       (REG_HDMITX_AUD_BASE + 0x1D)
#define  REG_HDMITX_AUD_0F_L       (REG_HDMITX_AUD_BASE + 0x1E)
#define  REG_HDMITX_AUD_0F_H       (REG_HDMITX_AUD_BASE + 0x1F)
#define  REG_HDMITX_AUD_10_L       (REG_HDMITX_AUD_BASE + 0x20)
#define  REG_HDMITX_AUD_10_H       (REG_HDMITX_AUD_BASE + 0x21)
#define  REG_HDMITX_AUD_11_L       (REG_HDMITX_AUD_BASE + 0x22)
#define  REG_HDMITX_AUD_11_H       (REG_HDMITX_AUD_BASE + 0x23)
#define  REG_HDMITX_AUD_12_L       (REG_HDMITX_AUD_BASE + 0x24)
#define  REG_HDMITX_AUD_12_H       (REG_HDMITX_AUD_BASE + 0x25)
#define  REG_HDMITX_AUD_13_L       (REG_HDMITX_AUD_BASE + 0x26)
#define  REG_HDMITX_AUD_13_H       (REG_HDMITX_AUD_BASE + 0x27)
#define  REG_HDMITX_AUD_14_L       (REG_HDMITX_AUD_BASE + 0x28)
#define  REG_HDMITX_AUD_14_H       (REG_HDMITX_AUD_BASE + 0x29)
#define  REG_HDMITX_AUD_15_L       (REG_HDMITX_AUD_BASE + 0x2A)
#define  REG_HDMITX_AUD_15_H       (REG_HDMITX_AUD_BASE + 0x2B)
#define  REG_HDMITX_AUD_16_L       (REG_HDMITX_AUD_BASE + 0x2C)
#define  REG_HDMITX_AUD_16_H       (REG_HDMITX_AUD_BASE + 0x2D)
#define  REG_HDMITX_AUD_17_L       (REG_HDMITX_AUD_BASE + 0x2E)
#define  REG_HDMITX_AUD_17_H       (REG_HDMITX_AUD_BASE + 0x2F)
#define  REG_HDMITX_AUD_18_L       (REG_HDMITX_AUD_BASE + 0x30)
#define  REG_HDMITX_AUD_18_H       (REG_HDMITX_AUD_BASE + 0x31)
#define  REG_HDMITX_AUD_19_L       (REG_HDMITX_AUD_BASE + 0x32)
#define  REG_HDMITX_AUD_19_H       (REG_HDMITX_AUD_BASE + 0x33)
#define  REG_HDMITX_AUD_1A_L       (REG_HDMITX_AUD_BASE + 0x34)
#define  REG_HDMITX_AUD_1A_H       (REG_HDMITX_AUD_BASE + 0x35)
#define  REG_HDMITX_AUD_1B_L       (REG_HDMITX_AUD_BASE + 0x36)
#define  REG_HDMITX_AUD_1B_H       (REG_HDMITX_AUD_BASE + 0x37)
#define  REG_HDMITX_AUD_1C_L       (REG_HDMITX_AUD_BASE + 0x38)
#define  REG_HDMITX_AUD_1C_H       (REG_HDMITX_AUD_BASE + 0x39)
#define  REG_HDMITX_AUD_1D_L       (REG_HDMITX_AUD_BASE + 0x3A)
#define  REG_HDMITX_AUD_1D_H       (REG_HDMITX_AUD_BASE + 0x3B)
#define  REG_HDMITX_AUD_1E_L       (REG_HDMITX_AUD_BASE + 0x3C)
#define  REG_HDMITX_AUD_1E_H       (REG_HDMITX_AUD_BASE + 0x3D)
#define  REG_HDMITX_AUD_1F_L       (REG_HDMITX_AUD_BASE + 0x3E)
#define  REG_HDMITX_AUD_1F_H       (REG_HDMITX_AUD_BASE + 0x3F)
#define  REG_HDMITX_AUD_20_L       (REG_HDMITX_AUD_BASE + 0x40)
#define  REG_HDMITX_AUD_20_H       (REG_HDMITX_AUD_BASE + 0x41)
#define  REG_HDMITX_AUD_21_L       (REG_HDMITX_AUD_BASE + 0x42)
#define  REG_HDMITX_AUD_21_H       (REG_HDMITX_AUD_BASE + 0x43)
#define  REG_HDMITX_AUD_22_L       (REG_HDMITX_AUD_BASE + 0x44)
#define  REG_HDMITX_AUD_22_H       (REG_HDMITX_AUD_BASE + 0x45)
#define  REG_HDMITX_AUD_23_L       (REG_HDMITX_AUD_BASE + 0x46)
#define  REG_HDMITX_AUD_23_H       (REG_HDMITX_AUD_BASE + 0x47)
#define  REG_HDMITX_AUD_24_L       (REG_HDMITX_AUD_BASE + 0x48)
#define  REG_HDMITX_AUD_24_H       (REG_HDMITX_AUD_BASE + 0x49)
#define  REG_HDMITX_AUD_25_L       (REG_HDMITX_AUD_BASE + 0x4A)
#define  REG_HDMITX_AUD_25_H       (REG_HDMITX_AUD_BASE + 0x4B)
#define  REG_HDMITX_AUD_26_L       (REG_HDMITX_AUD_BASE + 0x4C)
#define  REG_HDMITX_AUD_26_H       (REG_HDMITX_AUD_BASE + 0x4D)
#define  REG_HDMITX_AUD_27_L       (REG_HDMITX_AUD_BASE + 0x4E)
#define  REG_HDMITX_AUD_27_H       (REG_HDMITX_AUD_BASE + 0x4F)
#define  REG_HDMITX_AUD_28_L       (REG_HDMITX_AUD_BASE + 0x50)
#define  REG_HDMITX_AUD_28_H       (REG_HDMITX_AUD_BASE + 0x51)
#define  REG_HDMITX_AUD_29_L       (REG_HDMITX_AUD_BASE + 0x52)
#define  REG_HDMITX_AUD_29_H       (REG_HDMITX_AUD_BASE + 0x53)
#define  REG_HDMITX_AUD_2A_L       (REG_HDMITX_AUD_BASE + 0x54)
#define  REG_HDMITX_AUD_2A_H       (REG_HDMITX_AUD_BASE + 0x55)
#define  REG_HDMITX_AUD_2B_L       (REG_HDMITX_AUD_BASE + 0x56)
#define  REG_HDMITX_AUD_2B_H       (REG_HDMITX_AUD_BASE + 0x57)
#define  REG_HDMITX_AUD_2C_L       (REG_HDMITX_AUD_BASE + 0x58)
#define  REG_HDMITX_AUD_2C_H       (REG_HDMITX_AUD_BASE + 0x59)
#define  REG_HDMITX_AUD_2D_L       (REG_HDMITX_AUD_BASE + 0x5A)
#define  REG_HDMITX_AUD_2D_H       (REG_HDMITX_AUD_BASE + 0x5B)
#define  REG_HDMITX_AUD_2E_L       (REG_HDMITX_AUD_BASE + 0x5C)
#define  REG_HDMITX_AUD_2E_H       (REG_HDMITX_AUD_BASE + 0x5D)
#define  REG_HDMITX_AUD_2F_L       (REG_HDMITX_AUD_BASE + 0x5E)
#define  REG_HDMITX_AUD_2F_H       (REG_HDMITX_AUD_BASE + 0x5F)
#define  REG_HDMITX_AUD_30_L       (REG_HDMITX_AUD_BASE + 0x60)
#define  REG_HDMITX_AUD_30_H       (REG_HDMITX_AUD_BASE + 0x61)
#define  REG_HDMITX_AUD_31_L       (REG_HDMITX_AUD_BASE + 0x62)
#define  REG_HDMITX_AUD_31_H       (REG_HDMITX_AUD_BASE + 0x63)
#define  REG_HDMITX_AUD_32_L       (REG_HDMITX_AUD_BASE + 0x64)
#define  REG_HDMITX_AUD_32_H       (REG_HDMITX_AUD_BASE + 0x65)
#define  REG_HDMITX_AUD_33_L       (REG_HDMITX_AUD_BASE + 0x66)
#define  REG_HDMITX_AUD_33_H       (REG_HDMITX_AUD_BASE + 0x67)
#define  REG_HDMITX_AUD_34_L       (REG_HDMITX_AUD_BASE + 0x68)
#define  REG_HDMITX_AUD_34_H       (REG_HDMITX_AUD_BASE + 0x69)
#define  REG_HDMITX_AUD_35_L       (REG_HDMITX_AUD_BASE + 0x6A)
#define  REG_HDMITX_AUD_35_H       (REG_HDMITX_AUD_BASE + 0x6B)
#define  REG_HDMITX_AUD_36_L       (REG_HDMITX_AUD_BASE + 0x6C)
#define  REG_HDMITX_AUD_36_H       (REG_HDMITX_AUD_BASE + 0x6D)
#define  REG_HDMITX_AUD_37_L       (REG_HDMITX_AUD_BASE + 0x6E)
#define  REG_HDMITX_AUD_37_H       (REG_HDMITX_AUD_BASE + 0x6F)
#define  REG_HDMITX_AUD_38_L       (REG_HDMITX_AUD_BASE + 0x70)
#define  REG_HDMITX_AUD_38_H       (REG_HDMITX_AUD_BASE + 0x71)
#define  REG_HDMITX_AUD_39_L       (REG_HDMITX_AUD_BASE + 0x72)
#define  REG_HDMITX_AUD_39_H       (REG_HDMITX_AUD_BASE + 0x73)
#define  REG_HDMITX_AUD_3A_L       (REG_HDMITX_AUD_BASE + 0x74)
#define  REG_HDMITX_AUD_3A_H       (REG_HDMITX_AUD_BASE + 0x75)
#define  REG_HDMITX_AUD_3B_L       (REG_HDMITX_AUD_BASE + 0x76)
#define  REG_HDMITX_AUD_3B_H       (REG_HDMITX_AUD_BASE + 0x77)
#define  REG_HDMITX_AUD_3C_L       (REG_HDMITX_AUD_BASE + 0x78)
#define  REG_HDMITX_AUD_3C_H       (REG_HDMITX_AUD_BASE + 0x79)
#define  REG_HDMITX_AUD_3D_L       (REG_HDMITX_AUD_BASE + 0x7A)
#define  REG_HDMITX_AUD_3D_H       (REG_HDMITX_AUD_BASE + 0x7B)
#define  REG_HDMITX_AUD_3E_L       (REG_HDMITX_AUD_BASE + 0x7C)
#define  REG_HDMITX_AUD_3E_H       (REG_HDMITX_AUD_BASE + 0x7D)
#define  REG_HDMITX_AUD_3F_L       (REG_HDMITX_AUD_BASE + 0x7E)
#define  REG_HDMITX_AUD_3F_H       (REG_HDMITX_AUD_BASE + 0x7F)
#define  REG_HDMITX_AUD_40_L       (REG_HDMITX_AUD_BASE + 0x80)
#define  REG_HDMITX_AUD_40_H       (REG_HDMITX_AUD_BASE + 0x81)
#define  REG_HDMITX_AUD_41_L       (REG_HDMITX_AUD_BASE + 0x82)
#define  REG_HDMITX_AUD_41_H       (REG_HDMITX_AUD_BASE + 0x83)
#define  REG_HDMITX_AUD_42_L       (REG_HDMITX_AUD_BASE + 0x84)
#define  REG_HDMITX_AUD_42_H       (REG_HDMITX_AUD_BASE + 0x85)
#define  REG_HDMITX_AUD_43_L       (REG_HDMITX_AUD_BASE + 0x86)
#define  REG_HDMITX_AUD_43_H       (REG_HDMITX_AUD_BASE + 0x87)
#define  REG_HDMITX_AUD_44_L       (REG_HDMITX_AUD_BASE + 0x88)
#define  REG_HDMITX_AUD_44_H       (REG_HDMITX_AUD_BASE + 0x89)
#define  REG_HDMITX_AUD_45_L       (REG_HDMITX_AUD_BASE + 0x8A)
#define  REG_HDMITX_AUD_45_H       (REG_HDMITX_AUD_BASE + 0x8B)
#define  REG_HDMITX_AUD_46_L       (REG_HDMITX_AUD_BASE + 0x8C)
#define  REG_HDMITX_AUD_46_H       (REG_HDMITX_AUD_BASE + 0x8D)
#define  REG_HDMITX_AUD_47_L       (REG_HDMITX_AUD_BASE + 0x8E)
#define  REG_HDMITX_AUD_47_H       (REG_HDMITX_AUD_BASE + 0x8F)
#define  REG_HDMITX_AUD_48_L       (REG_HDMITX_AUD_BASE + 0x90)
#define  REG_HDMITX_AUD_48_H       (REG_HDMITX_AUD_BASE + 0x91)
#define  REG_HDMITX_AUD_49_L       (REG_HDMITX_AUD_BASE + 0x92)
#define  REG_HDMITX_AUD_49_H       (REG_HDMITX_AUD_BASE + 0x93)
#define  REG_HDMITX_AUD_4A_L       (REG_HDMITX_AUD_BASE + 0x94)
#define  REG_HDMITX_AUD_4A_H       (REG_HDMITX_AUD_BASE + 0x95)
#define  REG_HDMITX_AUD_4B_L       (REG_HDMITX_AUD_BASE + 0x96)
#define  REG_HDMITX_AUD_4B_H       (REG_HDMITX_AUD_BASE + 0x97)
#define  REG_HDMITX_AUD_4C_L       (REG_HDMITX_AUD_BASE + 0x98)
#define  REG_HDMITX_AUD_4C_H       (REG_HDMITX_AUD_BASE + 0x99)
#define  REG_HDMITX_AUD_4D_L       (REG_HDMITX_AUD_BASE + 0x9A)
#define  REG_HDMITX_AUD_4D_H       (REG_HDMITX_AUD_BASE + 0x9B)
#define  REG_HDMITX_AUD_4E_L       (REG_HDMITX_AUD_BASE + 0x9C)
#define  REG_HDMITX_AUD_4E_H       (REG_HDMITX_AUD_BASE + 0x9D)
#define  REG_HDMITX_AUD_4F_L       (REG_HDMITX_AUD_BASE + 0x9E)
#define  REG_HDMITX_AUD_4F_H       (REG_HDMITX_AUD_BASE + 0x9F)
#define  REG_HDMITX_AUD_50_L       (REG_HDMITX_AUD_BASE + 0xA0)
#define  REG_HDMITX_AUD_50_H       (REG_HDMITX_AUD_BASE + 0xA1)
#define  REG_HDMITX_AUD_51_L       (REG_HDMITX_AUD_BASE + 0xA2)
#define  REG_HDMITX_AUD_51_H       (REG_HDMITX_AUD_BASE + 0xA3)
#define  REG_HDMITX_AUD_52_L       (REG_HDMITX_AUD_BASE + 0xA4)
#define  REG_HDMITX_AUD_52_H       (REG_HDMITX_AUD_BASE + 0xA5)
#define  REG_HDMITX_AUD_53_L       (REG_HDMITX_AUD_BASE + 0xA6)
#define  REG_HDMITX_AUD_53_H       (REG_HDMITX_AUD_BASE + 0xA7)
#define  REG_HDMITX_AUD_54_L       (REG_HDMITX_AUD_BASE + 0xA8)
#define  REG_HDMITX_AUD_54_H       (REG_HDMITX_AUD_BASE + 0xA9)
#define  REG_HDMITX_AUD_55_L       (REG_HDMITX_AUD_BASE + 0xAA)
#define  REG_HDMITX_AUD_55_H       (REG_HDMITX_AUD_BASE + 0xAB)
#define  REG_HDMITX_AUD_56_L       (REG_HDMITX_AUD_BASE + 0xAC)
#define  REG_HDMITX_AUD_56_H       (REG_HDMITX_AUD_BASE + 0xAD)
#define  REG_HDMITX_AUD_57_L       (REG_HDMITX_AUD_BASE + 0xAE)
#define  REG_HDMITX_AUD_57_H       (REG_HDMITX_AUD_BASE + 0xAF)
#define  REG_HDMITX_AUD_58_L       (REG_HDMITX_AUD_BASE + 0xB0)
#define  REG_HDMITX_AUD_58_H       (REG_HDMITX_AUD_BASE + 0xB1)
#define  REG_HDMITX_AUD_59_L       (REG_HDMITX_AUD_BASE + 0xB2)
#define  REG_HDMITX_AUD_59_H       (REG_HDMITX_AUD_BASE + 0xB3)
#define  REG_HDMITX_AUD_5A_L       (REG_HDMITX_AUD_BASE + 0xB4)
#define  REG_HDMITX_AUD_5A_H       (REG_HDMITX_AUD_BASE + 0xB5)
#define  REG_HDMITX_AUD_5B_L       (REG_HDMITX_AUD_BASE + 0xB6)
#define  REG_HDMITX_AUD_5B_H       (REG_HDMITX_AUD_BASE + 0xB7)
#define  REG_HDMITX_AUD_5C_L       (REG_HDMITX_AUD_BASE + 0xB8)
#define  REG_HDMITX_AUD_5C_H       (REG_HDMITX_AUD_BASE + 0xB9)
#define  REG_HDMITX_AUD_5D_L       (REG_HDMITX_AUD_BASE + 0xBA)
#define  REG_HDMITX_AUD_5D_H       (REG_HDMITX_AUD_BASE + 0xBB)
#define  REG_HDMITX_AUD_5E_L       (REG_HDMITX_AUD_BASE + 0xBC)
#define  REG_HDMITX_AUD_5E_H       (REG_HDMITX_AUD_BASE + 0xBD)
#define  REG_HDMITX_AUD_5F_L       (REG_HDMITX_AUD_BASE + 0xBE)
#define  REG_HDMITX_AUD_5F_H       (REG_HDMITX_AUD_BASE + 0xBF)
#define  REG_HDMITX_AUD_60_L       (REG_HDMITX_AUD_BASE + 0xC0)
#define  REG_HDMITX_AUD_60_H       (REG_HDMITX_AUD_BASE + 0xC1)
#define  REG_HDMITX_AUD_61_L       (REG_HDMITX_AUD_BASE + 0xC2)
#define  REG_HDMITX_AUD_61_H       (REG_HDMITX_AUD_BASE + 0xC3)
#define  REG_HDMITX_AUD_62_L       (REG_HDMITX_AUD_BASE + 0xC4)
#define  REG_HDMITX_AUD_62_H       (REG_HDMITX_AUD_BASE + 0xC5)
#define  REG_HDMITX_AUD_63_L       (REG_HDMITX_AUD_BASE + 0xC6)
#define  REG_HDMITX_AUD_63_H       (REG_HDMITX_AUD_BASE + 0xC7)
#define  REG_HDMITX_AUD_64_L       (REG_HDMITX_AUD_BASE + 0xC8)
#define  REG_HDMITX_AUD_64_H       (REG_HDMITX_AUD_BASE + 0xC9)
#define  REG_HDMITX_AUD_65_L       (REG_HDMITX_AUD_BASE + 0xCA)
#define  REG_HDMITX_AUD_65_H       (REG_HDMITX_AUD_BASE + 0xCB)
#define  REG_HDMITX_AUD_66_L       (REG_HDMITX_AUD_BASE + 0xCC)
#define  REG_HDMITX_AUD_66_H       (REG_HDMITX_AUD_BASE + 0xCD)
#define  REG_HDMITX_AUD_67_L       (REG_HDMITX_AUD_BASE + 0xCE)
#define  REG_HDMITX_AUD_67_H       (REG_HDMITX_AUD_BASE + 0xCF)
#define  REG_HDMITX_AUD_68_L       (REG_HDMITX_AUD_BASE + 0xD0)
#define  REG_HDMITX_AUD_68_H       (REG_HDMITX_AUD_BASE + 0xD1)
#define  REG_HDMITX_AUD_69_L       (REG_HDMITX_AUD_BASE + 0xD2)
#define  REG_HDMITX_AUD_69_H       (REG_HDMITX_AUD_BASE + 0xD3)
#define  REG_HDMITX_AUD_6A_L       (REG_HDMITX_AUD_BASE + 0xD4)
#define  REG_HDMITX_AUD_6A_H       (REG_HDMITX_AUD_BASE + 0xD5)
#define  REG_HDMITX_AUD_6B_L       (REG_HDMITX_AUD_BASE + 0xD6)
#define  REG_HDMITX_AUD_6B_H       (REG_HDMITX_AUD_BASE + 0xD7)
#define  REG_HDMITX_AUD_6C_L       (REG_HDMITX_AUD_BASE + 0xD8)
#define  REG_HDMITX_AUD_6C_H       (REG_HDMITX_AUD_BASE + 0xD9)
#define  REG_HDMITX_AUD_6D_L       (REG_HDMITX_AUD_BASE + 0xDA)
#define  REG_HDMITX_AUD_6D_H       (REG_HDMITX_AUD_BASE + 0xDB)
#define  REG_HDMITX_AUD_6E_L       (REG_HDMITX_AUD_BASE + 0xDC)
#define  REG_HDMITX_AUD_6E_H       (REG_HDMITX_AUD_BASE + 0xDD)
#define  REG_HDMITX_AUD_6F_L       (REG_HDMITX_AUD_BASE + 0xDE)
#define  REG_HDMITX_AUD_6F_H       (REG_HDMITX_AUD_BASE + 0xDF)
#define  REG_HDMITX_AUD_70_L       (REG_HDMITX_AUD_BASE + 0xE0)
#define  REG_HDMITX_AUD_70_H       (REG_HDMITX_AUD_BASE + 0xE1)
#define  REG_HDMITX_AUD_71_L       (REG_HDMITX_AUD_BASE + 0xE2)
#define  REG_HDMITX_AUD_71_H       (REG_HDMITX_AUD_BASE + 0xE3)
#define  REG_HDMITX_AUD_72_L       (REG_HDMITX_AUD_BASE + 0xE4)
#define  REG_HDMITX_AUD_72_H       (REG_HDMITX_AUD_BASE + 0xE5)
#define  REG_HDMITX_AUD_73_L       (REG_HDMITX_AUD_BASE + 0xE6)
#define  REG_HDMITX_AUD_73_H       (REG_HDMITX_AUD_BASE + 0xE7)
#define  REG_HDMITX_AUD_74_L       (REG_HDMITX_AUD_BASE + 0xE8)
#define  REG_HDMITX_AUD_74_H       (REG_HDMITX_AUD_BASE + 0xE9)
#define  REG_HDMITX_AUD_75_L       (REG_HDMITX_AUD_BASE + 0xEA)
#define  REG_HDMITX_AUD_75_H       (REG_HDMITX_AUD_BASE + 0xEB)
#define  REG_HDMITX_AUD_76_L       (REG_HDMITX_AUD_BASE + 0xEC)
#define  REG_HDMITX_AUD_76_H       (REG_HDMITX_AUD_BASE + 0xED)
#define  REG_HDMITX_AUD_77_L       (REG_HDMITX_AUD_BASE + 0xEE)
#define  REG_HDMITX_AUD_77_H       (REG_HDMITX_AUD_BASE + 0xEF)
#define  REG_HDMITX_AUD_78_L       (REG_HDMITX_AUD_BASE + 0xF0)
#define  REG_HDMITX_AUD_78_H       (REG_HDMITX_AUD_BASE + 0xF1)
#define  REG_HDMITX_AUD_79_L       (REG_HDMITX_AUD_BASE + 0xF2)
#define  REG_HDMITX_AUD_79_H       (REG_HDMITX_AUD_BASE + 0xF3)
#define  REG_HDMITX_AUD_7A_L       (REG_HDMITX_AUD_BASE + 0xF4)
#define  REG_HDMITX_AUD_7A_H       (REG_HDMITX_AUD_BASE + 0xF5)
#define  REG_HDMITX_AUD_7B_L       (REG_HDMITX_AUD_BASE + 0xF6)
#define  REG_HDMITX_AUD_7B_H       (REG_HDMITX_AUD_BASE + 0xF7)
#define  REG_HDMITX_AUD_7C_L       (REG_HDMITX_AUD_BASE + 0xF8)
#define  REG_HDMITX_AUD_7C_H       (REG_HDMITX_AUD_BASE + 0xF9)
#define  REG_HDMITX_AUD_7D_L       (REG_HDMITX_AUD_BASE + 0xFA)
#define  REG_HDMITX_AUD_7D_H       (REG_HDMITX_AUD_BASE + 0xFB)
#define  REG_HDMITX_AUD_7E_L       (REG_HDMITX_AUD_BASE + 0xFC)
#define  REG_HDMITX_AUD_7E_H       (REG_HDMITX_AUD_BASE + 0xFD)
#define  REG_HDMITX_AUD_7F_L       (REG_HDMITX_AUD_BASE + 0xFE)
#define  REG_HDMITX_AUD_7F_H       (REG_HDMITX_AUD_BASE + 0xFF)

#define  REG_HDMITX_PHY_00_L       (REG_HDMITX_PHY_BASE + 0x00)
#define  REG_HDMITX_PHY_00_H       (REG_HDMITX_PHY_BASE + 0x01)
#define  REG_HDMITX_PHY_01_L       (REG_HDMITX_PHY_BASE + 0x02)
#define  REG_HDMITX_PHY_01_H       (REG_HDMITX_PHY_BASE + 0x03)
#define  REG_HDMITX_PHY_02_L       (REG_HDMITX_PHY_BASE + 0x04)
#define  REG_HDMITX_PHY_02_H       (REG_HDMITX_PHY_BASE + 0x05)
#define  REG_HDMITX_PHY_03_L       (REG_HDMITX_PHY_BASE + 0x06)
#define  REG_HDMITX_PHY_03_H       (REG_HDMITX_PHY_BASE + 0x07)
#define  REG_HDMITX_PHY_04_L       (REG_HDMITX_PHY_BASE + 0x08)
#define  REG_HDMITX_PHY_04_H       (REG_HDMITX_PHY_BASE + 0x09)
#define  REG_HDMITX_PHY_05_L       (REG_HDMITX_PHY_BASE + 0x0A)
#define  REG_HDMITX_PHY_05_H       (REG_HDMITX_PHY_BASE + 0x0B)
#define  REG_HDMITX_PHY_06_L       (REG_HDMITX_PHY_BASE + 0x0C)
#define  REG_HDMITX_PHY_06_H       (REG_HDMITX_PHY_BASE + 0x0D)
#define  REG_HDMITX_PHY_07_L       (REG_HDMITX_PHY_BASE + 0x0E)
#define  REG_HDMITX_PHY_07_H       (REG_HDMITX_PHY_BASE + 0x0F)
#define  REG_HDMITX_PHY_08_L       (REG_HDMITX_PHY_BASE + 0x10)
#define  REG_HDMITX_PHY_08_H       (REG_HDMITX_PHY_BASE + 0x11)
#define  REG_HDMITX_PHY_09_L       (REG_HDMITX_PHY_BASE + 0x12)
#define  REG_HDMITX_PHY_09_H       (REG_HDMITX_PHY_BASE + 0x13)
#define  REG_HDMITX_PHY_0A_L       (REG_HDMITX_PHY_BASE + 0x14)
#define  REG_HDMITX_PHY_0A_H       (REG_HDMITX_PHY_BASE + 0x15)
#define  REG_HDMITX_PHY_0B_L       (REG_HDMITX_PHY_BASE + 0x16)
#define  REG_HDMITX_PHY_0B_H       (REG_HDMITX_PHY_BASE + 0x17)
#define  REG_HDMITX_PHY_0C_L       (REG_HDMITX_PHY_BASE + 0x18)
#define  REG_HDMITX_PHY_0C_H       (REG_HDMITX_PHY_BASE + 0x19)
#define  REG_HDMITX_PHY_0D_L       (REG_HDMITX_PHY_BASE + 0x1A)
#define  REG_HDMITX_PHY_0D_H       (REG_HDMITX_PHY_BASE + 0x1B)
#define  REG_HDMITX_PHY_0E_L       (REG_HDMITX_PHY_BASE + 0x1C)
#define  REG_HDMITX_PHY_0E_H       (REG_HDMITX_PHY_BASE + 0x1D)
#define  REG_HDMITX_PHY_0F_L       (REG_HDMITX_PHY_BASE + 0x1E)
#define  REG_HDMITX_PHY_0F_H       (REG_HDMITX_PHY_BASE + 0x1F)
#define  REG_HDMITX_PHY_10_L       (REG_HDMITX_PHY_BASE + 0x20)
#define  REG_HDMITX_PHY_10_H       (REG_HDMITX_PHY_BASE + 0x21)
#define  REG_HDMITX_PHY_11_L       (REG_HDMITX_PHY_BASE + 0x22)
#define  REG_HDMITX_PHY_11_H       (REG_HDMITX_PHY_BASE + 0x23)
#define  REG_HDMITX_PHY_12_L       (REG_HDMITX_PHY_BASE + 0x24)
#define  REG_HDMITX_PHY_12_H       (REG_HDMITX_PHY_BASE + 0x25)
#define  REG_HDMITX_PHY_13_L       (REG_HDMITX_PHY_BASE + 0x26)
#define  REG_HDMITX_PHY_13_H       (REG_HDMITX_PHY_BASE + 0x27)
#define  REG_HDMITX_PHY_14_L       (REG_HDMITX_PHY_BASE + 0x28)
#define  REG_HDMITX_PHY_14_H       (REG_HDMITX_PHY_BASE + 0x29)
#define  REG_HDMITX_PHY_15_L       (REG_HDMITX_PHY_BASE + 0x2A)
#define  REG_HDMITX_PHY_15_H       (REG_HDMITX_PHY_BASE + 0x2B)
#define  REG_HDMITX_PHY_16_L       (REG_HDMITX_PHY_BASE + 0x2C)
#define  REG_HDMITX_PHY_16_H       (REG_HDMITX_PHY_BASE + 0x2D)
#define  REG_HDMITX_PHY_17_L       (REG_HDMITX_PHY_BASE + 0x2E)
#define  REG_HDMITX_PHY_17_H       (REG_HDMITX_PHY_BASE + 0x2F)
#define  REG_HDMITX_PHY_18_L       (REG_HDMITX_PHY_BASE + 0x30)
#define  REG_HDMITX_PHY_18_H       (REG_HDMITX_PHY_BASE + 0x31)
#define  REG_HDMITX_PHY_19_L       (REG_HDMITX_PHY_BASE + 0x32)
#define  REG_HDMITX_PHY_19_H       (REG_HDMITX_PHY_BASE + 0x33)
#define  REG_HDMITX_PHY_1A_L       (REG_HDMITX_PHY_BASE + 0x34)
#define  REG_HDMITX_PHY_1A_H       (REG_HDMITX_PHY_BASE + 0x35)
#define  REG_HDMITX_PHY_1B_L       (REG_HDMITX_PHY_BASE + 0x36)
#define  REG_HDMITX_PHY_1B_H       (REG_HDMITX_PHY_BASE + 0x37)
#define  REG_HDMITX_PHY_1C_L       (REG_HDMITX_PHY_BASE + 0x38)
#define  REG_HDMITX_PHY_1C_H       (REG_HDMITX_PHY_BASE + 0x39)
#define  REG_HDMITX_PHY_1D_L       (REG_HDMITX_PHY_BASE + 0x3A)
#define  REG_HDMITX_PHY_1D_H       (REG_HDMITX_PHY_BASE + 0x3B)
#define  REG_HDMITX_PHY_1E_L       (REG_HDMITX_PHY_BASE + 0x3C)
#define  REG_HDMITX_PHY_1E_H       (REG_HDMITX_PHY_BASE + 0x3D)
#define  REG_HDMITX_PHY_1F_L       (REG_HDMITX_PHY_BASE + 0x3E)
#define  REG_HDMITX_PHY_1F_H       (REG_HDMITX_PHY_BASE + 0x3F)
#define  REG_HDMITX_PHY_20_L       (REG_HDMITX_PHY_BASE + 0x40)
#define  REG_HDMITX_PHY_20_H       (REG_HDMITX_PHY_BASE + 0x41)
#define  REG_HDMITX_PHY_21_L       (REG_HDMITX_PHY_BASE + 0x42)
#define  REG_HDMITX_PHY_21_H       (REG_HDMITX_PHY_BASE + 0x43)
#define  REG_HDMITX_PHY_22_L       (REG_HDMITX_PHY_BASE + 0x44)
#define  REG_HDMITX_PHY_22_H       (REG_HDMITX_PHY_BASE + 0x45)
#define  REG_HDMITX_PHY_23_L       (REG_HDMITX_PHY_BASE + 0x46)
#define  REG_HDMITX_PHY_23_H       (REG_HDMITX_PHY_BASE + 0x47)
#define  REG_HDMITX_PHY_24_L       (REG_HDMITX_PHY_BASE + 0x48)
#define  REG_HDMITX_PHY_24_H       (REG_HDMITX_PHY_BASE + 0x49)
#define  REG_HDMITX_PHY_25_L       (REG_HDMITX_PHY_BASE + 0x4A)
#define  REG_HDMITX_PHY_25_H       (REG_HDMITX_PHY_BASE + 0x4B)
#define  REG_HDMITX_PHY_26_L       (REG_HDMITX_PHY_BASE + 0x4C)
#define  REG_HDMITX_PHY_26_H       (REG_HDMITX_PHY_BASE + 0x4D)
#define  REG_HDMITX_PHY_27_L       (REG_HDMITX_PHY_BASE + 0x4E)
#define  REG_HDMITX_PHY_27_H       (REG_HDMITX_PHY_BASE + 0x4F)
#define  REG_HDMITX_PHY_28_L       (REG_HDMITX_PHY_BASE + 0x50)
#define  REG_HDMITX_PHY_28_H       (REG_HDMITX_PHY_BASE + 0x51)
#define  REG_HDMITX_PHY_29_L       (REG_HDMITX_PHY_BASE + 0x52)
#define  REG_HDMITX_PHY_29_H       (REG_HDMITX_PHY_BASE + 0x53)
#define  REG_HDMITX_PHY_2A_L       (REG_HDMITX_PHY_BASE + 0x54)
#define  REG_HDMITX_PHY_2A_H       (REG_HDMITX_PHY_BASE + 0x55)
#define  REG_HDMITX_PHY_2B_L       (REG_HDMITX_PHY_BASE + 0x56)
#define  REG_HDMITX_PHY_2B_H       (REG_HDMITX_PHY_BASE + 0x57)
#define  REG_HDMITX_PHY_2C_L       (REG_HDMITX_PHY_BASE + 0x58)
#define  REG_HDMITX_PHY_2C_H       (REG_HDMITX_PHY_BASE + 0x59)
#define  REG_HDMITX_PHY_2D_L       (REG_HDMITX_PHY_BASE + 0x5A)
#define  REG_HDMITX_PHY_2D_H       (REG_HDMITX_PHY_BASE + 0x5B)
#define  REG_HDMITX_PHY_2E_L       (REG_HDMITX_PHY_BASE + 0x5C)
#define  REG_HDMITX_PHY_2E_H       (REG_HDMITX_PHY_BASE + 0x5D)
#define  REG_HDMITX_PHY_2F_L       (REG_HDMITX_PHY_BASE + 0x5E)
#define  REG_HDMITX_PHY_2F_H       (REG_HDMITX_PHY_BASE + 0x5F)
#define  REG_HDMITX_PHY_30_L       (REG_HDMITX_PHY_BASE + 0x60)
#define  REG_HDMITX_PHY_30_H       (REG_HDMITX_PHY_BASE + 0x61)
#define  REG_HDMITX_PHY_31_L       (REG_HDMITX_PHY_BASE + 0x62)
#define  REG_HDMITX_PHY_31_H       (REG_HDMITX_PHY_BASE + 0x63)
#define  REG_HDMITX_PHY_32_L       (REG_HDMITX_PHY_BASE + 0x64)
#define  REG_HDMITX_PHY_32_H       (REG_HDMITX_PHY_BASE + 0x65)
#define  REG_HDMITX_PHY_33_L       (REG_HDMITX_PHY_BASE + 0x66)
#define  REG_HDMITX_PHY_33_H       (REG_HDMITX_PHY_BASE + 0x67)
#define  REG_HDMITX_PHY_34_L       (REG_HDMITX_PHY_BASE + 0x68)
#define  REG_HDMITX_PHY_34_H       (REG_HDMITX_PHY_BASE + 0x69)
#define  REG_HDMITX_PHY_35_L       (REG_HDMITX_PHY_BASE + 0x6A)
#define  REG_HDMITX_PHY_35_H       (REG_HDMITX_PHY_BASE + 0x6B)
#define  REG_HDMITX_PHY_36_L       (REG_HDMITX_PHY_BASE + 0x6C)
#define  REG_HDMITX_PHY_36_H       (REG_HDMITX_PHY_BASE + 0x6D)
#define  REG_HDMITX_PHY_37_L       (REG_HDMITX_PHY_BASE + 0x6E)
#define  REG_HDMITX_PHY_37_H       (REG_HDMITX_PHY_BASE + 0x6F)
#define  REG_HDMITX_PHY_38_L       (REG_HDMITX_PHY_BASE + 0x70)
#define  REG_HDMITX_PHY_38_H       (REG_HDMITX_PHY_BASE + 0x71)
#define  REG_HDMITX_PHY_39_L       (REG_HDMITX_PHY_BASE + 0x72)
#define  REG_HDMITX_PHY_39_H       (REG_HDMITX_PHY_BASE + 0x73)
#define  REG_HDMITX_PHY_3A_L       (REG_HDMITX_PHY_BASE + 0x74)
#define  REG_HDMITX_PHY_3A_H       (REG_HDMITX_PHY_BASE + 0x75)
#define  REG_HDMITX_PHY_3B_L       (REG_HDMITX_PHY_BASE + 0x76)
#define  REG_HDMITX_PHY_3B_H       (REG_HDMITX_PHY_BASE + 0x77)
#define  REG_HDMITX_PHY_3C_L       (REG_HDMITX_PHY_BASE + 0x78)
#define  REG_HDMITX_PHY_3C_H       (REG_HDMITX_PHY_BASE + 0x79)
#define  REG_HDMITX_PHY_3D_L       (REG_HDMITX_PHY_BASE + 0x7A)
#define  REG_HDMITX_PHY_3D_H       (REG_HDMITX_PHY_BASE + 0x7B)
#define  REG_HDMITX_PHY_3E_L       (REG_HDMITX_PHY_BASE + 0x7C)
#define  REG_HDMITX_PHY_3E_H       (REG_HDMITX_PHY_BASE + 0x7D)
#define  REG_HDMITX_PHY_3F_L       (REG_HDMITX_PHY_BASE + 0x7E)
#define  REG_HDMITX_PHY_3F_H       (REG_HDMITX_PHY_BASE + 0x7F)
#define  REG_HDMITX_PHY_40_L       (REG_HDMITX_PHY_BASE + 0x80)
#define  REG_HDMITX_PHY_40_H       (REG_HDMITX_PHY_BASE + 0x81)
#define  REG_HDMITX_PHY_41_L       (REG_HDMITX_PHY_BASE + 0x82)
#define  REG_HDMITX_PHY_41_H       (REG_HDMITX_PHY_BASE + 0x83)
#define  REG_HDMITX_PHY_42_L       (REG_HDMITX_PHY_BASE + 0x84)
#define  REG_HDMITX_PHY_42_H       (REG_HDMITX_PHY_BASE + 0x85)
#define  REG_HDMITX_PHY_43_L       (REG_HDMITX_PHY_BASE + 0x86)
#define  REG_HDMITX_PHY_43_H       (REG_HDMITX_PHY_BASE + 0x87)
#define  REG_HDMITX_PHY_44_L       (REG_HDMITX_PHY_BASE + 0x88)
#define  REG_HDMITX_PHY_44_H       (REG_HDMITX_PHY_BASE + 0x89)
#define  REG_HDMITX_PHY_45_L       (REG_HDMITX_PHY_BASE + 0x8A)
#define  REG_HDMITX_PHY_45_H       (REG_HDMITX_PHY_BASE + 0x8B)
#define  REG_HDMITX_PHY_46_L       (REG_HDMITX_PHY_BASE + 0x8C)
#define  REG_HDMITX_PHY_46_H       (REG_HDMITX_PHY_BASE + 0x8D)
#define  REG_HDMITX_PHY_47_L       (REG_HDMITX_PHY_BASE + 0x8E)
#define  REG_HDMITX_PHY_47_H       (REG_HDMITX_PHY_BASE + 0x8F)
#define  REG_HDMITX_PHY_48_L       (REG_HDMITX_PHY_BASE + 0x90)
#define  REG_HDMITX_PHY_48_H       (REG_HDMITX_PHY_BASE + 0x91)
#define  REG_HDMITX_PHY_49_L       (REG_HDMITX_PHY_BASE + 0x92)
#define  REG_HDMITX_PHY_49_H       (REG_HDMITX_PHY_BASE + 0x93)
#define  REG_HDMITX_PHY_4A_L       (REG_HDMITX_PHY_BASE + 0x94)
#define  REG_HDMITX_PHY_4A_H       (REG_HDMITX_PHY_BASE + 0x95)
#define  REG_HDMITX_PHY_4B_L       (REG_HDMITX_PHY_BASE + 0x96)
#define  REG_HDMITX_PHY_4B_H       (REG_HDMITX_PHY_BASE + 0x97)
#define  REG_HDMITX_PHY_4C_L       (REG_HDMITX_PHY_BASE + 0x98)
#define  REG_HDMITX_PHY_4C_H       (REG_HDMITX_PHY_BASE + 0x99)
#define  REG_HDMITX_PHY_4D_L       (REG_HDMITX_PHY_BASE + 0x9A)
#define  REG_HDMITX_PHY_4D_H       (REG_HDMITX_PHY_BASE + 0x9B)
#define  REG_HDMITX_PHY_4E_L       (REG_HDMITX_PHY_BASE + 0x9C)
#define  REG_HDMITX_PHY_4E_H       (REG_HDMITX_PHY_BASE + 0x9D)
#define  REG_HDMITX_PHY_4F_L       (REG_HDMITX_PHY_BASE + 0x9E)
#define  REG_HDMITX_PHY_4F_H       (REG_HDMITX_PHY_BASE + 0x9F)
#define  REG_HDMITX_PHY_50_L       (REG_HDMITX_PHY_BASE + 0xA0)
#define  REG_HDMITX_PHY_50_H       (REG_HDMITX_PHY_BASE + 0xA1)
#define  REG_HDMITX_PHY_51_L       (REG_HDMITX_PHY_BASE + 0xA2)
#define  REG_HDMITX_PHY_51_H       (REG_HDMITX_PHY_BASE + 0xA3)
#define  REG_HDMITX_PHY_52_L       (REG_HDMITX_PHY_BASE + 0xA4)
#define  REG_HDMITX_PHY_52_H       (REG_HDMITX_PHY_BASE + 0xA5)
#define  REG_HDMITX_PHY_53_L       (REG_HDMITX_PHY_BASE + 0xA6)
#define  REG_HDMITX_PHY_53_H       (REG_HDMITX_PHY_BASE + 0xA7)
#define  REG_HDMITX_PHY_54_L       (REG_HDMITX_PHY_BASE + 0xA8)
#define  REG_HDMITX_PHY_54_H       (REG_HDMITX_PHY_BASE + 0xA9)
#define  REG_HDMITX_PHY_55_L       (REG_HDMITX_PHY_BASE + 0xAA)
#define  REG_HDMITX_PHY_55_H       (REG_HDMITX_PHY_BASE + 0xAB)
#define  REG_HDMITX_PHY_56_L       (REG_HDMITX_PHY_BASE + 0xAC)
#define  REG_HDMITX_PHY_56_H       (REG_HDMITX_PHY_BASE + 0xAD)
#define  REG_HDMITX_PHY_57_L       (REG_HDMITX_PHY_BASE + 0xAE)
#define  REG_HDMITX_PHY_57_H       (REG_HDMITX_PHY_BASE + 0xAF)
#define  REG_HDMITX_PHY_58_L       (REG_HDMITX_PHY_BASE + 0xB0)
#define  REG_HDMITX_PHY_58_H       (REG_HDMITX_PHY_BASE + 0xB1)
#define  REG_HDMITX_PHY_59_L       (REG_HDMITX_PHY_BASE + 0xB2)
#define  REG_HDMITX_PHY_59_H       (REG_HDMITX_PHY_BASE + 0xB3)
#define  REG_HDMITX_PHY_5A_L       (REG_HDMITX_PHY_BASE + 0xB4)
#define  REG_HDMITX_PHY_5A_H       (REG_HDMITX_PHY_BASE + 0xB5)
#define  REG_HDMITX_PHY_5B_L       (REG_HDMITX_PHY_BASE + 0xB6)
#define  REG_HDMITX_PHY_5B_H       (REG_HDMITX_PHY_BASE + 0xB7)
#define  REG_HDMITX_PHY_5C_L       (REG_HDMITX_PHY_BASE + 0xB8)
#define  REG_HDMITX_PHY_5C_H       (REG_HDMITX_PHY_BASE + 0xB9)
#define  REG_HDMITX_PHY_5D_L       (REG_HDMITX_PHY_BASE + 0xBA)
#define  REG_HDMITX_PHY_5D_H       (REG_HDMITX_PHY_BASE + 0xBB)
#define  REG_HDMITX_PHY_5E_L       (REG_HDMITX_PHY_BASE + 0xBC)
#define  REG_HDMITX_PHY_5E_H       (REG_HDMITX_PHY_BASE + 0xBD)
#define  REG_HDMITX_PHY_5F_L       (REG_HDMITX_PHY_BASE + 0xBE)
#define  REG_HDMITX_PHY_5F_H       (REG_HDMITX_PHY_BASE + 0xBF)
#define  REG_HDMITX_PHY_60_L       (REG_HDMITX_PHY_BASE + 0xC0)
#define  REG_HDMITX_PHY_60_H       (REG_HDMITX_PHY_BASE + 0xC1)
#define  REG_HDMITX_PHY_61_L       (REG_HDMITX_PHY_BASE + 0xC2)
#define  REG_HDMITX_PHY_61_H       (REG_HDMITX_PHY_BASE + 0xC3)
#define  REG_HDMITX_PHY_62_L       (REG_HDMITX_PHY_BASE + 0xC4)
#define  REG_HDMITX_PHY_62_H       (REG_HDMITX_PHY_BASE + 0xC5)
#define  REG_HDMITX_PHY_63_L       (REG_HDMITX_PHY_BASE + 0xC6)
#define  REG_HDMITX_PHY_63_H       (REG_HDMITX_PHY_BASE + 0xC7)
#define  REG_HDMITX_PHY_64_L       (REG_HDMITX_PHY_BASE + 0xC8)
#define  REG_HDMITX_PHY_64_H       (REG_HDMITX_PHY_BASE + 0xC9)
#define  REG_HDMITX_PHY_65_L       (REG_HDMITX_PHY_BASE + 0xCA)
#define  REG_HDMITX_PHY_65_H       (REG_HDMITX_PHY_BASE + 0xCB)
#define  REG_HDMITX_PHY_66_L       (REG_HDMITX_PHY_BASE + 0xCC)
#define  REG_HDMITX_PHY_66_H       (REG_HDMITX_PHY_BASE + 0xCD)
#define  REG_HDMITX_PHY_67_L       (REG_HDMITX_PHY_BASE + 0xCE)
#define  REG_HDMITX_PHY_67_H       (REG_HDMITX_PHY_BASE + 0xCF)
#define  REG_HDMITX_PHY_68_L       (REG_HDMITX_PHY_BASE + 0xD0)
#define  REG_HDMITX_PHY_68_H       (REG_HDMITX_PHY_BASE + 0xD1)
#define  REG_HDMITX_PHY_69_L       (REG_HDMITX_PHY_BASE + 0xD2)
#define  REG_HDMITX_PHY_69_H       (REG_HDMITX_PHY_BASE + 0xD3)
#define  REG_HDMITX_PHY_6A_L       (REG_HDMITX_PHY_BASE + 0xD4)
#define  REG_HDMITX_PHY_6A_H       (REG_HDMITX_PHY_BASE + 0xD5)
#define  REG_HDMITX_PHY_6B_L       (REG_HDMITX_PHY_BASE + 0xD6)
#define  REG_HDMITX_PHY_6B_H       (REG_HDMITX_PHY_BASE + 0xD7)
#define  REG_HDMITX_PHY_6C_L       (REG_HDMITX_PHY_BASE + 0xD8)
#define  REG_HDMITX_PHY_6C_H       (REG_HDMITX_PHY_BASE + 0xD9)
#define  REG_HDMITX_PHY_6D_L       (REG_HDMITX_PHY_BASE + 0xDA)
#define  REG_HDMITX_PHY_6D_H       (REG_HDMITX_PHY_BASE + 0xDB)
#define  REG_HDMITX_PHY_6E_L       (REG_HDMITX_PHY_BASE + 0xDC)
#define  REG_HDMITX_PHY_6E_H       (REG_HDMITX_PHY_BASE + 0xDD)
#define  REG_HDMITX_PHY_6F_L       (REG_HDMITX_PHY_BASE + 0xDE)
#define  REG_HDMITX_PHY_6F_H       (REG_HDMITX_PHY_BASE + 0xDF)
#define  REG_HDMITX_PHY_70_L       (REG_HDMITX_PHY_BASE + 0xE0)
#define  REG_HDMITX_PHY_70_H       (REG_HDMITX_PHY_BASE + 0xE1)
#define  REG_HDMITX_PHY_71_L       (REG_HDMITX_PHY_BASE + 0xE2)
#define  REG_HDMITX_PHY_71_H       (REG_HDMITX_PHY_BASE + 0xE3)
#define  REG_HDMITX_PHY_72_L       (REG_HDMITX_PHY_BASE + 0xE4)
#define  REG_HDMITX_PHY_72_H       (REG_HDMITX_PHY_BASE + 0xE5)
#define  REG_HDMITX_PHY_73_L       (REG_HDMITX_PHY_BASE + 0xE6)
#define  REG_HDMITX_PHY_73_H       (REG_HDMITX_PHY_BASE + 0xE7)
#define  REG_HDMITX_PHY_74_L       (REG_HDMITX_PHY_BASE + 0xE8)
#define  REG_HDMITX_PHY_74_H       (REG_HDMITX_PHY_BASE + 0xE9)
#define  REG_HDMITX_PHY_75_L       (REG_HDMITX_PHY_BASE + 0xEA)
#define  REG_HDMITX_PHY_75_H       (REG_HDMITX_PHY_BASE + 0xEB)
#define  REG_HDMITX_PHY_76_L       (REG_HDMITX_PHY_BASE + 0xEC)
#define  REG_HDMITX_PHY_76_H       (REG_HDMITX_PHY_BASE + 0xED)
#define  REG_HDMITX_PHY_77_L       (REG_HDMITX_PHY_BASE + 0xEE)
#define  REG_HDMITX_PHY_77_H       (REG_HDMITX_PHY_BASE + 0xEF)
#define  REG_HDMITX_PHY_78_L       (REG_HDMITX_PHY_BASE + 0xF0)
#define  REG_HDMITX_PHY_78_H       (REG_HDMITX_PHY_BASE + 0xF1)
#define  REG_HDMITX_PHY_79_L       (REG_HDMITX_PHY_BASE + 0xF2)
#define  REG_HDMITX_PHY_79_H       (REG_HDMITX_PHY_BASE + 0xF3)
#define  REG_HDMITX_PHY_7A_L       (REG_HDMITX_PHY_BASE + 0xF4)
#define  REG_HDMITX_PHY_7A_H       (REG_HDMITX_PHY_BASE + 0xF5)
#define  REG_HDMITX_PHY_7B_L       (REG_HDMITX_PHY_BASE + 0xF6)
#define  REG_HDMITX_PHY_7B_H       (REG_HDMITX_PHY_BASE + 0xF7)
#define  REG_HDMITX_PHY_7C_L       (REG_HDMITX_PHY_BASE + 0xF8)
#define  REG_HDMITX_PHY_7C_H       (REG_HDMITX_PHY_BASE + 0xF9)
#define  REG_HDMITX_PHY_7D_L       (REG_HDMITX_PHY_BASE + 0xFA)
#define  REG_HDMITX_PHY_7D_H       (REG_HDMITX_PHY_BASE + 0xFB)
#define  REG_HDMITX_PHY_7E_L       (REG_HDMITX_PHY_BASE + 0xFC)
#define  REG_HDMITX_PHY_7E_H       (REG_HDMITX_PHY_BASE + 0xFD)
#define  REG_HDMITX_PHY_7F_L       (REG_HDMITX_PHY_BASE + 0xFE)
#define  REG_HDMITX_PHY_7F_H       (REG_HDMITX_PHY_BASE + 0xFF)

#define  REG_HDCP_00_L       (REG_HDCP_BASE + 0x00)
#define  REG_HDCP_00_H       (REG_HDCP_BASE + 0x01)
#define  REG_HDCP_01_L       (REG_HDCP_BASE + 0x02)
#define  REG_HDCP_01_H       (REG_HDCP_BASE + 0x03)
#define  REG_HDCP_02_L       (REG_HDCP_BASE + 0x04)
#define  REG_HDCP_02_H       (REG_HDCP_BASE + 0x05)
#define  REG_HDCP_03_L       (REG_HDCP_BASE + 0x06)
#define  REG_HDCP_03_H       (REG_HDCP_BASE + 0x07)
#define  REG_HDCP_04_L       (REG_HDCP_BASE + 0x08)
#define  REG_HDCP_04_H       (REG_HDCP_BASE + 0x09)
#define  REG_HDCP_05_L       (REG_HDCP_BASE + 0x0A)
#define  REG_HDCP_05_H       (REG_HDCP_BASE + 0x0B)
#define  REG_HDCP_06_L       (REG_HDCP_BASE + 0x0C)
#define  REG_HDCP_06_H       (REG_HDCP_BASE + 0x0D)
#define  REG_HDCP_07_L       (REG_HDCP_BASE + 0x0E)
#define  REG_HDCP_07_H       (REG_HDCP_BASE + 0x0F)
#define  REG_HDCP_08_L       (REG_HDCP_BASE + 0x10)
#define  REG_HDCP_08_H       (REG_HDCP_BASE + 0x11)
#define  REG_HDCP_09_L       (REG_HDCP_BASE + 0x12)
#define  REG_HDCP_09_H       (REG_HDCP_BASE + 0x13)
#define  REG_HDCP_0A_L       (REG_HDCP_BASE + 0x14)
#define  REG_HDCP_0A_H       (REG_HDCP_BASE + 0x15)
#define  REG_HDCP_0B_L       (REG_HDCP_BASE + 0x16)
#define  REG_HDCP_0B_H       (REG_HDCP_BASE + 0x17)
#define  REG_HDCP_0C_L       (REG_HDCP_BASE + 0x18)
#define  REG_HDCP_0C_H       (REG_HDCP_BASE + 0x19)
#define  REG_HDCP_0D_L       (REG_HDCP_BASE + 0x1A)
#define  REG_HDCP_0D_H       (REG_HDCP_BASE + 0x1B)
#define  REG_HDCP_0E_L       (REG_HDCP_BASE + 0x1C)
#define  REG_HDCP_0E_H       (REG_HDCP_BASE + 0x1D)
#define  REG_HDCP_0F_L       (REG_HDCP_BASE + 0x1E)
#define  REG_HDCP_0F_H       (REG_HDCP_BASE + 0x1F)
#define  REG_HDCP_10_L       (REG_HDCP_BASE + 0x20)
#define  REG_HDCP_10_H       (REG_HDCP_BASE + 0x21)
#define  REG_HDCP_11_L       (REG_HDCP_BASE + 0x22)
#define  REG_HDCP_11_H       (REG_HDCP_BASE + 0x23)
#define  REG_HDCP_12_L       (REG_HDCP_BASE + 0x24)
#define  REG_HDCP_12_H       (REG_HDCP_BASE + 0x25)
#define  REG_HDCP_13_L       (REG_HDCP_BASE + 0x26)
#define  REG_HDCP_13_H       (REG_HDCP_BASE + 0x27)
#define  REG_HDCP_14_L       (REG_HDCP_BASE + 0x28)
#define  REG_HDCP_14_H       (REG_HDCP_BASE + 0x29)
#define  REG_HDCP_15_L       (REG_HDCP_BASE + 0x2A)
#define  REG_HDCP_15_H       (REG_HDCP_BASE + 0x2B)
#define  REG_HDCP_16_L       (REG_HDCP_BASE + 0x2C)
#define  REG_HDCP_16_H       (REG_HDCP_BASE + 0x2D)
#define  REG_HDCP_17_L       (REG_HDCP_BASE + 0x2E)
#define  REG_HDCP_17_H       (REG_HDCP_BASE + 0x2F)
#define  REG_HDCP_18_L       (REG_HDCP_BASE + 0x30)
#define  REG_HDCP_18_H       (REG_HDCP_BASE + 0x31)
#define  REG_HDCP_19_L       (REG_HDCP_BASE + 0x32)
#define  REG_HDCP_19_H       (REG_HDCP_BASE + 0x33)
#define  REG_HDCP_1A_L       (REG_HDCP_BASE + 0x34)
#define  REG_HDCP_1A_H       (REG_HDCP_BASE + 0x35)
#define  REG_HDCP_1B_L       (REG_HDCP_BASE + 0x36)
#define  REG_HDCP_1B_H       (REG_HDCP_BASE + 0x37)
#define  REG_HDCP_1C_L       (REG_HDCP_BASE + 0x38)
#define  REG_HDCP_1C_H       (REG_HDCP_BASE + 0x39)
#define  REG_HDCP_1D_L       (REG_HDCP_BASE + 0x3A)
#define  REG_HDCP_1D_H       (REG_HDCP_BASE + 0x3B)
#define  REG_HDCP_1E_L       (REG_HDCP_BASE + 0x3C)
#define  REG_HDCP_1E_H       (REG_HDCP_BASE + 0x3D)
#define  REG_HDCP_1F_L       (REG_HDCP_BASE + 0x3E)
#define  REG_HDCP_1F_H       (REG_HDCP_BASE + 0x3F)
#define  REG_HDCP_20_L       (REG_HDCP_BASE + 0x40)
#define  REG_HDCP_20_H       (REG_HDCP_BASE + 0x41)
#define  REG_HDCP_21_L       (REG_HDCP_BASE + 0x42)
#define  REG_HDCP_21_H       (REG_HDCP_BASE + 0x43)
#define  REG_HDCP_22_L       (REG_HDCP_BASE + 0x44)
#define  REG_HDCP_22_H       (REG_HDCP_BASE + 0x45)
#define  REG_HDCP_23_L       (REG_HDCP_BASE + 0x46)
#define  REG_HDCP_23_H       (REG_HDCP_BASE + 0x47)
#define  REG_HDCP_24_L       (REG_HDCP_BASE + 0x48)
#define  REG_HDCP_24_H       (REG_HDCP_BASE + 0x49)
#define  REG_HDCP_25_L       (REG_HDCP_BASE + 0x4A)
#define  REG_HDCP_25_H       (REG_HDCP_BASE + 0x4B)
#define  REG_HDCP_26_L       (REG_HDCP_BASE + 0x4C)
#define  REG_HDCP_26_H       (REG_HDCP_BASE + 0x4D)
#define  REG_HDCP_27_L       (REG_HDCP_BASE + 0x4E)
#define  REG_HDCP_27_H       (REG_HDCP_BASE + 0x4F)
#define  REG_HDCP_28_L       (REG_HDCP_BASE + 0x50)
#define  REG_HDCP_28_H       (REG_HDCP_BASE + 0x51)
#define  REG_HDCP_29_L       (REG_HDCP_BASE + 0x52)
#define  REG_HDCP_29_H       (REG_HDCP_BASE + 0x53)
#define  REG_HDCP_2A_L       (REG_HDCP_BASE + 0x54)
#define  REG_HDCP_2A_H       (REG_HDCP_BASE + 0x55)
#define  REG_HDCP_2B_L       (REG_HDCP_BASE + 0x56)
#define  REG_HDCP_2B_H       (REG_HDCP_BASE + 0x57)
#define  REG_HDCP_2C_L       (REG_HDCP_BASE + 0x58)
#define  REG_HDCP_2C_H       (REG_HDCP_BASE + 0x59)
#define  REG_HDCP_2D_L       (REG_HDCP_BASE + 0x5A)
#define  REG_HDCP_2D_H       (REG_HDCP_BASE + 0x5B)
#define  REG_HDCP_2E_L       (REG_HDCP_BASE + 0x5C)
#define  REG_HDCP_2E_H       (REG_HDCP_BASE + 0x5D)
#define  REG_HDCP_2F_L       (REG_HDCP_BASE + 0x5E)
#define  REG_HDCP_2F_H       (REG_HDCP_BASE + 0x5F)
#define  REG_HDCP_30_L       (REG_HDCP_BASE + 0x60)
#define  REG_HDCP_30_H       (REG_HDCP_BASE + 0x61)
#define  REG_HDCP_31_L       (REG_HDCP_BASE + 0x62)
#define  REG_HDCP_31_H       (REG_HDCP_BASE + 0x63)
#define  REG_HDCP_32_L       (REG_HDCP_BASE + 0x64)
#define  REG_HDCP_32_H       (REG_HDCP_BASE + 0x65)
#define  REG_HDCP_33_L       (REG_HDCP_BASE + 0x66)
#define  REG_HDCP_33_H       (REG_HDCP_BASE + 0x67)
#define  REG_HDCP_34_L       (REG_HDCP_BASE + 0x68)
#define  REG_HDCP_34_H       (REG_HDCP_BASE + 0x69)
#define  REG_HDCP_35_L       (REG_HDCP_BASE + 0x6A)
#define  REG_HDCP_35_H       (REG_HDCP_BASE + 0x6B)
#define  REG_HDCP_36_L       (REG_HDCP_BASE + 0x6C)
#define  REG_HDCP_36_H       (REG_HDCP_BASE + 0x6D)
#define  REG_HDCP_37_L       (REG_HDCP_BASE + 0x6E)
#define  REG_HDCP_37_H       (REG_HDCP_BASE + 0x6F)
#define  REG_HDCP_38_L       (REG_HDCP_BASE + 0x70)
#define  REG_HDCP_38_H       (REG_HDCP_BASE + 0x71)
#define  REG_HDCP_39_L       (REG_HDCP_BASE + 0x72)
#define  REG_HDCP_39_H       (REG_HDCP_BASE + 0x73)
#define  REG_HDCP_3A_L       (REG_HDCP_BASE + 0x74)
#define  REG_HDCP_3A_H       (REG_HDCP_BASE + 0x75)
#define  REG_HDCP_3B_L       (REG_HDCP_BASE + 0x76)
#define  REG_HDCP_3B_H       (REG_HDCP_BASE + 0x77)
#define  REG_HDCP_3C_L       (REG_HDCP_BASE + 0x78)
#define  REG_HDCP_3C_H       (REG_HDCP_BASE + 0x79)
#define  REG_HDCP_3D_L       (REG_HDCP_BASE + 0x7A)
#define  REG_HDCP_3D_H       (REG_HDCP_BASE + 0x7B)
#define  REG_HDCP_3E_L       (REG_HDCP_BASE + 0x7C)
#define  REG_HDCP_3E_H       (REG_HDCP_BASE + 0x7D)
#define  REG_HDCP_3F_L       (REG_HDCP_BASE + 0x7E)
#define  REG_HDCP_3F_H       (REG_HDCP_BASE + 0x7F)
#define  REG_HDCP_40_L       (REG_HDCP_BASE + 0x80)
#define  REG_HDCP_40_H       (REG_HDCP_BASE + 0x81)
#define  REG_HDCP_41_L       (REG_HDCP_BASE + 0x82)
#define  REG_HDCP_41_H       (REG_HDCP_BASE + 0x83)
#define  REG_HDCP_42_L       (REG_HDCP_BASE + 0x84)
#define  REG_HDCP_42_H       (REG_HDCP_BASE + 0x85)
#define  REG_HDCP_43_L       (REG_HDCP_BASE + 0x86)
#define  REG_HDCP_43_H       (REG_HDCP_BASE + 0x87)
#define  REG_HDCP_44_L       (REG_HDCP_BASE + 0x88)
#define  REG_HDCP_44_H       (REG_HDCP_BASE + 0x89)
#define  REG_HDCP_45_L       (REG_HDCP_BASE + 0x8A)
#define  REG_HDCP_45_H       (REG_HDCP_BASE + 0x8B)
#define  REG_HDCP_46_L       (REG_HDCP_BASE + 0x8C)
#define  REG_HDCP_46_H       (REG_HDCP_BASE + 0x8D)
#define  REG_HDCP_47_L       (REG_HDCP_BASE + 0x8E)
#define  REG_HDCP_47_H       (REG_HDCP_BASE + 0x8F)
#define  REG_HDCP_48_L       (REG_HDCP_BASE + 0x90)
#define  REG_HDCP_48_H       (REG_HDCP_BASE + 0x91)
#define  REG_HDCP_49_L       (REG_HDCP_BASE + 0x92)
#define  REG_HDCP_49_H       (REG_HDCP_BASE + 0x93)
#define  REG_HDCP_4A_L       (REG_HDCP_BASE + 0x94)
#define  REG_HDCP_4A_H       (REG_HDCP_BASE + 0x95)
#define  REG_HDCP_4B_L       (REG_HDCP_BASE + 0x96)
#define  REG_HDCP_4B_H       (REG_HDCP_BASE + 0x97)
#define  REG_HDCP_4C_L       (REG_HDCP_BASE + 0x98)
#define  REG_HDCP_4C_H       (REG_HDCP_BASE + 0x99)
#define  REG_HDCP_4D_L       (REG_HDCP_BASE + 0x9A)
#define  REG_HDCP_4D_H       (REG_HDCP_BASE + 0x9B)
#define  REG_HDCP_4E_L       (REG_HDCP_BASE + 0x9C)
#define  REG_HDCP_4E_H       (REG_HDCP_BASE + 0x9D)
#define  REG_HDCP_4F_L       (REG_HDCP_BASE + 0x9E)
#define  REG_HDCP_4F_H       (REG_HDCP_BASE + 0x9F)
#define  REG_HDCP_50_L       (REG_HDCP_BASE + 0xA0)
#define  REG_HDCP_50_H       (REG_HDCP_BASE + 0xA1)
#define  REG_HDCP_51_L       (REG_HDCP_BASE + 0xA2)
#define  REG_HDCP_51_H       (REG_HDCP_BASE + 0xA3)
#define  REG_HDCP_52_L       (REG_HDCP_BASE + 0xA4)
#define  REG_HDCP_52_H       (REG_HDCP_BASE + 0xA5)
#define  REG_HDCP_53_L       (REG_HDCP_BASE + 0xA6)
#define  REG_HDCP_53_H       (REG_HDCP_BASE + 0xA7)
#define  REG_HDCP_54_L       (REG_HDCP_BASE + 0xA8)
#define  REG_HDCP_54_H       (REG_HDCP_BASE + 0xA9)
#define  REG_HDCP_55_L       (REG_HDCP_BASE + 0xAA)
#define  REG_HDCP_55_H       (REG_HDCP_BASE + 0xAB)
#define  REG_HDCP_56_L       (REG_HDCP_BASE + 0xAC)
#define  REG_HDCP_56_H       (REG_HDCP_BASE + 0xAD)
#define  REG_HDCP_57_L       (REG_HDCP_BASE + 0xAE)
#define  REG_HDCP_57_H       (REG_HDCP_BASE + 0xAF)
#define  REG_HDCP_58_L       (REG_HDCP_BASE + 0xB0)
#define  REG_HDCP_58_H       (REG_HDCP_BASE + 0xB1)
#define  REG_HDCP_59_L       (REG_HDCP_BASE + 0xB2)
#define  REG_HDCP_59_H       (REG_HDCP_BASE + 0xB3)
#define  REG_HDCP_5A_L       (REG_HDCP_BASE + 0xB4)
#define  REG_HDCP_5A_H       (REG_HDCP_BASE + 0xB5)
#define  REG_HDCP_5B_L       (REG_HDCP_BASE + 0xB6)
#define  REG_HDCP_5B_H       (REG_HDCP_BASE + 0xB7)
#define  REG_HDCP_5C_L       (REG_HDCP_BASE + 0xB8)
#define  REG_HDCP_5C_H       (REG_HDCP_BASE + 0xB9)
#define  REG_HDCP_5D_L       (REG_HDCP_BASE + 0xBA)
#define  REG_HDCP_5D_H       (REG_HDCP_BASE + 0xBB)
#define  REG_HDCP_5E_L       (REG_HDCP_BASE + 0xBC)
#define  REG_HDCP_5E_H       (REG_HDCP_BASE + 0xBD)
#define  REG_HDCP_5F_L       (REG_HDCP_BASE + 0xBE)
#define  REG_HDCP_5F_H       (REG_HDCP_BASE + 0xBF)
#define  REG_HDCP_60_L       (REG_HDCP_BASE + 0xC0)
#define  REG_HDCP_60_H       (REG_HDCP_BASE + 0xC1)
#define  REG_HDCP_61_L       (REG_HDCP_BASE + 0xC2)
#define  REG_HDCP_61_H       (REG_HDCP_BASE + 0xC3)
#define  REG_HDCP_62_L       (REG_HDCP_BASE + 0xC4)
#define  REG_HDCP_62_H       (REG_HDCP_BASE + 0xC5)
#define  REG_HDCP_63_L       (REG_HDCP_BASE + 0xC6)
#define  REG_HDCP_63_H       (REG_HDCP_BASE + 0xC7)
#define  REG_HDCP_64_L       (REG_HDCP_BASE + 0xC8)
#define  REG_HDCP_64_H       (REG_HDCP_BASE + 0xC9)
#define  REG_HDCP_65_L       (REG_HDCP_BASE + 0xCA)
#define  REG_HDCP_65_H       (REG_HDCP_BASE + 0xCB)
#define  REG_HDCP_66_L       (REG_HDCP_BASE + 0xCC)
#define  REG_HDCP_66_H       (REG_HDCP_BASE + 0xCD)
#define  REG_HDCP_67_L       (REG_HDCP_BASE + 0xCE)
#define  REG_HDCP_67_H       (REG_HDCP_BASE + 0xCF)
#define  REG_HDCP_68_L       (REG_HDCP_BASE + 0xD0)
#define  REG_HDCP_68_H       (REG_HDCP_BASE + 0xD1)
#define  REG_HDCP_69_L       (REG_HDCP_BASE + 0xD2)
#define  REG_HDCP_69_H       (REG_HDCP_BASE + 0xD3)
#define  REG_HDCP_6A_L       (REG_HDCP_BASE + 0xD4)
#define  REG_HDCP_6A_H       (REG_HDCP_BASE + 0xD5)
#define  REG_HDCP_6B_L       (REG_HDCP_BASE + 0xD6)
#define  REG_HDCP_6B_H       (REG_HDCP_BASE + 0xD7)
#define  REG_HDCP_6C_L       (REG_HDCP_BASE + 0xD8)
#define  REG_HDCP_6C_H       (REG_HDCP_BASE + 0xD9)
#define  REG_HDCP_6D_L       (REG_HDCP_BASE + 0xDA)
#define  REG_HDCP_6D_H       (REG_HDCP_BASE + 0xDB)
#define  REG_HDCP_6E_L       (REG_HDCP_BASE + 0xDC)
#define  REG_HDCP_6E_H       (REG_HDCP_BASE + 0xDD)
#define  REG_HDCP_6F_L       (REG_HDCP_BASE + 0xDE)
#define  REG_HDCP_6F_H       (REG_HDCP_BASE + 0xDF)
#define  REG_HDCP_70_L       (REG_HDCP_BASE + 0xE0)
#define  REG_HDCP_70_H       (REG_HDCP_BASE + 0xE1)
#define  REG_HDCP_71_L       (REG_HDCP_BASE + 0xE2)
#define  REG_HDCP_71_H       (REG_HDCP_BASE + 0xE3)
#define  REG_HDCP_72_L       (REG_HDCP_BASE + 0xE4)
#define  REG_HDCP_72_H       (REG_HDCP_BASE + 0xE5)
#define  REG_HDCP_73_L       (REG_HDCP_BASE + 0xE6)
#define  REG_HDCP_73_H       (REG_HDCP_BASE + 0xE7)
#define  REG_HDCP_74_L       (REG_HDCP_BASE + 0xE8)
#define  REG_HDCP_74_H       (REG_HDCP_BASE + 0xE9)
#define  REG_HDCP_75_L       (REG_HDCP_BASE + 0xEA)
#define  REG_HDCP_75_H       (REG_HDCP_BASE + 0xEB)
#define  REG_HDCP_76_L       (REG_HDCP_BASE + 0xEC)
#define  REG_HDCP_76_H       (REG_HDCP_BASE + 0xED)
#define  REG_HDCP_77_L       (REG_HDCP_BASE + 0xEE)
#define  REG_HDCP_77_H       (REG_HDCP_BASE + 0xEF)
#define  REG_HDCP_78_L       (REG_HDCP_BASE + 0xF0)
#define  REG_HDCP_78_H       (REG_HDCP_BASE + 0xF1)
#define  REG_HDCP_79_L       (REG_HDCP_BASE + 0xF2)
#define  REG_HDCP_79_H       (REG_HDCP_BASE + 0xF3)
#define  REG_HDCP_7A_L       (REG_HDCP_BASE + 0xF4)
#define  REG_HDCP_7A_H       (REG_HDCP_BASE + 0xF5)
#define  REG_HDCP_7B_L       (REG_HDCP_BASE + 0xF6)
#define  REG_HDCP_7B_H       (REG_HDCP_BASE + 0xF7)
#define  REG_HDCP_7C_L       (REG_HDCP_BASE + 0xF8)
#define  REG_HDCP_7C_H       (REG_HDCP_BASE + 0xF9)
#define  REG_HDCP_7D_L       (REG_HDCP_BASE + 0xFA)
#define  REG_HDCP_7D_H       (REG_HDCP_BASE + 0xFB)
#define  REG_HDCP_7E_L       (REG_HDCP_BASE + 0xFC)
#define  REG_HDCP_7E_H       (REG_HDCP_BASE + 0xFD)
#define  REG_HDCP_7F_L       (REG_HDCP_BASE + 0xFE)
#define  REG_HDCP_7F_H       (REG_HDCP_BASE + 0xFF)

#define  REG_DSCRMB_00_L       (REG_DSCRMB_BASE + 0x00)
#define  REG_DSCRMB_00_H       (REG_DSCRMB_BASE + 0x01)
#define  REG_DSCRMB_01_L       (REG_DSCRMB_BASE + 0x02)
#define  REG_DSCRMB_01_H       (REG_DSCRMB_BASE + 0x03)
#define  REG_DSCRMB_02_L       (REG_DSCRMB_BASE + 0x04)
#define  REG_DSCRMB_02_H       (REG_DSCRMB_BASE + 0x05)
#define  REG_DSCRMB_03_L       (REG_DSCRMB_BASE + 0x06)
#define  REG_DSCRMB_03_H       (REG_DSCRMB_BASE + 0x07)
#define  REG_DSCRMB_04_L       (REG_DSCRMB_BASE + 0x08)
#define  REG_DSCRMB_04_H       (REG_DSCRMB_BASE + 0x09)
#define  REG_DSCRMB_05_L       (REG_DSCRMB_BASE + 0x0A)
#define  REG_DSCRMB_05_H       (REG_DSCRMB_BASE + 0x0B)
#define  REG_DSCRMB_06_L       (REG_DSCRMB_BASE + 0x0C)
#define  REG_DSCRMB_06_H       (REG_DSCRMB_BASE + 0x0D)
#define  REG_DSCRMB_07_L       (REG_DSCRMB_BASE + 0x0E)
#define  REG_DSCRMB_07_H       (REG_DSCRMB_BASE + 0x0F)
#define  REG_DSCRMB_08_L       (REG_DSCRMB_BASE + 0x10)
#define  REG_DSCRMB_08_H       (REG_DSCRMB_BASE + 0x11)
#define  REG_DSCRMB_09_L       (REG_DSCRMB_BASE + 0x12)
#define  REG_DSCRMB_09_H       (REG_DSCRMB_BASE + 0x13)
#define  REG_DSCRMB_0A_L       (REG_DSCRMB_BASE + 0x14)
#define  REG_DSCRMB_0A_H       (REG_DSCRMB_BASE + 0x15)
#define  REG_DSCRMB_0B_L       (REG_DSCRMB_BASE + 0x16)
#define  REG_DSCRMB_0B_H       (REG_DSCRMB_BASE + 0x17)
#define  REG_DSCRMB_0C_L       (REG_DSCRMB_BASE + 0x18)
#define  REG_DSCRMB_0C_H       (REG_DSCRMB_BASE + 0x19)
#define  REG_DSCRMB_0D_L       (REG_DSCRMB_BASE + 0x1A)
#define  REG_DSCRMB_0D_H       (REG_DSCRMB_BASE + 0x1B)
#define  REG_DSCRMB_0E_L       (REG_DSCRMB_BASE + 0x1C)
#define  REG_DSCRMB_0E_H       (REG_DSCRMB_BASE + 0x1D)
#define  REG_DSCRMB_0F_L       (REG_DSCRMB_BASE + 0x1E)
#define  REG_DSCRMB_0F_H       (REG_DSCRMB_BASE + 0x1F)
#define  REG_DSCRMB_10_L       (REG_DSCRMB_BASE + 0x20)
#define  REG_DSCRMB_10_H       (REG_DSCRMB_BASE + 0x21)
#define  REG_DSCRMB_11_L       (REG_DSCRMB_BASE + 0x22)
#define  REG_DSCRMB_11_H       (REG_DSCRMB_BASE + 0x23)
#define  REG_DSCRMB_12_L       (REG_DSCRMB_BASE + 0x24)
#define  REG_DSCRMB_12_H       (REG_DSCRMB_BASE + 0x25)
#define  REG_DSCRMB_13_L       (REG_DSCRMB_BASE + 0x26)
#define  REG_DSCRMB_13_H       (REG_DSCRMB_BASE + 0x27)
#define  REG_DSCRMB_14_L       (REG_DSCRMB_BASE + 0x28)
#define  REG_DSCRMB_14_H       (REG_DSCRMB_BASE + 0x29)
#define  REG_DSCRMB_15_L       (REG_DSCRMB_BASE + 0x2A)
#define  REG_DSCRMB_15_H       (REG_DSCRMB_BASE + 0x2B)
#define  REG_DSCRMB_16_L       (REG_DSCRMB_BASE + 0x2C)
#define  REG_DSCRMB_16_H       (REG_DSCRMB_BASE + 0x2D)
#define  REG_DSCRMB_17_L       (REG_DSCRMB_BASE + 0x2E)
#define  REG_DSCRMB_17_H       (REG_DSCRMB_BASE + 0x2F)
#define  REG_DSCRMB_18_L       (REG_DSCRMB_BASE + 0x30)
#define  REG_DSCRMB_18_H       (REG_DSCRMB_BASE + 0x31)
#define  REG_DSCRMB_19_L       (REG_DSCRMB_BASE + 0x32)
#define  REG_DSCRMB_19_H       (REG_DSCRMB_BASE + 0x33)
#define  REG_DSCRMB_1A_L       (REG_DSCRMB_BASE + 0x34)
#define  REG_DSCRMB_1A_H       (REG_DSCRMB_BASE + 0x35)
#define  REG_DSCRMB_1B_L       (REG_DSCRMB_BASE + 0x36)
#define  REG_DSCRMB_1B_H       (REG_DSCRMB_BASE + 0x37)
#define  REG_DSCRMB_1C_L       (REG_DSCRMB_BASE + 0x38)
#define  REG_DSCRMB_1C_H       (REG_DSCRMB_BASE + 0x39)
#define  REG_DSCRMB_1D_L       (REG_DSCRMB_BASE + 0x3A)
#define  REG_DSCRMB_1D_H       (REG_DSCRMB_BASE + 0x3B)
#define  REG_DSCRMB_1E_L       (REG_DSCRMB_BASE + 0x3C)
#define  REG_DSCRMB_1E_H       (REG_DSCRMB_BASE + 0x3D)
#define  REG_DSCRMB_1F_L       (REG_DSCRMB_BASE + 0x3E)
#define  REG_DSCRMB_1F_H       (REG_DSCRMB_BASE + 0x3F)
#define  REG_DSCRMB_20_L       (REG_DSCRMB_BASE + 0x40)
#define  REG_DSCRMB_20_H       (REG_DSCRMB_BASE + 0x41)
#define  REG_DSCRMB_21_L       (REG_DSCRMB_BASE + 0x42)
#define  REG_DSCRMB_21_H       (REG_DSCRMB_BASE + 0x43)
#define  REG_DSCRMB_22_L       (REG_DSCRMB_BASE + 0x44)
#define  REG_DSCRMB_22_H       (REG_DSCRMB_BASE + 0x45)
#define  REG_DSCRMB_23_L       (REG_DSCRMB_BASE + 0x46)
#define  REG_DSCRMB_23_H       (REG_DSCRMB_BASE + 0x47)
#define  REG_DSCRMB_24_L       (REG_DSCRMB_BASE + 0x48)
#define  REG_DSCRMB_24_H       (REG_DSCRMB_BASE + 0x49)
#define  REG_DSCRMB_25_L       (REG_DSCRMB_BASE + 0x4A)
#define  REG_DSCRMB_25_H       (REG_DSCRMB_BASE + 0x4B)
#define  REG_DSCRMB_26_L       (REG_DSCRMB_BASE + 0x4C)
#define  REG_DSCRMB_26_H       (REG_DSCRMB_BASE + 0x4D)
#define  REG_DSCRMB_27_L       (REG_DSCRMB_BASE + 0x4E)
#define  REG_DSCRMB_27_H       (REG_DSCRMB_BASE + 0x4F)
#define  REG_DSCRMB_28_L       (REG_DSCRMB_BASE + 0x50)
#define  REG_DSCRMB_28_H       (REG_DSCRMB_BASE + 0x51)
#define  REG_DSCRMB_29_L       (REG_DSCRMB_BASE + 0x52)
#define  REG_DSCRMB_29_H       (REG_DSCRMB_BASE + 0x53)
#define  REG_DSCRMB_2A_L       (REG_DSCRMB_BASE + 0x54)
#define  REG_DSCRMB_2A_H       (REG_DSCRMB_BASE + 0x55)
#define  REG_DSCRMB_2B_L       (REG_DSCRMB_BASE + 0x56)
#define  REG_DSCRMB_2B_H       (REG_DSCRMB_BASE + 0x57)
#define  REG_DSCRMB_2C_L       (REG_DSCRMB_BASE + 0x58)
#define  REG_DSCRMB_2C_H       (REG_DSCRMB_BASE + 0x59)
#define  REG_DSCRMB_2D_L       (REG_DSCRMB_BASE + 0x5A)
#define  REG_DSCRMB_2D_H       (REG_DSCRMB_BASE + 0x5B)
#define  REG_DSCRMB_2E_L       (REG_DSCRMB_BASE + 0x5C)
#define  REG_DSCRMB_2E_H       (REG_DSCRMB_BASE + 0x5D)
#define  REG_DSCRMB_2F_L       (REG_DSCRMB_BASE + 0x5E)
#define  REG_DSCRMB_2F_H       (REG_DSCRMB_BASE + 0x5F)
#define  REG_DSCRMB_30_L       (REG_DSCRMB_BASE + 0x60)
#define  REG_DSCRMB_30_H       (REG_DSCRMB_BASE + 0x61)
#define  REG_DSCRMB_31_L       (REG_DSCRMB_BASE + 0x62)
#define  REG_DSCRMB_31_H       (REG_DSCRMB_BASE + 0x63)
#define  REG_DSCRMB_32_L       (REG_DSCRMB_BASE + 0x64)
#define  REG_DSCRMB_32_H       (REG_DSCRMB_BASE + 0x65)
#define  REG_DSCRMB_33_L       (REG_DSCRMB_BASE + 0x66)
#define  REG_DSCRMB_33_H       (REG_DSCRMB_BASE + 0x67)
#define  REG_DSCRMB_34_L       (REG_DSCRMB_BASE + 0x68)
#define  REG_DSCRMB_34_H       (REG_DSCRMB_BASE + 0x69)
#define  REG_DSCRMB_35_L       (REG_DSCRMB_BASE + 0x6A)
#define  REG_DSCRMB_35_H       (REG_DSCRMB_BASE + 0x6B)
#define  REG_DSCRMB_36_L       (REG_DSCRMB_BASE + 0x6C)
#define  REG_DSCRMB_36_H       (REG_DSCRMB_BASE + 0x6D)
#define  REG_DSCRMB_37_L       (REG_DSCRMB_BASE + 0x6E)
#define  REG_DSCRMB_37_H       (REG_DSCRMB_BASE + 0x6F)
#define  REG_DSCRMB_38_L       (REG_DSCRMB_BASE + 0x70)
#define  REG_DSCRMB_38_H       (REG_DSCRMB_BASE + 0x71)
#define  REG_DSCRMB_39_L       (REG_DSCRMB_BASE + 0x72)
#define  REG_DSCRMB_39_H       (REG_DSCRMB_BASE + 0x73)
#define  REG_DSCRMB_3A_L       (REG_DSCRMB_BASE + 0x74)
#define  REG_DSCRMB_3A_H       (REG_DSCRMB_BASE + 0x75)
#define  REG_DSCRMB_3B_L       (REG_DSCRMB_BASE + 0x76)
#define  REG_DSCRMB_3B_H       (REG_DSCRMB_BASE + 0x77)
#define  REG_DSCRMB_3C_L       (REG_DSCRMB_BASE + 0x78)
#define  REG_DSCRMB_3C_H       (REG_DSCRMB_BASE + 0x79)
#define  REG_DSCRMB_3D_L       (REG_DSCRMB_BASE + 0x7A)
#define  REG_DSCRMB_3D_H       (REG_DSCRMB_BASE + 0x7B)
#define  REG_DSCRMB_3E_L       (REG_DSCRMB_BASE + 0x7C)
#define  REG_DSCRMB_3E_H       (REG_DSCRMB_BASE + 0x7D)
#define  REG_DSCRMB_3F_L       (REG_DSCRMB_BASE + 0x7E)
#define  REG_DSCRMB_3F_H       (REG_DSCRMB_BASE + 0x7F)
#define  REG_DSCRMB_40_L       (REG_DSCRMB_BASE + 0x80)
#define  REG_DSCRMB_40_H       (REG_DSCRMB_BASE + 0x81)
#define  REG_DSCRMB_41_L       (REG_DSCRMB_BASE + 0x82)
#define  REG_DSCRMB_41_H       (REG_DSCRMB_BASE + 0x83)
#define  REG_DSCRMB_42_L       (REG_DSCRMB_BASE + 0x84)
#define  REG_DSCRMB_42_H       (REG_DSCRMB_BASE + 0x85)
#define  REG_DSCRMB_43_L       (REG_DSCRMB_BASE + 0x86)
#define  REG_DSCRMB_43_H       (REG_DSCRMB_BASE + 0x87)
#define  REG_DSCRMB_44_L       (REG_DSCRMB_BASE + 0x88)
#define  REG_DSCRMB_44_H       (REG_DSCRMB_BASE + 0x89)
#define  REG_DSCRMB_45_L       (REG_DSCRMB_BASE + 0x8A)
#define  REG_DSCRMB_45_H       (REG_DSCRMB_BASE + 0x8B)
#define  REG_DSCRMB_46_L       (REG_DSCRMB_BASE + 0x8C)
#define  REG_DSCRMB_46_H       (REG_DSCRMB_BASE + 0x8D)
#define  REG_DSCRMB_47_L       (REG_DSCRMB_BASE + 0x8E)
#define  REG_DSCRMB_47_H       (REG_DSCRMB_BASE + 0x8F)
#define  REG_DSCRMB_48_L       (REG_DSCRMB_BASE + 0x90)
#define  REG_DSCRMB_48_H       (REG_DSCRMB_BASE + 0x91)
#define  REG_DSCRMB_49_L       (REG_DSCRMB_BASE + 0x92)
#define  REG_DSCRMB_49_H       (REG_DSCRMB_BASE + 0x93)
#define  REG_DSCRMB_4A_L       (REG_DSCRMB_BASE + 0x94)
#define  REG_DSCRMB_4A_H       (REG_DSCRMB_BASE + 0x95)
#define  REG_DSCRMB_4B_L       (REG_DSCRMB_BASE + 0x96)
#define  REG_DSCRMB_4B_H       (REG_DSCRMB_BASE + 0x97)
#define  REG_DSCRMB_4C_L       (REG_DSCRMB_BASE + 0x98)
#define  REG_DSCRMB_4C_H       (REG_DSCRMB_BASE + 0x99)
#define  REG_DSCRMB_4D_L       (REG_DSCRMB_BASE + 0x9A)
#define  REG_DSCRMB_4D_H       (REG_DSCRMB_BASE + 0x9B)
#define  REG_DSCRMB_4E_L       (REG_DSCRMB_BASE + 0x9C)
#define  REG_DSCRMB_4E_H       (REG_DSCRMB_BASE + 0x9D)
#define  REG_DSCRMB_4F_L       (REG_DSCRMB_BASE + 0x9E)
#define  REG_DSCRMB_4F_H       (REG_DSCRMB_BASE + 0x9F)
#define  REG_DSCRMB_50_L       (REG_DSCRMB_BASE + 0xA0)
#define  REG_DSCRMB_50_H       (REG_DSCRMB_BASE + 0xA1)
#define  REG_DSCRMB_51_L       (REG_DSCRMB_BASE + 0xA2)
#define  REG_DSCRMB_51_H       (REG_DSCRMB_BASE + 0xA3)
#define  REG_DSCRMB_52_L       (REG_DSCRMB_BASE + 0xA4)
#define  REG_DSCRMB_52_H       (REG_DSCRMB_BASE + 0xA5)
#define  REG_DSCRMB_53_L       (REG_DSCRMB_BASE + 0xA6)
#define  REG_DSCRMB_53_H       (REG_DSCRMB_BASE + 0xA7)
#define  REG_DSCRMB_54_L       (REG_DSCRMB_BASE + 0xA8)
#define  REG_DSCRMB_54_H       (REG_DSCRMB_BASE + 0xA9)
#define  REG_DSCRMB_55_L       (REG_DSCRMB_BASE + 0xAA)
#define  REG_DSCRMB_55_H       (REG_DSCRMB_BASE + 0xAB)
#define  REG_DSCRMB_56_L       (REG_DSCRMB_BASE + 0xAC)
#define  REG_DSCRMB_56_H       (REG_DSCRMB_BASE + 0xAD)
#define  REG_DSCRMB_57_L       (REG_DSCRMB_BASE + 0xAE)
#define  REG_DSCRMB_57_H       (REG_DSCRMB_BASE + 0xAF)
#define  REG_DSCRMB_58_L       (REG_DSCRMB_BASE + 0xB0)
#define  REG_DSCRMB_58_H       (REG_DSCRMB_BASE + 0xB1)
#define  REG_DSCRMB_59_L       (REG_DSCRMB_BASE + 0xB2)
#define  REG_DSCRMB_59_H       (REG_DSCRMB_BASE + 0xB3)
#define  REG_DSCRMB_5A_L       (REG_DSCRMB_BASE + 0xB4)
#define  REG_DSCRMB_5A_H       (REG_DSCRMB_BASE + 0xB5)
#define  REG_DSCRMB_5B_L       (REG_DSCRMB_BASE + 0xB6)
#define  REG_DSCRMB_5B_H       (REG_DSCRMB_BASE + 0xB7)
#define  REG_DSCRMB_5C_L       (REG_DSCRMB_BASE + 0xB8)
#define  REG_DSCRMB_5C_H       (REG_DSCRMB_BASE + 0xB9)
#define  REG_DSCRMB_5D_L       (REG_DSCRMB_BASE + 0xBA)
#define  REG_DSCRMB_5D_H       (REG_DSCRMB_BASE + 0xBB)
#define  REG_DSCRMB_5E_L       (REG_DSCRMB_BASE + 0xBC)
#define  REG_DSCRMB_5E_H       (REG_DSCRMB_BASE + 0xBD)
#define  REG_DSCRMB_5F_L       (REG_DSCRMB_BASE + 0xBE)
#define  REG_DSCRMB_5F_H       (REG_DSCRMB_BASE + 0xBF)
#define  REG_DSCRMB_60_L       (REG_DSCRMB_BASE + 0xC0)
#define  REG_DSCRMB_60_H       (REG_DSCRMB_BASE + 0xC1)
#define  REG_DSCRMB_61_L       (REG_DSCRMB_BASE + 0xC2)
#define  REG_DSCRMB_61_H       (REG_DSCRMB_BASE + 0xC3)
#define  REG_DSCRMB_62_L       (REG_DSCRMB_BASE + 0xC4)
#define  REG_DSCRMB_62_H       (REG_DSCRMB_BASE + 0xC5)
#define  REG_DSCRMB_63_L       (REG_DSCRMB_BASE + 0xC6)
#define  REG_DSCRMB_63_H       (REG_DSCRMB_BASE + 0xC7)
#define  REG_DSCRMB_64_L       (REG_DSCRMB_BASE + 0xC8)
#define  REG_DSCRMB_64_H       (REG_DSCRMB_BASE + 0xC9)
#define  REG_DSCRMB_65_L       (REG_DSCRMB_BASE + 0xCA)
#define  REG_DSCRMB_65_H       (REG_DSCRMB_BASE + 0xCB)
#define  REG_DSCRMB_66_L       (REG_DSCRMB_BASE + 0xCC)
#define  REG_DSCRMB_66_H       (REG_DSCRMB_BASE + 0xCD)
#define  REG_DSCRMB_67_L       (REG_DSCRMB_BASE + 0xCE)
#define  REG_DSCRMB_67_H       (REG_DSCRMB_BASE + 0xCF)
#define  REG_DSCRMB_68_L       (REG_DSCRMB_BASE + 0xD0)
#define  REG_DSCRMB_68_H       (REG_DSCRMB_BASE + 0xD1)
#define  REG_DSCRMB_69_L       (REG_DSCRMB_BASE + 0xD2)
#define  REG_DSCRMB_69_H       (REG_DSCRMB_BASE + 0xD3)
#define  REG_DSCRMB_6A_L       (REG_DSCRMB_BASE + 0xD4)
#define  REG_DSCRMB_6A_H       (REG_DSCRMB_BASE + 0xD5)
#define  REG_DSCRMB_6B_L       (REG_DSCRMB_BASE + 0xD6)
#define  REG_DSCRMB_6B_H       (REG_DSCRMB_BASE + 0xD7)
#define  REG_DSCRMB_6C_L       (REG_DSCRMB_BASE + 0xD8)
#define  REG_DSCRMB_6C_H       (REG_DSCRMB_BASE + 0xD9)
#define  REG_DSCRMB_6D_L       (REG_DSCRMB_BASE + 0xDA)
#define  REG_DSCRMB_6D_H       (REG_DSCRMB_BASE + 0xDB)
#define  REG_DSCRMB_6E_L       (REG_DSCRMB_BASE + 0xDC)
#define  REG_DSCRMB_6E_H       (REG_DSCRMB_BASE + 0xDD)
#define  REG_DSCRMB_6F_L       (REG_DSCRMB_BASE + 0xDE)
#define  REG_DSCRMB_6F_H       (REG_DSCRMB_BASE + 0xDF)
#define  REG_DSCRMB_70_L       (REG_DSCRMB_BASE + 0xE0)
#define  REG_DSCRMB_70_H       (REG_DSCRMB_BASE + 0xE1)
#define  REG_DSCRMB_71_L       (REG_DSCRMB_BASE + 0xE2)
#define  REG_DSCRMB_71_H       (REG_DSCRMB_BASE + 0xE3)
#define  REG_DSCRMB_72_L       (REG_DSCRMB_BASE + 0xE4)
#define  REG_DSCRMB_72_H       (REG_DSCRMB_BASE + 0xE5)
#define  REG_DSCRMB_73_L       (REG_DSCRMB_BASE + 0xE6)
#define  REG_DSCRMB_73_H       (REG_DSCRMB_BASE + 0xE7)
#define  REG_DSCRMB_74_L       (REG_DSCRMB_BASE + 0xE8)
#define  REG_DSCRMB_74_H       (REG_DSCRMB_BASE + 0xE9)
#define  REG_DSCRMB_75_L       (REG_DSCRMB_BASE + 0xEA)
#define  REG_DSCRMB_75_H       (REG_DSCRMB_BASE + 0xEB)
#define  REG_DSCRMB_76_L       (REG_DSCRMB_BASE + 0xEC)
#define  REG_DSCRMB_76_H       (REG_DSCRMB_BASE + 0xED)
#define  REG_DSCRMB_77_L       (REG_DSCRMB_BASE + 0xEE)
#define  REG_DSCRMB_77_H       (REG_DSCRMB_BASE + 0xEF)
#define  REG_DSCRMB_78_L       (REG_DSCRMB_BASE + 0xF0)
#define  REG_DSCRMB_78_H       (REG_DSCRMB_BASE + 0xF1)
#define  REG_DSCRMB_79_L       (REG_DSCRMB_BASE + 0xF2)
#define  REG_DSCRMB_79_H       (REG_DSCRMB_BASE + 0xF3)
#define  REG_DSCRMB_7A_L       (REG_DSCRMB_BASE + 0xF4)
#define  REG_DSCRMB_7A_H       (REG_DSCRMB_BASE + 0xF5)
#define  REG_DSCRMB_7B_L       (REG_DSCRMB_BASE + 0xF6)
#define  REG_DSCRMB_7B_H       (REG_DSCRMB_BASE + 0xF7)
#define  REG_DSCRMB_7C_L       (REG_DSCRMB_BASE + 0xF8)
#define  REG_DSCRMB_7C_H       (REG_DSCRMB_BASE + 0xF9)
#define  REG_DSCRMB_7D_L       (REG_DSCRMB_BASE + 0xFA)
#define  REG_DSCRMB_7D_H       (REG_DSCRMB_BASE + 0xFB)
#define  REG_DSCRMB_7E_L       (REG_DSCRMB_BASE + 0xFC)
#define  REG_DSCRMB_7E_H       (REG_DSCRMB_BASE + 0xFD)
#define  REG_DSCRMB_7F_L       (REG_DSCRMB_BASE + 0xFE)
#define  REG_DSCRMB_7F_H       (REG_DSCRMB_BASE + 0xFF)

#define  REG_DSCRMB1_00_L       (REG_DSCRMB1_BASE + 0x00)
#define  REG_DSCRMB1_00_H       (REG_DSCRMB1_BASE + 0x01)
#define  REG_DSCRMB1_01_L       (REG_DSCRMB1_BASE + 0x02)
#define  REG_DSCRMB1_01_H       (REG_DSCRMB1_BASE + 0x03)
#define  REG_DSCRMB1_02_L       (REG_DSCRMB1_BASE + 0x04)
#define  REG_DSCRMB1_02_H       (REG_DSCRMB1_BASE + 0x05)
#define  REG_DSCRMB1_03_L       (REG_DSCRMB1_BASE + 0x06)
#define  REG_DSCRMB1_03_H       (REG_DSCRMB1_BASE + 0x07)
#define  REG_DSCRMB1_04_L       (REG_DSCRMB1_BASE + 0x08)
#define  REG_DSCRMB1_04_H       (REG_DSCRMB1_BASE + 0x09)
#define  REG_DSCRMB1_05_L       (REG_DSCRMB1_BASE + 0x0A)
#define  REG_DSCRMB1_05_H       (REG_DSCRMB1_BASE + 0x0B)
#define  REG_DSCRMB1_06_L       (REG_DSCRMB1_BASE + 0x0C)
#define  REG_DSCRMB1_06_H       (REG_DSCRMB1_BASE + 0x0D)
#define  REG_DSCRMB1_07_L       (REG_DSCRMB1_BASE + 0x0E)
#define  REG_DSCRMB1_07_H       (REG_DSCRMB1_BASE + 0x0F)
#define  REG_DSCRMB1_08_L       (REG_DSCRMB1_BASE + 0x10)
#define  REG_DSCRMB1_08_H       (REG_DSCRMB1_BASE + 0x11)
#define  REG_DSCRMB1_09_L       (REG_DSCRMB1_BASE + 0x12)
#define  REG_DSCRMB1_09_H       (REG_DSCRMB1_BASE + 0x13)
#define  REG_DSCRMB1_0A_L       (REG_DSCRMB1_BASE + 0x14)
#define  REG_DSCRMB1_0A_H       (REG_DSCRMB1_BASE + 0x15)
#define  REG_DSCRMB1_0B_L       (REG_DSCRMB1_BASE + 0x16)
#define  REG_DSCRMB1_0B_H       (REG_DSCRMB1_BASE + 0x17)
#define  REG_DSCRMB1_0C_L       (REG_DSCRMB1_BASE + 0x18)
#define  REG_DSCRMB1_0C_H       (REG_DSCRMB1_BASE + 0x19)
#define  REG_DSCRMB1_0D_L       (REG_DSCRMB1_BASE + 0x1A)
#define  REG_DSCRMB1_0D_H       (REG_DSCRMB1_BASE + 0x1B)
#define  REG_DSCRMB1_0E_L       (REG_DSCRMB1_BASE + 0x1C)
#define  REG_DSCRMB1_0E_H       (REG_DSCRMB1_BASE + 0x1D)
#define  REG_DSCRMB1_0F_L       (REG_DSCRMB1_BASE + 0x1E)
#define  REG_DSCRMB1_0F_H       (REG_DSCRMB1_BASE + 0x1F)
#define  REG_DSCRMB1_10_L       (REG_DSCRMB1_BASE + 0x20)
#define  REG_DSCRMB1_10_H       (REG_DSCRMB1_BASE + 0x21)
#define  REG_DSCRMB1_11_L       (REG_DSCRMB1_BASE + 0x22)
#define  REG_DSCRMB1_11_H       (REG_DSCRMB1_BASE + 0x23)
#define  REG_DSCRMB1_12_L       (REG_DSCRMB1_BASE + 0x24)
#define  REG_DSCRMB1_12_H       (REG_DSCRMB1_BASE + 0x25)
#define  REG_DSCRMB1_13_L       (REG_DSCRMB1_BASE + 0x26)
#define  REG_DSCRMB1_13_H       (REG_DSCRMB1_BASE + 0x27)
#define  REG_DSCRMB1_14_L       (REG_DSCRMB1_BASE + 0x28)
#define  REG_DSCRMB1_14_H       (REG_DSCRMB1_BASE + 0x29)
#define  REG_DSCRMB1_15_L       (REG_DSCRMB1_BASE + 0x2A)
#define  REG_DSCRMB1_15_H       (REG_DSCRMB1_BASE + 0x2B)
#define  REG_DSCRMB1_16_L       (REG_DSCRMB1_BASE + 0x2C)
#define  REG_DSCRMB1_16_H       (REG_DSCRMB1_BASE + 0x2D)
#define  REG_DSCRMB1_17_L       (REG_DSCRMB1_BASE + 0x2E)
#define  REG_DSCRMB1_17_H       (REG_DSCRMB1_BASE + 0x2F)
#define  REG_DSCRMB1_18_L       (REG_DSCRMB1_BASE + 0x30)
#define  REG_DSCRMB1_18_H       (REG_DSCRMB1_BASE + 0x31)
#define  REG_DSCRMB1_19_L       (REG_DSCRMB1_BASE + 0x32)
#define  REG_DSCRMB1_19_H       (REG_DSCRMB1_BASE + 0x33)
#define  REG_DSCRMB1_1A_L       (REG_DSCRMB1_BASE + 0x34)
#define  REG_DSCRMB1_1A_H       (REG_DSCRMB1_BASE + 0x35)
#define  REG_DSCRMB1_1B_L       (REG_DSCRMB1_BASE + 0x36)
#define  REG_DSCRMB1_1B_H       (REG_DSCRMB1_BASE + 0x37)
#define  REG_DSCRMB1_1C_L       (REG_DSCRMB1_BASE + 0x38)
#define  REG_DSCRMB1_1C_H       (REG_DSCRMB1_BASE + 0x39)
#define  REG_DSCRMB1_1D_L       (REG_DSCRMB1_BASE + 0x3A)
#define  REG_DSCRMB1_1D_H       (REG_DSCRMB1_BASE + 0x3B)
#define  REG_DSCRMB1_1E_L       (REG_DSCRMB1_BASE + 0x3C)
#define  REG_DSCRMB1_1E_H       (REG_DSCRMB1_BASE + 0x3D)
#define  REG_DSCRMB1_1F_L       (REG_DSCRMB1_BASE + 0x3E)
#define  REG_DSCRMB1_1F_H       (REG_DSCRMB1_BASE + 0x3F)
#define  REG_DSCRMB1_20_L       (REG_DSCRMB1_BASE + 0x40)
#define  REG_DSCRMB1_20_H       (REG_DSCRMB1_BASE + 0x41)
#define  REG_DSCRMB1_21_L       (REG_DSCRMB1_BASE + 0x42)
#define  REG_DSCRMB1_21_H       (REG_DSCRMB1_BASE + 0x43)
#define  REG_DSCRMB1_22_L       (REG_DSCRMB1_BASE + 0x44)
#define  REG_DSCRMB1_22_H       (REG_DSCRMB1_BASE + 0x45)
#define  REG_DSCRMB1_23_L       (REG_DSCRMB1_BASE + 0x46)
#define  REG_DSCRMB1_23_H       (REG_DSCRMB1_BASE + 0x47)
#define  REG_DSCRMB1_24_L       (REG_DSCRMB1_BASE + 0x48)
#define  REG_DSCRMB1_24_H       (REG_DSCRMB1_BASE + 0x49)
#define  REG_DSCRMB1_25_L       (REG_DSCRMB1_BASE + 0x4A)
#define  REG_DSCRMB1_25_H       (REG_DSCRMB1_BASE + 0x4B)
#define  REG_DSCRMB1_26_L       (REG_DSCRMB1_BASE + 0x4C)
#define  REG_DSCRMB1_26_H       (REG_DSCRMB1_BASE + 0x4D)
#define  REG_DSCRMB1_27_L       (REG_DSCRMB1_BASE + 0x4E)
#define  REG_DSCRMB1_27_H       (REG_DSCRMB1_BASE + 0x4F)
#define  REG_DSCRMB1_28_L       (REG_DSCRMB1_BASE + 0x50)
#define  REG_DSCRMB1_28_H       (REG_DSCRMB1_BASE + 0x51)
#define  REG_DSCRMB1_29_L       (REG_DSCRMB1_BASE + 0x52)
#define  REG_DSCRMB1_29_H       (REG_DSCRMB1_BASE + 0x53)
#define  REG_DSCRMB1_2A_L       (REG_DSCRMB1_BASE + 0x54)
#define  REG_DSCRMB1_2A_H       (REG_DSCRMB1_BASE + 0x55)
#define  REG_DSCRMB1_2B_L       (REG_DSCRMB1_BASE + 0x56)
#define  REG_DSCRMB1_2B_H       (REG_DSCRMB1_BASE + 0x57)
#define  REG_DSCRMB1_2C_L       (REG_DSCRMB1_BASE + 0x58)
#define  REG_DSCRMB1_2C_H       (REG_DSCRMB1_BASE + 0x59)
#define  REG_DSCRMB1_2D_L       (REG_DSCRMB1_BASE + 0x5A)
#define  REG_DSCRMB1_2D_H       (REG_DSCRMB1_BASE + 0x5B)
#define  REG_DSCRMB1_2E_L       (REG_DSCRMB1_BASE + 0x5C)
#define  REG_DSCRMB1_2E_H       (REG_DSCRMB1_BASE + 0x5D)
#define  REG_DSCRMB1_2F_L       (REG_DSCRMB1_BASE + 0x5E)
#define  REG_DSCRMB1_2F_H       (REG_DSCRMB1_BASE + 0x5F)
#define  REG_DSCRMB1_30_L       (REG_DSCRMB1_BASE + 0x60)
#define  REG_DSCRMB1_30_H       (REG_DSCRMB1_BASE + 0x61)
#define  REG_DSCRMB1_31_L       (REG_DSCRMB1_BASE + 0x62)
#define  REG_DSCRMB1_31_H       (REG_DSCRMB1_BASE + 0x63)
#define  REG_DSCRMB1_32_L       (REG_DSCRMB1_BASE + 0x64)
#define  REG_DSCRMB1_32_H       (REG_DSCRMB1_BASE + 0x65)
#define  REG_DSCRMB1_33_L       (REG_DSCRMB1_BASE + 0x66)
#define  REG_DSCRMB1_33_H       (REG_DSCRMB1_BASE + 0x67)
#define  REG_DSCRMB1_34_L       (REG_DSCRMB1_BASE + 0x68)
#define  REG_DSCRMB1_34_H       (REG_DSCRMB1_BASE + 0x69)
#define  REG_DSCRMB1_35_L       (REG_DSCRMB1_BASE + 0x6A)
#define  REG_DSCRMB1_35_H       (REG_DSCRMB1_BASE + 0x6B)
#define  REG_DSCRMB1_36_L       (REG_DSCRMB1_BASE + 0x6C)
#define  REG_DSCRMB1_36_H       (REG_DSCRMB1_BASE + 0x6D)
#define  REG_DSCRMB1_37_L       (REG_DSCRMB1_BASE + 0x6E)
#define  REG_DSCRMB1_37_H       (REG_DSCRMB1_BASE + 0x6F)
#define  REG_DSCRMB1_38_L       (REG_DSCRMB1_BASE + 0x70)
#define  REG_DSCRMB1_38_H       (REG_DSCRMB1_BASE + 0x71)
#define  REG_DSCRMB1_39_L       (REG_DSCRMB1_BASE + 0x72)
#define  REG_DSCRMB1_39_H       (REG_DSCRMB1_BASE + 0x73)
#define  REG_DSCRMB1_3A_L       (REG_DSCRMB1_BASE + 0x74)
#define  REG_DSCRMB1_3A_H       (REG_DSCRMB1_BASE + 0x75)
#define  REG_DSCRMB1_3B_L       (REG_DSCRMB1_BASE + 0x76)
#define  REG_DSCRMB1_3B_H       (REG_DSCRMB1_BASE + 0x77)
#define  REG_DSCRMB1_3C_L       (REG_DSCRMB1_BASE + 0x78)
#define  REG_DSCRMB1_3C_H       (REG_DSCRMB1_BASE + 0x79)
#define  REG_DSCRMB1_3D_L       (REG_DSCRMB1_BASE + 0x7A)
#define  REG_DSCRMB1_3D_H       (REG_DSCRMB1_BASE + 0x7B)
#define  REG_DSCRMB1_3E_L       (REG_DSCRMB1_BASE + 0x7C)
#define  REG_DSCRMB1_3E_H       (REG_DSCRMB1_BASE + 0x7D)
#define  REG_DSCRMB1_3F_L       (REG_DSCRMB1_BASE + 0x7E)
#define  REG_DSCRMB1_3F_H       (REG_DSCRMB1_BASE + 0x7F)
#define  REG_DSCRMB1_40_L       (REG_DSCRMB1_BASE + 0x80)
#define  REG_DSCRMB1_40_H       (REG_DSCRMB1_BASE + 0x81)
#define  REG_DSCRMB1_41_L       (REG_DSCRMB1_BASE + 0x82)
#define  REG_DSCRMB1_41_H       (REG_DSCRMB1_BASE + 0x83)
#define  REG_DSCRMB1_42_L       (REG_DSCRMB1_BASE + 0x84)
#define  REG_DSCRMB1_42_H       (REG_DSCRMB1_BASE + 0x85)
#define  REG_DSCRMB1_43_L       (REG_DSCRMB1_BASE + 0x86)
#define  REG_DSCRMB1_43_H       (REG_DSCRMB1_BASE + 0x87)
#define  REG_DSCRMB1_44_L       (REG_DSCRMB1_BASE + 0x88)
#define  REG_DSCRMB1_44_H       (REG_DSCRMB1_BASE + 0x89)
#define  REG_DSCRMB1_45_L       (REG_DSCRMB1_BASE + 0x8A)
#define  REG_DSCRMB1_45_H       (REG_DSCRMB1_BASE + 0x8B)
#define  REG_DSCRMB1_46_L       (REG_DSCRMB1_BASE + 0x8C)
#define  REG_DSCRMB1_46_H       (REG_DSCRMB1_BASE + 0x8D)
#define  REG_DSCRMB1_47_L       (REG_DSCRMB1_BASE + 0x8E)
#define  REG_DSCRMB1_47_H       (REG_DSCRMB1_BASE + 0x8F)
#define  REG_DSCRMB1_48_L       (REG_DSCRMB1_BASE + 0x90)
#define  REG_DSCRMB1_48_H       (REG_DSCRMB1_BASE + 0x91)
#define  REG_DSCRMB1_49_L       (REG_DSCRMB1_BASE + 0x92)
#define  REG_DSCRMB1_49_H       (REG_DSCRMB1_BASE + 0x93)
#define  REG_DSCRMB1_4A_L       (REG_DSCRMB1_BASE + 0x94)
#define  REG_DSCRMB1_4A_H       (REG_DSCRMB1_BASE + 0x95)
#define  REG_DSCRMB1_4B_L       (REG_DSCRMB1_BASE + 0x96)
#define  REG_DSCRMB1_4B_H       (REG_DSCRMB1_BASE + 0x97)
#define  REG_DSCRMB1_4C_L       (REG_DSCRMB1_BASE + 0x98)
#define  REG_DSCRMB1_4C_H       (REG_DSCRMB1_BASE + 0x99)
#define  REG_DSCRMB1_4D_L       (REG_DSCRMB1_BASE + 0x9A)
#define  REG_DSCRMB1_4D_H       (REG_DSCRMB1_BASE + 0x9B)
#define  REG_DSCRMB1_4E_L       (REG_DSCRMB1_BASE + 0x9C)
#define  REG_DSCRMB1_4E_H       (REG_DSCRMB1_BASE + 0x9D)
#define  REG_DSCRMB1_4F_L       (REG_DSCRMB1_BASE + 0x9E)
#define  REG_DSCRMB1_4F_H       (REG_DSCRMB1_BASE + 0x9F)
#define  REG_DSCRMB1_50_L       (REG_DSCRMB1_BASE + 0xA0)
#define  REG_DSCRMB1_50_H       (REG_DSCRMB1_BASE + 0xA1)
#define  REG_DSCRMB1_51_L       (REG_DSCRMB1_BASE + 0xA2)
#define  REG_DSCRMB1_51_H       (REG_DSCRMB1_BASE + 0xA3)
#define  REG_DSCRMB1_52_L       (REG_DSCRMB1_BASE + 0xA4)
#define  REG_DSCRMB1_52_H       (REG_DSCRMB1_BASE + 0xA5)
#define  REG_DSCRMB1_53_L       (REG_DSCRMB1_BASE + 0xA6)
#define  REG_DSCRMB1_53_H       (REG_DSCRMB1_BASE + 0xA7)
#define  REG_DSCRMB1_54_L       (REG_DSCRMB1_BASE + 0xA8)
#define  REG_DSCRMB1_54_H       (REG_DSCRMB1_BASE + 0xA9)
#define  REG_DSCRMB1_55_L       (REG_DSCRMB1_BASE + 0xAA)
#define  REG_DSCRMB1_55_H       (REG_DSCRMB1_BASE + 0xAB)
#define  REG_DSCRMB1_56_L       (REG_DSCRMB1_BASE + 0xAC)
#define  REG_DSCRMB1_56_H       (REG_DSCRMB1_BASE + 0xAD)
#define  REG_DSCRMB1_57_L       (REG_DSCRMB1_BASE + 0xAE)
#define  REG_DSCRMB1_57_H       (REG_DSCRMB1_BASE + 0xAF)
#define  REG_DSCRMB1_58_L       (REG_DSCRMB1_BASE + 0xB0)
#define  REG_DSCRMB1_58_H       (REG_DSCRMB1_BASE + 0xB1)
#define  REG_DSCRMB1_59_L       (REG_DSCRMB1_BASE + 0xB2)
#define  REG_DSCRMB1_59_H       (REG_DSCRMB1_BASE + 0xB3)
#define  REG_DSCRMB1_5A_L       (REG_DSCRMB1_BASE + 0xB4)
#define  REG_DSCRMB1_5A_H       (REG_DSCRMB1_BASE + 0xB5)
#define  REG_DSCRMB1_5B_L       (REG_DSCRMB1_BASE + 0xB6)
#define  REG_DSCRMB1_5B_H       (REG_DSCRMB1_BASE + 0xB7)
#define  REG_DSCRMB1_5C_L       (REG_DSCRMB1_BASE + 0xB8)
#define  REG_DSCRMB1_5C_H       (REG_DSCRMB1_BASE + 0xB9)
#define  REG_DSCRMB1_5D_L       (REG_DSCRMB1_BASE + 0xBA)
#define  REG_DSCRMB1_5D_H       (REG_DSCRMB1_BASE + 0xBB)
#define  REG_DSCRMB1_5E_L       (REG_DSCRMB1_BASE + 0xBC)
#define  REG_DSCRMB1_5E_H       (REG_DSCRMB1_BASE + 0xBD)
#define  REG_DSCRMB1_5F_L       (REG_DSCRMB1_BASE + 0xBE)
#define  REG_DSCRMB1_5F_H       (REG_DSCRMB1_BASE + 0xBF)
#define  REG_DSCRMB1_60_L       (REG_DSCRMB1_BASE + 0xC0)
#define  REG_DSCRMB1_60_H       (REG_DSCRMB1_BASE + 0xC1)
#define  REG_DSCRMB1_61_L       (REG_DSCRMB1_BASE + 0xC2)
#define  REG_DSCRMB1_61_H       (REG_DSCRMB1_BASE + 0xC3)
#define  REG_DSCRMB1_62_L       (REG_DSCRMB1_BASE + 0xC4)
#define  REG_DSCRMB1_62_H       (REG_DSCRMB1_BASE + 0xC5)
#define  REG_DSCRMB1_63_L       (REG_DSCRMB1_BASE + 0xC6)
#define  REG_DSCRMB1_63_H       (REG_DSCRMB1_BASE + 0xC7)
#define  REG_DSCRMB1_64_L       (REG_DSCRMB1_BASE + 0xC8)
#define  REG_DSCRMB1_64_H       (REG_DSCRMB1_BASE + 0xC9)
#define  REG_DSCRMB1_65_L       (REG_DSCRMB1_BASE + 0xCA)
#define  REG_DSCRMB1_65_H       (REG_DSCRMB1_BASE + 0xCB)
#define  REG_DSCRMB1_66_L       (REG_DSCRMB1_BASE + 0xCC)
#define  REG_DSCRMB1_66_H       (REG_DSCRMB1_BASE + 0xCD)
#define  REG_DSCRMB1_67_L       (REG_DSCRMB1_BASE + 0xCE)
#define  REG_DSCRMB1_67_H       (REG_DSCRMB1_BASE + 0xCF)
#define  REG_DSCRMB1_68_L       (REG_DSCRMB1_BASE + 0xD0)
#define  REG_DSCRMB1_68_H       (REG_DSCRMB1_BASE + 0xD1)
#define  REG_DSCRMB1_69_L       (REG_DSCRMB1_BASE + 0xD2)
#define  REG_DSCRMB1_69_H       (REG_DSCRMB1_BASE + 0xD3)
#define  REG_DSCRMB1_6A_L       (REG_DSCRMB1_BASE + 0xD4)
#define  REG_DSCRMB1_6A_H       (REG_DSCRMB1_BASE + 0xD5)
#define  REG_DSCRMB1_6B_L       (REG_DSCRMB1_BASE + 0xD6)
#define  REG_DSCRMB1_6B_H       (REG_DSCRMB1_BASE + 0xD7)
#define  REG_DSCRMB1_6C_L       (REG_DSCRMB1_BASE + 0xD8)
#define  REG_DSCRMB1_6C_H       (REG_DSCRMB1_BASE + 0xD9)
#define  REG_DSCRMB1_6D_L       (REG_DSCRMB1_BASE + 0xDA)
#define  REG_DSCRMB1_6D_H       (REG_DSCRMB1_BASE + 0xDB)
#define  REG_DSCRMB1_6E_L       (REG_DSCRMB1_BASE + 0xDC)
#define  REG_DSCRMB1_6E_H       (REG_DSCRMB1_BASE + 0xDD)
#define  REG_DSCRMB1_6F_L       (REG_DSCRMB1_BASE + 0xDE)
#define  REG_DSCRMB1_6F_H       (REG_DSCRMB1_BASE + 0xDF)
#define  REG_DSCRMB1_70_L       (REG_DSCRMB1_BASE + 0xE0)
#define  REG_DSCRMB1_70_H       (REG_DSCRMB1_BASE + 0xE1)
#define  REG_DSCRMB1_71_L       (REG_DSCRMB1_BASE + 0xE2)
#define  REG_DSCRMB1_71_H       (REG_DSCRMB1_BASE + 0xE3)
#define  REG_DSCRMB1_72_L       (REG_DSCRMB1_BASE + 0xE4)
#define  REG_DSCRMB1_72_H       (REG_DSCRMB1_BASE + 0xE5)
#define  REG_DSCRMB1_73_L       (REG_DSCRMB1_BASE + 0xE6)
#define  REG_DSCRMB1_73_H       (REG_DSCRMB1_BASE + 0xE7)
#define  REG_DSCRMB1_74_L       (REG_DSCRMB1_BASE + 0xE8)
#define  REG_DSCRMB1_74_H       (REG_DSCRMB1_BASE + 0xE9)
#define  REG_DSCRMB1_75_L       (REG_DSCRMB1_BASE + 0xEA)
#define  REG_DSCRMB1_75_H       (REG_DSCRMB1_BASE + 0xEB)
#define  REG_DSCRMB1_76_L       (REG_DSCRMB1_BASE + 0xEC)
#define  REG_DSCRMB1_76_H       (REG_DSCRMB1_BASE + 0xED)
#define  REG_DSCRMB1_77_L       (REG_DSCRMB1_BASE + 0xEE)
#define  REG_DSCRMB1_77_H       (REG_DSCRMB1_BASE + 0xEF)
#define  REG_DSCRMB1_78_L       (REG_DSCRMB1_BASE + 0xF0)
#define  REG_DSCRMB1_78_H       (REG_DSCRMB1_BASE + 0xF1)
#define  REG_DSCRMB1_79_L       (REG_DSCRMB1_BASE + 0xF2)
#define  REG_DSCRMB1_79_H       (REG_DSCRMB1_BASE + 0xF3)
#define  REG_DSCRMB1_7A_L       (REG_DSCRMB1_BASE + 0xF4)
#define  REG_DSCRMB1_7A_H       (REG_DSCRMB1_BASE + 0xF5)
#define  REG_DSCRMB1_7B_L       (REG_DSCRMB1_BASE + 0xF6)
#define  REG_DSCRMB1_7B_H       (REG_DSCRMB1_BASE + 0xF7)
#define  REG_DSCRMB1_7C_L       (REG_DSCRMB1_BASE + 0xF8)
#define  REG_DSCRMB1_7C_H       (REG_DSCRMB1_BASE + 0xF9)
#define  REG_DSCRMB1_7D_L       (REG_DSCRMB1_BASE + 0xFA)
#define  REG_DSCRMB1_7D_H       (REG_DSCRMB1_BASE + 0xFB)
#define  REG_DSCRMB1_7E_L       (REG_DSCRMB1_BASE + 0xFC)
#define  REG_DSCRMB1_7E_H       (REG_DSCRMB1_BASE + 0xFD)
#define  REG_DSCRMB1_7F_L       (REG_DSCRMB1_BASE + 0xFE)
#define  REG_DSCRMB1_7F_H       (REG_DSCRMB1_BASE + 0xFF)

#define  REG_TZPC_00_L       (REG_TZPC_BASE + 0x00)
#define  REG_TZPC_00_H       (REG_TZPC_BASE + 0x01)
#define  REG_TZPC_01_L       (REG_TZPC_BASE + 0x02)
#define  REG_TZPC_01_H       (REG_TZPC_BASE + 0x03)
#define  REG_TZPC_02_L       (REG_TZPC_BASE + 0x04)
#define  REG_TZPC_02_H       (REG_TZPC_BASE + 0x05)
#define  REG_TZPC_03_L       (REG_TZPC_BASE + 0x06)
#define  REG_TZPC_03_H       (REG_TZPC_BASE + 0x07)
#define  REG_TZPC_04_L       (REG_TZPC_BASE + 0x08)
#define  REG_TZPC_04_H       (REG_TZPC_BASE + 0x09)
#define  REG_TZPC_05_L       (REG_TZPC_BASE + 0x0A)
#define  REG_TZPC_05_H       (REG_TZPC_BASE + 0x0B)
#define  REG_TZPC_06_L       (REG_TZPC_BASE + 0x0C)
#define  REG_TZPC_06_H       (REG_TZPC_BASE + 0x0D)
#define  REG_TZPC_07_L       (REG_TZPC_BASE + 0x0E)
#define  REG_TZPC_07_H       (REG_TZPC_BASE + 0x0F)
#define  REG_TZPC_08_L       (REG_TZPC_BASE + 0x10)
#define  REG_TZPC_08_H       (REG_TZPC_BASE + 0x11)
#define  REG_TZPC_09_L       (REG_TZPC_BASE + 0x12)
#define  REG_TZPC_09_H       (REG_TZPC_BASE + 0x13)
#define  REG_TZPC_0A_L       (REG_TZPC_BASE + 0x14)
#define  REG_TZPC_0A_H       (REG_TZPC_BASE + 0x15)
#define  REG_TZPC_0B_L       (REG_TZPC_BASE + 0x16)
#define  REG_TZPC_0B_H       (REG_TZPC_BASE + 0x17)
#define  REG_TZPC_0C_L       (REG_TZPC_BASE + 0x18)
#define  REG_TZPC_0C_H       (REG_TZPC_BASE + 0x19)
#define  REG_TZPC_0D_L       (REG_TZPC_BASE + 0x1A)
#define  REG_TZPC_0D_H       (REG_TZPC_BASE + 0x1B)
#define  REG_TZPC_0E_L       (REG_TZPC_BASE + 0x1C)
#define  REG_TZPC_0E_H       (REG_TZPC_BASE + 0x1D)
#define  REG_TZPC_0F_L       (REG_TZPC_BASE + 0x1E)
#define  REG_TZPC_0F_H       (REG_TZPC_BASE + 0x1F)
#define  REG_TZPC_10_L       (REG_TZPC_BASE + 0x20)
#define  REG_TZPC_10_H       (REG_TZPC_BASE + 0x21)
#define  REG_TZPC_11_L       (REG_TZPC_BASE + 0x22)
#define  REG_TZPC_11_H       (REG_TZPC_BASE + 0x23)
#define  REG_TZPC_12_L       (REG_TZPC_BASE + 0x24)
#define  REG_TZPC_12_H       (REG_TZPC_BASE + 0x25)
#define  REG_TZPC_13_L       (REG_TZPC_BASE + 0x26)
#define  REG_TZPC_13_H       (REG_TZPC_BASE + 0x27)
#define  REG_TZPC_14_L       (REG_TZPC_BASE + 0x28)
#define  REG_TZPC_14_H       (REG_TZPC_BASE + 0x29)
#define  REG_TZPC_15_L       (REG_TZPC_BASE + 0x2A)
#define  REG_TZPC_15_H       (REG_TZPC_BASE + 0x2B)
#define  REG_TZPC_16_L       (REG_TZPC_BASE + 0x2C)
#define  REG_TZPC_16_H       (REG_TZPC_BASE + 0x2D)
#define  REG_TZPC_17_L       (REG_TZPC_BASE + 0x2E)
#define  REG_TZPC_17_H       (REG_TZPC_BASE + 0x2F)
#define  REG_TZPC_18_L       (REG_TZPC_BASE + 0x30)
#define  REG_TZPC_18_H       (REG_TZPC_BASE + 0x31)
#define  REG_TZPC_19_L       (REG_TZPC_BASE + 0x32)
#define  REG_TZPC_19_H       (REG_TZPC_BASE + 0x33)
#define  REG_TZPC_1A_L       (REG_TZPC_BASE + 0x34)
#define  REG_TZPC_1A_H       (REG_TZPC_BASE + 0x35)
#define  REG_TZPC_1B_L       (REG_TZPC_BASE + 0x36)
#define  REG_TZPC_1B_H       (REG_TZPC_BASE + 0x37)
#define  REG_TZPC_1C_L       (REG_TZPC_BASE + 0x38)
#define  REG_TZPC_1C_H       (REG_TZPC_BASE + 0x39)
#define  REG_TZPC_1D_L       (REG_TZPC_BASE + 0x3A)
#define  REG_TZPC_1D_H       (REG_TZPC_BASE + 0x3B)
#define  REG_TZPC_1E_L       (REG_TZPC_BASE + 0x3C)
#define  REG_TZPC_1E_H       (REG_TZPC_BASE + 0x3D)
#define  REG_TZPC_1F_L       (REG_TZPC_BASE + 0x3E)
#define  REG_TZPC_1F_H       (REG_TZPC_BASE + 0x3F)
#define  REG_TZPC_20_L       (REG_TZPC_BASE + 0x40)
#define  REG_TZPC_20_H       (REG_TZPC_BASE + 0x41)
#define  REG_TZPC_21_L       (REG_TZPC_BASE + 0x42)
#define  REG_TZPC_21_H       (REG_TZPC_BASE + 0x43)
#define  REG_TZPC_22_L       (REG_TZPC_BASE + 0x44)
#define  REG_TZPC_22_H       (REG_TZPC_BASE + 0x45)
#define  REG_TZPC_23_L       (REG_TZPC_BASE + 0x46)
#define  REG_TZPC_23_H       (REG_TZPC_BASE + 0x47)
#define  REG_TZPC_24_L       (REG_TZPC_BASE + 0x48)
#define  REG_TZPC_24_H       (REG_TZPC_BASE + 0x49)
#define  REG_TZPC_25_L       (REG_TZPC_BASE + 0x4A)
#define  REG_TZPC_25_H       (REG_TZPC_BASE + 0x4B)
#define  REG_TZPC_26_L       (REG_TZPC_BASE + 0x4C)
#define  REG_TZPC_26_H       (REG_TZPC_BASE + 0x4D)
#define  REG_TZPC_27_L       (REG_TZPC_BASE + 0x4E)
#define  REG_TZPC_27_H       (REG_TZPC_BASE + 0x4F)
#define  REG_TZPC_28_L       (REG_TZPC_BASE + 0x50)
#define  REG_TZPC_28_H       (REG_TZPC_BASE + 0x51)
#define  REG_TZPC_29_L       (REG_TZPC_BASE + 0x52)
#define  REG_TZPC_29_H       (REG_TZPC_BASE + 0x53)
#define  REG_TZPC_2A_L       (REG_TZPC_BASE + 0x54)
#define  REG_TZPC_2A_H       (REG_TZPC_BASE + 0x55)
#define  REG_TZPC_2B_L       (REG_TZPC_BASE + 0x56)
#define  REG_TZPC_2B_H       (REG_TZPC_BASE + 0x57)
#define  REG_TZPC_2C_L       (REG_TZPC_BASE + 0x58)
#define  REG_TZPC_2C_H       (REG_TZPC_BASE + 0x59)
#define  REG_TZPC_2D_L       (REG_TZPC_BASE + 0x5A)
#define  REG_TZPC_2D_H       (REG_TZPC_BASE + 0x5B)
#define  REG_TZPC_2E_L       (REG_TZPC_BASE + 0x5C)
#define  REG_TZPC_2E_H       (REG_TZPC_BASE + 0x5D)
#define  REG_TZPC_2F_L       (REG_TZPC_BASE + 0x5E)
#define  REG_TZPC_2F_H       (REG_TZPC_BASE + 0x5F)
#define  REG_TZPC_30_L       (REG_TZPC_BASE + 0x60)
#define  REG_TZPC_30_H       (REG_TZPC_BASE + 0x61)
#define  REG_TZPC_31_L       (REG_TZPC_BASE + 0x62)
#define  REG_TZPC_31_H       (REG_TZPC_BASE + 0x63)
#define  REG_TZPC_32_L       (REG_TZPC_BASE + 0x64)
#define  REG_TZPC_32_H       (REG_TZPC_BASE + 0x65)
#define  REG_TZPC_33_L       (REG_TZPC_BASE + 0x66)
#define  REG_TZPC_33_H       (REG_TZPC_BASE + 0x67)
#define  REG_TZPC_34_L       (REG_TZPC_BASE + 0x68)
#define  REG_TZPC_34_H       (REG_TZPC_BASE + 0x69)
#define  REG_TZPC_35_L       (REG_TZPC_BASE + 0x6A)
#define  REG_TZPC_35_H       (REG_TZPC_BASE + 0x6B)
#define  REG_TZPC_36_L       (REG_TZPC_BASE + 0x6C)
#define  REG_TZPC_36_H       (REG_TZPC_BASE + 0x6D)
#define  REG_TZPC_37_L       (REG_TZPC_BASE + 0x6E)
#define  REG_TZPC_37_H       (REG_TZPC_BASE + 0x6F)
#define  REG_TZPC_38_L       (REG_TZPC_BASE + 0x70)
#define  REG_TZPC_38_H       (REG_TZPC_BASE + 0x71)
#define  REG_TZPC_39_L       (REG_TZPC_BASE + 0x72)
#define  REG_TZPC_39_H       (REG_TZPC_BASE + 0x73)
#define  REG_TZPC_3A_L       (REG_TZPC_BASE + 0x74)
#define  REG_TZPC_3A_H       (REG_TZPC_BASE + 0x75)
#define  REG_TZPC_3B_L       (REG_TZPC_BASE + 0x76)
#define  REG_TZPC_3B_H       (REG_TZPC_BASE + 0x77)
#define  REG_TZPC_3C_L       (REG_TZPC_BASE + 0x78)
#define  REG_TZPC_3C_H       (REG_TZPC_BASE + 0x79)
#define  REG_TZPC_3D_L       (REG_TZPC_BASE + 0x7A)
#define  REG_TZPC_3D_H       (REG_TZPC_BASE + 0x7B)
#define  REG_TZPC_3E_L       (REG_TZPC_BASE + 0x7C)
#define  REG_TZPC_3E_H       (REG_TZPC_BASE + 0x7D)
#define  REG_TZPC_3F_L       (REG_TZPC_BASE + 0x7E)
#define  REG_TZPC_3F_H       (REG_TZPC_BASE + 0x7F)
#define  REG_TZPC_40_L       (REG_TZPC_BASE + 0x80)
#define  REG_TZPC_40_H       (REG_TZPC_BASE + 0x81)
#define  REG_TZPC_41_L       (REG_TZPC_BASE + 0x82)
#define  REG_TZPC_41_H       (REG_TZPC_BASE + 0x83)
#define  REG_TZPC_42_L       (REG_TZPC_BASE + 0x84)
#define  REG_TZPC_42_H       (REG_TZPC_BASE + 0x85)
#define  REG_TZPC_43_L       (REG_TZPC_BASE + 0x86)
#define  REG_TZPC_43_H       (REG_TZPC_BASE + 0x87)
#define  REG_TZPC_44_L       (REG_TZPC_BASE + 0x88)
#define  REG_TZPC_44_H       (REG_TZPC_BASE + 0x89)
#define  REG_TZPC_45_L       (REG_TZPC_BASE + 0x8A)
#define  REG_TZPC_45_H       (REG_TZPC_BASE + 0x8B)
#define  REG_TZPC_46_L       (REG_TZPC_BASE + 0x8C)
#define  REG_TZPC_46_H       (REG_TZPC_BASE + 0x8D)
#define  REG_TZPC_47_L       (REG_TZPC_BASE + 0x8E)
#define  REG_TZPC_47_H       (REG_TZPC_BASE + 0x8F)
#define  REG_TZPC_48_L       (REG_TZPC_BASE + 0x90)
#define  REG_TZPC_48_H       (REG_TZPC_BASE + 0x91)
#define  REG_TZPC_49_L       (REG_TZPC_BASE + 0x92)
#define  REG_TZPC_49_H       (REG_TZPC_BASE + 0x93)
#define  REG_TZPC_4A_L       (REG_TZPC_BASE + 0x94)
#define  REG_TZPC_4A_H       (REG_TZPC_BASE + 0x95)
#define  REG_TZPC_4B_L       (REG_TZPC_BASE + 0x96)
#define  REG_TZPC_4B_H       (REG_TZPC_BASE + 0x97)
#define  REG_TZPC_4C_L       (REG_TZPC_BASE + 0x98)
#define  REG_TZPC_4C_H       (REG_TZPC_BASE + 0x99)
#define  REG_TZPC_4D_L       (REG_TZPC_BASE + 0x9A)
#define  REG_TZPC_4D_H       (REG_TZPC_BASE + 0x9B)
#define  REG_TZPC_4E_L       (REG_TZPC_BASE + 0x9C)
#define  REG_TZPC_4E_H       (REG_TZPC_BASE + 0x9D)
#define  REG_TZPC_4F_L       (REG_TZPC_BASE + 0x9E)
#define  REG_TZPC_4F_H       (REG_TZPC_BASE + 0x9F)
#define  REG_TZPC_50_L       (REG_TZPC_BASE + 0xA0)
#define  REG_TZPC_50_H       (REG_TZPC_BASE + 0xA1)
#define  REG_TZPC_51_L       (REG_TZPC_BASE + 0xA2)
#define  REG_TZPC_51_H       (REG_TZPC_BASE + 0xA3)
#define  REG_TZPC_52_L       (REG_TZPC_BASE + 0xA4)
#define  REG_TZPC_52_H       (REG_TZPC_BASE + 0xA5)
#define  REG_TZPC_53_L       (REG_TZPC_BASE + 0xA6)
#define  REG_TZPC_53_H       (REG_TZPC_BASE + 0xA7)
#define  REG_TZPC_54_L       (REG_TZPC_BASE + 0xA8)
#define  REG_TZPC_54_H       (REG_TZPC_BASE + 0xA9)
#define  REG_TZPC_55_L       (REG_TZPC_BASE + 0xAA)
#define  REG_TZPC_55_H       (REG_TZPC_BASE + 0xAB)
#define  REG_TZPC_56_L       (REG_TZPC_BASE + 0xAC)
#define  REG_TZPC_56_H       (REG_TZPC_BASE + 0xAD)
#define  REG_TZPC_57_L       (REG_TZPC_BASE + 0xAE)
#define  REG_TZPC_57_H       (REG_TZPC_BASE + 0xAF)
#define  REG_TZPC_58_L       (REG_TZPC_BASE + 0xB0)
#define  REG_TZPC_58_H       (REG_TZPC_BASE + 0xB1)
#define  REG_TZPC_59_L       (REG_TZPC_BASE + 0xB2)
#define  REG_TZPC_59_H       (REG_TZPC_BASE + 0xB3)
#define  REG_TZPC_5A_L       (REG_TZPC_BASE + 0xB4)
#define  REG_TZPC_5A_H       (REG_TZPC_BASE + 0xB5)
#define  REG_TZPC_5B_L       (REG_TZPC_BASE + 0xB6)
#define  REG_TZPC_5B_H       (REG_TZPC_BASE + 0xB7)
#define  REG_TZPC_5C_L       (REG_TZPC_BASE + 0xB8)
#define  REG_TZPC_5C_H       (REG_TZPC_BASE + 0xB9)
#define  REG_TZPC_5D_L       (REG_TZPC_BASE + 0xBA)
#define  REG_TZPC_5D_H       (REG_TZPC_BASE + 0xBB)
#define  REG_TZPC_5E_L       (REG_TZPC_BASE + 0xBC)
#define  REG_TZPC_5E_H       (REG_TZPC_BASE + 0xBD)
#define  REG_TZPC_5F_L       (REG_TZPC_BASE + 0xBE)
#define  REG_TZPC_5F_H       (REG_TZPC_BASE + 0xBF)
#define  REG_TZPC_60_L       (REG_TZPC_BASE + 0xC0)
#define  REG_TZPC_60_H       (REG_TZPC_BASE + 0xC1)
#define  REG_TZPC_61_L       (REG_TZPC_BASE + 0xC2)
#define  REG_TZPC_61_H       (REG_TZPC_BASE + 0xC3)
#define  REG_TZPC_62_L       (REG_TZPC_BASE + 0xC4)
#define  REG_TZPC_62_H       (REG_TZPC_BASE + 0xC5)
#define  REG_TZPC_63_L       (REG_TZPC_BASE + 0xC6)
#define  REG_TZPC_63_H       (REG_TZPC_BASE + 0xC7)
#define  REG_TZPC_64_L       (REG_TZPC_BASE + 0xC8)
#define  REG_TZPC_64_H       (REG_TZPC_BASE + 0xC9)
#define  REG_TZPC_65_L       (REG_TZPC_BASE + 0xCA)
#define  REG_TZPC_65_H       (REG_TZPC_BASE + 0xCB)
#define  REG_TZPC_66_L       (REG_TZPC_BASE + 0xCC)
#define  REG_TZPC_66_H       (REG_TZPC_BASE + 0xCD)
#define  REG_TZPC_67_L       (REG_TZPC_BASE + 0xCE)
#define  REG_TZPC_67_H       (REG_TZPC_BASE + 0xCF)
#define  REG_TZPC_68_L       (REG_TZPC_BASE + 0xD0)
#define  REG_TZPC_68_H       (REG_TZPC_BASE + 0xD1)
#define  REG_TZPC_69_L       (REG_TZPC_BASE + 0xD2)
#define  REG_TZPC_69_H       (REG_TZPC_BASE + 0xD3)
#define  REG_TZPC_6A_L       (REG_TZPC_BASE + 0xD4)
#define  REG_TZPC_6A_H       (REG_TZPC_BASE + 0xD5)
#define  REG_TZPC_6B_L       (REG_TZPC_BASE + 0xD6)
#define  REG_TZPC_6B_H       (REG_TZPC_BASE + 0xD7)
#define  REG_TZPC_6C_L       (REG_TZPC_BASE + 0xD8)
#define  REG_TZPC_6C_H       (REG_TZPC_BASE + 0xD9)
#define  REG_TZPC_6D_L       (REG_TZPC_BASE + 0xDA)
#define  REG_TZPC_6D_H       (REG_TZPC_BASE + 0xDB)
#define  REG_TZPC_6E_L       (REG_TZPC_BASE + 0xDC)
#define  REG_TZPC_6E_H       (REG_TZPC_BASE + 0xDD)
#define  REG_TZPC_6F_L       (REG_TZPC_BASE + 0xDE)
#define  REG_TZPC_6F_H       (REG_TZPC_BASE + 0xDF)
#define  REG_TZPC_70_L       (REG_TZPC_BASE + 0xE0)
#define  REG_TZPC_70_H       (REG_TZPC_BASE + 0xE1)
#define  REG_TZPC_71_L       (REG_TZPC_BASE + 0xE2)
#define  REG_TZPC_71_H       (REG_TZPC_BASE + 0xE3)
#define  REG_TZPC_72_L       (REG_TZPC_BASE + 0xE4)
#define  REG_TZPC_72_H       (REG_TZPC_BASE + 0xE5)
#define  REG_TZPC_73_L       (REG_TZPC_BASE + 0xE6)
#define  REG_TZPC_73_H       (REG_TZPC_BASE + 0xE7)
#define  REG_TZPC_74_L       (REG_TZPC_BASE + 0xE8)
#define  REG_TZPC_74_H       (REG_TZPC_BASE + 0xE9)
#define  REG_TZPC_75_L       (REG_TZPC_BASE + 0xEA)
#define  REG_TZPC_75_H       (REG_TZPC_BASE + 0xEB)
#define  REG_TZPC_76_L       (REG_TZPC_BASE + 0xEC)
#define  REG_TZPC_76_H       (REG_TZPC_BASE + 0xED)
#define  REG_TZPC_77_L       (REG_TZPC_BASE + 0xEE)
#define  REG_TZPC_77_H       (REG_TZPC_BASE + 0xEF)
#define  REG_TZPC_78_L       (REG_TZPC_BASE + 0xF0)
#define  REG_TZPC_78_H       (REG_TZPC_BASE + 0xF1)
#define  REG_TZPC_79_L       (REG_TZPC_BASE + 0xF2)
#define  REG_TZPC_79_H       (REG_TZPC_BASE + 0xF3)
#define  REG_TZPC_7A_L       (REG_TZPC_BASE + 0xF4)
#define  REG_TZPC_7A_H       (REG_TZPC_BASE + 0xF5)
#define  REG_TZPC_7B_L       (REG_TZPC_BASE + 0xF6)
#define  REG_TZPC_7B_H       (REG_TZPC_BASE + 0xF7)
#define  REG_TZPC_7C_L       (REG_TZPC_BASE + 0xF8)
#define  REG_TZPC_7C_H       (REG_TZPC_BASE + 0xF9)
#define  REG_TZPC_7D_L       (REG_TZPC_BASE + 0xFA)
#define  REG_TZPC_7D_H       (REG_TZPC_BASE + 0xFB)
#define  REG_TZPC_7E_L       (REG_TZPC_BASE + 0xFC)
#define  REG_TZPC_7E_H       (REG_TZPC_BASE + 0xFD)
#define  REG_TZPC_7F_L       (REG_TZPC_BASE + 0xFE)
#define  REG_TZPC_7F_H       (REG_TZPC_BASE + 0xFF)

#define  REG_SECU_EFUSE_00_L       (REG_SECU_EFUSE_BASE + 0x00)
#define  REG_SECU_EFUSE_00_H       (REG_SECU_EFUSE_BASE + 0x01)
#define  REG_SECU_EFUSE_01_L       (REG_SECU_EFUSE_BASE + 0x02)
#define  REG_SECU_EFUSE_01_H       (REG_SECU_EFUSE_BASE + 0x03)
#define  REG_SECU_EFUSE_02_L       (REG_SECU_EFUSE_BASE + 0x04)
#define  REG_SECU_EFUSE_02_H       (REG_SECU_EFUSE_BASE + 0x05)
#define  REG_SECU_EFUSE_03_L       (REG_SECU_EFUSE_BASE + 0x06)
#define  REG_SECU_EFUSE_03_H       (REG_SECU_EFUSE_BASE + 0x07)
#define  REG_SECU_EFUSE_04_L       (REG_SECU_EFUSE_BASE + 0x08)
#define  REG_SECU_EFUSE_04_H       (REG_SECU_EFUSE_BASE + 0x09)
#define  REG_SECU_EFUSE_05_L       (REG_SECU_EFUSE_BASE + 0x0A)
#define  REG_SECU_EFUSE_05_H       (REG_SECU_EFUSE_BASE + 0x0B)
#define  REG_SECU_EFUSE_06_L       (REG_SECU_EFUSE_BASE + 0x0C)
#define  REG_SECU_EFUSE_06_H       (REG_SECU_EFUSE_BASE + 0x0D)
#define  REG_SECU_EFUSE_07_L       (REG_SECU_EFUSE_BASE + 0x0E)
#define  REG_SECU_EFUSE_07_H       (REG_SECU_EFUSE_BASE + 0x0F)
#define  REG_SECU_EFUSE_08_L       (REG_SECU_EFUSE_BASE + 0x10)
#define  REG_SECU_EFUSE_08_H       (REG_SECU_EFUSE_BASE + 0x11)
#define  REG_SECU_EFUSE_09_L       (REG_SECU_EFUSE_BASE + 0x12)
#define  REG_SECU_EFUSE_09_H       (REG_SECU_EFUSE_BASE + 0x13)
#define  REG_SECU_EFUSE_0A_L       (REG_SECU_EFUSE_BASE + 0x14)
#define  REG_SECU_EFUSE_0A_H       (REG_SECU_EFUSE_BASE + 0x15)
#define  REG_SECU_EFUSE_0B_L       (REG_SECU_EFUSE_BASE + 0x16)
#define  REG_SECU_EFUSE_0B_H       (REG_SECU_EFUSE_BASE + 0x17)
#define  REG_SECU_EFUSE_0C_L       (REG_SECU_EFUSE_BASE + 0x18)
#define  REG_SECU_EFUSE_0C_H       (REG_SECU_EFUSE_BASE + 0x19)
#define  REG_SECU_EFUSE_0D_L       (REG_SECU_EFUSE_BASE + 0x1A)
#define  REG_SECU_EFUSE_0D_H       (REG_SECU_EFUSE_BASE + 0x1B)
#define  REG_SECU_EFUSE_0E_L       (REG_SECU_EFUSE_BASE + 0x1C)
#define  REG_SECU_EFUSE_0E_H       (REG_SECU_EFUSE_BASE + 0x1D)
#define  REG_SECU_EFUSE_0F_L       (REG_SECU_EFUSE_BASE + 0x1E)
#define  REG_SECU_EFUSE_0F_H       (REG_SECU_EFUSE_BASE + 0x1F)
#define  REG_SECU_EFUSE_10_L       (REG_SECU_EFUSE_BASE + 0x20)
#define  REG_SECU_EFUSE_10_H       (REG_SECU_EFUSE_BASE + 0x21)
#define  REG_SECU_EFUSE_11_L       (REG_SECU_EFUSE_BASE + 0x22)
#define  REG_SECU_EFUSE_11_H       (REG_SECU_EFUSE_BASE + 0x23)
#define  REG_SECU_EFUSE_12_L       (REG_SECU_EFUSE_BASE + 0x24)
#define  REG_SECU_EFUSE_12_H       (REG_SECU_EFUSE_BASE + 0x25)
#define  REG_SECU_EFUSE_13_L       (REG_SECU_EFUSE_BASE + 0x26)
#define  REG_SECU_EFUSE_13_H       (REG_SECU_EFUSE_BASE + 0x27)
#define  REG_SECU_EFUSE_14_L       (REG_SECU_EFUSE_BASE + 0x28)
#define  REG_SECU_EFUSE_14_H       (REG_SECU_EFUSE_BASE + 0x29)
#define  REG_SECU_EFUSE_15_L       (REG_SECU_EFUSE_BASE + 0x2A)
#define  REG_SECU_EFUSE_15_H       (REG_SECU_EFUSE_BASE + 0x2B)
#define  REG_SECU_EFUSE_16_L       (REG_SECU_EFUSE_BASE + 0x2C)
#define  REG_SECU_EFUSE_16_H       (REG_SECU_EFUSE_BASE + 0x2D)
#define  REG_SECU_EFUSE_17_L       (REG_SECU_EFUSE_BASE + 0x2E)
#define  REG_SECU_EFUSE_17_H       (REG_SECU_EFUSE_BASE + 0x2F)
#define  REG_SECU_EFUSE_18_L       (REG_SECU_EFUSE_BASE + 0x30)
#define  REG_SECU_EFUSE_18_H       (REG_SECU_EFUSE_BASE + 0x31)
#define  REG_SECU_EFUSE_19_L       (REG_SECU_EFUSE_BASE + 0x32)
#define  REG_SECU_EFUSE_19_H       (REG_SECU_EFUSE_BASE + 0x33)
#define  REG_SECU_EFUSE_1A_L       (REG_SECU_EFUSE_BASE + 0x34)
#define  REG_SECU_EFUSE_1A_H       (REG_SECU_EFUSE_BASE + 0x35)
#define  REG_SECU_EFUSE_1B_L       (REG_SECU_EFUSE_BASE + 0x36)
#define  REG_SECU_EFUSE_1B_H       (REG_SECU_EFUSE_BASE + 0x37)
#define  REG_SECU_EFUSE_1C_L       (REG_SECU_EFUSE_BASE + 0x38)
#define  REG_SECU_EFUSE_1C_H       (REG_SECU_EFUSE_BASE + 0x39)
#define  REG_SECU_EFUSE_1D_L       (REG_SECU_EFUSE_BASE + 0x3A)
#define  REG_SECU_EFUSE_1D_H       (REG_SECU_EFUSE_BASE + 0x3B)
#define  REG_SECU_EFUSE_1E_L       (REG_SECU_EFUSE_BASE + 0x3C)
#define  REG_SECU_EFUSE_1E_H       (REG_SECU_EFUSE_BASE + 0x3D)
#define  REG_SECU_EFUSE_1F_L       (REG_SECU_EFUSE_BASE + 0x3E)
#define  REG_SECU_EFUSE_1F_H       (REG_SECU_EFUSE_BASE + 0x3F)
#define  REG_SECU_EFUSE_20_L       (REG_SECU_EFUSE_BASE + 0x40)
#define  REG_SECU_EFUSE_20_H       (REG_SECU_EFUSE_BASE + 0x41)
#define  REG_SECU_EFUSE_21_L       (REG_SECU_EFUSE_BASE + 0x42)
#define  REG_SECU_EFUSE_21_H       (REG_SECU_EFUSE_BASE + 0x43)
#define  REG_SECU_EFUSE_22_L       (REG_SECU_EFUSE_BASE + 0x44)
#define  REG_SECU_EFUSE_22_H       (REG_SECU_EFUSE_BASE + 0x45)
#define  REG_SECU_EFUSE_23_L       (REG_SECU_EFUSE_BASE + 0x46)
#define  REG_SECU_EFUSE_23_H       (REG_SECU_EFUSE_BASE + 0x47)
#define  REG_SECU_EFUSE_24_L       (REG_SECU_EFUSE_BASE + 0x48)
#define  REG_SECU_EFUSE_24_H       (REG_SECU_EFUSE_BASE + 0x49)
#define  REG_SECU_EFUSE_25_L       (REG_SECU_EFUSE_BASE + 0x4A)
#define  REG_SECU_EFUSE_25_H       (REG_SECU_EFUSE_BASE + 0x4B)
#define  REG_SECU_EFUSE_26_L       (REG_SECU_EFUSE_BASE + 0x4C)
#define  REG_SECU_EFUSE_26_H       (REG_SECU_EFUSE_BASE + 0x4D)
#define  REG_SECU_EFUSE_27_L       (REG_SECU_EFUSE_BASE + 0x4E)
#define  REG_SECU_EFUSE_27_H       (REG_SECU_EFUSE_BASE + 0x4F)
#define  REG_SECU_EFUSE_28_L       (REG_SECU_EFUSE_BASE + 0x50)
#define  REG_SECU_EFUSE_28_H       (REG_SECU_EFUSE_BASE + 0x51)
#define  REG_SECU_EFUSE_29_L       (REG_SECU_EFUSE_BASE + 0x52)
#define  REG_SECU_EFUSE_29_H       (REG_SECU_EFUSE_BASE + 0x53)
#define  REG_SECU_EFUSE_2A_L       (REG_SECU_EFUSE_BASE + 0x54)
#define  REG_SECU_EFUSE_2A_H       (REG_SECU_EFUSE_BASE + 0x55)
#define  REG_SECU_EFUSE_2B_L       (REG_SECU_EFUSE_BASE + 0x56)
#define  REG_SECU_EFUSE_2B_H       (REG_SECU_EFUSE_BASE + 0x57)
#define  REG_SECU_EFUSE_2C_L       (REG_SECU_EFUSE_BASE + 0x58)
#define  REG_SECU_EFUSE_2C_H       (REG_SECU_EFUSE_BASE + 0x59)
#define  REG_SECU_EFUSE_2D_L       (REG_SECU_EFUSE_BASE + 0x5A)
#define  REG_SECU_EFUSE_2D_H       (REG_SECU_EFUSE_BASE + 0x5B)
#define  REG_SECU_EFUSE_2E_L       (REG_SECU_EFUSE_BASE + 0x5C)
#define  REG_SECU_EFUSE_2E_H       (REG_SECU_EFUSE_BASE + 0x5D)
#define  REG_SECU_EFUSE_2F_L       (REG_SECU_EFUSE_BASE + 0x5E)
#define  REG_SECU_EFUSE_2F_H       (REG_SECU_EFUSE_BASE + 0x5F)
#define  REG_SECU_EFUSE_30_L       (REG_SECU_EFUSE_BASE + 0x60)
#define  REG_SECU_EFUSE_30_H       (REG_SECU_EFUSE_BASE + 0x61)
#define  REG_SECU_EFUSE_31_L       (REG_SECU_EFUSE_BASE + 0x62)
#define  REG_SECU_EFUSE_31_H       (REG_SECU_EFUSE_BASE + 0x63)
#define  REG_SECU_EFUSE_32_L       (REG_SECU_EFUSE_BASE + 0x64)
#define  REG_SECU_EFUSE_32_H       (REG_SECU_EFUSE_BASE + 0x65)
#define  REG_SECU_EFUSE_33_L       (REG_SECU_EFUSE_BASE + 0x66)
#define  REG_SECU_EFUSE_33_H       (REG_SECU_EFUSE_BASE + 0x67)
#define  REG_SECU_EFUSE_34_L       (REG_SECU_EFUSE_BASE + 0x68)
#define  REG_SECU_EFUSE_34_H       (REG_SECU_EFUSE_BASE + 0x69)
#define  REG_SECU_EFUSE_35_L       (REG_SECU_EFUSE_BASE + 0x6A)
#define  REG_SECU_EFUSE_35_H       (REG_SECU_EFUSE_BASE + 0x6B)
#define  REG_SECU_EFUSE_36_L       (REG_SECU_EFUSE_BASE + 0x6C)
#define  REG_SECU_EFUSE_36_H       (REG_SECU_EFUSE_BASE + 0x6D)
#define  REG_SECU_EFUSE_37_L       (REG_SECU_EFUSE_BASE + 0x6E)
#define  REG_SECU_EFUSE_37_H       (REG_SECU_EFUSE_BASE + 0x6F)
#define  REG_SECU_EFUSE_38_L       (REG_SECU_EFUSE_BASE + 0x70)
#define  REG_SECU_EFUSE_38_H       (REG_SECU_EFUSE_BASE + 0x71)
#define  REG_SECU_EFUSE_39_L       (REG_SECU_EFUSE_BASE + 0x72)
#define  REG_SECU_EFUSE_39_H       (REG_SECU_EFUSE_BASE + 0x73)
#define  REG_SECU_EFUSE_3A_L       (REG_SECU_EFUSE_BASE + 0x74)
#define  REG_SECU_EFUSE_3A_H       (REG_SECU_EFUSE_BASE + 0x75)
#define  REG_SECU_EFUSE_3B_L       (REG_SECU_EFUSE_BASE + 0x76)
#define  REG_SECU_EFUSE_3B_H       (REG_SECU_EFUSE_BASE + 0x77)
#define  REG_SECU_EFUSE_3C_L       (REG_SECU_EFUSE_BASE + 0x78)
#define  REG_SECU_EFUSE_3C_H       (REG_SECU_EFUSE_BASE + 0x79)
#define  REG_SECU_EFUSE_3D_L       (REG_SECU_EFUSE_BASE + 0x7A)
#define  REG_SECU_EFUSE_3D_H       (REG_SECU_EFUSE_BASE + 0x7B)
#define  REG_SECU_EFUSE_3E_L       (REG_SECU_EFUSE_BASE + 0x7C)
#define  REG_SECU_EFUSE_3E_H       (REG_SECU_EFUSE_BASE + 0x7D)
#define  REG_SECU_EFUSE_3F_L       (REG_SECU_EFUSE_BASE + 0x7E)
#define  REG_SECU_EFUSE_3F_H       (REG_SECU_EFUSE_BASE + 0x7F)
#define  REG_SECU_EFUSE_40_L       (REG_SECU_EFUSE_BASE + 0x80)
#define  REG_SECU_EFUSE_40_H       (REG_SECU_EFUSE_BASE + 0x81)
#define  REG_SECU_EFUSE_41_L       (REG_SECU_EFUSE_BASE + 0x82)
#define  REG_SECU_EFUSE_41_H       (REG_SECU_EFUSE_BASE + 0x83)
#define  REG_SECU_EFUSE_42_L       (REG_SECU_EFUSE_BASE + 0x84)
#define  REG_SECU_EFUSE_42_H       (REG_SECU_EFUSE_BASE + 0x85)
#define  REG_SECU_EFUSE_43_L       (REG_SECU_EFUSE_BASE + 0x86)
#define  REG_SECU_EFUSE_43_H       (REG_SECU_EFUSE_BASE + 0x87)
#define  REG_SECU_EFUSE_44_L       (REG_SECU_EFUSE_BASE + 0x88)
#define  REG_SECU_EFUSE_44_H       (REG_SECU_EFUSE_BASE + 0x89)
#define  REG_SECU_EFUSE_45_L       (REG_SECU_EFUSE_BASE + 0x8A)
#define  REG_SECU_EFUSE_45_H       (REG_SECU_EFUSE_BASE + 0x8B)
#define  REG_SECU_EFUSE_46_L       (REG_SECU_EFUSE_BASE + 0x8C)
#define  REG_SECU_EFUSE_46_H       (REG_SECU_EFUSE_BASE + 0x8D)
#define  REG_SECU_EFUSE_47_L       (REG_SECU_EFUSE_BASE + 0x8E)
#define  REG_SECU_EFUSE_47_H       (REG_SECU_EFUSE_BASE + 0x8F)
#define  REG_SECU_EFUSE_48_L       (REG_SECU_EFUSE_BASE + 0x90)
#define  REG_SECU_EFUSE_48_H       (REG_SECU_EFUSE_BASE + 0x91)
#define  REG_SECU_EFUSE_49_L       (REG_SECU_EFUSE_BASE + 0x92)
#define  REG_SECU_EFUSE_49_H       (REG_SECU_EFUSE_BASE + 0x93)
#define  REG_SECU_EFUSE_4A_L       (REG_SECU_EFUSE_BASE + 0x94)
#define  REG_SECU_EFUSE_4A_H       (REG_SECU_EFUSE_BASE + 0x95)
#define  REG_SECU_EFUSE_4B_L       (REG_SECU_EFUSE_BASE + 0x96)
#define  REG_SECU_EFUSE_4B_H       (REG_SECU_EFUSE_BASE + 0x97)
#define  REG_SECU_EFUSE_4C_L       (REG_SECU_EFUSE_BASE + 0x98)
#define  REG_SECU_EFUSE_4C_H       (REG_SECU_EFUSE_BASE + 0x99)
#define  REG_SECU_EFUSE_4D_L       (REG_SECU_EFUSE_BASE + 0x9A)
#define  REG_SECU_EFUSE_4D_H       (REG_SECU_EFUSE_BASE + 0x9B)
#define  REG_SECU_EFUSE_4E_L       (REG_SECU_EFUSE_BASE + 0x9C)
#define  REG_SECU_EFUSE_4E_H       (REG_SECU_EFUSE_BASE + 0x9D)
#define  REG_SECU_EFUSE_4F_L       (REG_SECU_EFUSE_BASE + 0x9E)
#define  REG_SECU_EFUSE_4F_H       (REG_SECU_EFUSE_BASE + 0x9F)
#define  REG_SECU_EFUSE_50_L       (REG_SECU_EFUSE_BASE + 0xA0)
#define  REG_SECU_EFUSE_50_H       (REG_SECU_EFUSE_BASE + 0xA1)
#define  REG_SECU_EFUSE_51_L       (REG_SECU_EFUSE_BASE + 0xA2)
#define  REG_SECU_EFUSE_51_H       (REG_SECU_EFUSE_BASE + 0xA3)
#define  REG_SECU_EFUSE_52_L       (REG_SECU_EFUSE_BASE + 0xA4)
#define  REG_SECU_EFUSE_52_H       (REG_SECU_EFUSE_BASE + 0xA5)
#define  REG_SECU_EFUSE_53_L       (REG_SECU_EFUSE_BASE + 0xA6)
#define  REG_SECU_EFUSE_53_H       (REG_SECU_EFUSE_BASE + 0xA7)
#define  REG_SECU_EFUSE_54_L       (REG_SECU_EFUSE_BASE + 0xA8)
#define  REG_SECU_EFUSE_54_H       (REG_SECU_EFUSE_BASE + 0xA9)
#define  REG_SECU_EFUSE_55_L       (REG_SECU_EFUSE_BASE + 0xAA)
#define  REG_SECU_EFUSE_55_H       (REG_SECU_EFUSE_BASE + 0xAB)
#define  REG_SECU_EFUSE_56_L       (REG_SECU_EFUSE_BASE + 0xAC)
#define  REG_SECU_EFUSE_56_H       (REG_SECU_EFUSE_BASE + 0xAD)
#define  REG_SECU_EFUSE_57_L       (REG_SECU_EFUSE_BASE + 0xAE)
#define  REG_SECU_EFUSE_57_H       (REG_SECU_EFUSE_BASE + 0xAF)
#define  REG_SECU_EFUSE_58_L       (REG_SECU_EFUSE_BASE + 0xB0)
#define  REG_SECU_EFUSE_58_H       (REG_SECU_EFUSE_BASE + 0xB1)
#define  REG_SECU_EFUSE_59_L       (REG_SECU_EFUSE_BASE + 0xB2)
#define  REG_SECU_EFUSE_59_H       (REG_SECU_EFUSE_BASE + 0xB3)
#define  REG_SECU_EFUSE_5A_L       (REG_SECU_EFUSE_BASE + 0xB4)
#define  REG_SECU_EFUSE_5A_H       (REG_SECU_EFUSE_BASE + 0xB5)
#define  REG_SECU_EFUSE_5B_L       (REG_SECU_EFUSE_BASE + 0xB6)
#define  REG_SECU_EFUSE_5B_H       (REG_SECU_EFUSE_BASE + 0xB7)
#define  REG_SECU_EFUSE_5C_L       (REG_SECU_EFUSE_BASE + 0xB8)
#define  REG_SECU_EFUSE_5C_H       (REG_SECU_EFUSE_BASE + 0xB9)
#define  REG_SECU_EFUSE_5D_L       (REG_SECU_EFUSE_BASE + 0xBA)
#define  REG_SECU_EFUSE_5D_H       (REG_SECU_EFUSE_BASE + 0xBB)
#define  REG_SECU_EFUSE_5E_L       (REG_SECU_EFUSE_BASE + 0xBC)
#define  REG_SECU_EFUSE_5E_H       (REG_SECU_EFUSE_BASE + 0xBD)
#define  REG_SECU_EFUSE_5F_L       (REG_SECU_EFUSE_BASE + 0xBE)
#define  REG_SECU_EFUSE_5F_H       (REG_SECU_EFUSE_BASE + 0xBF)
#define  REG_SECU_EFUSE_60_L       (REG_SECU_EFUSE_BASE + 0xC0)
#define  REG_SECU_EFUSE_60_H       (REG_SECU_EFUSE_BASE + 0xC1)
#define  REG_SECU_EFUSE_61_L       (REG_SECU_EFUSE_BASE + 0xC2)
#define  REG_SECU_EFUSE_61_H       (REG_SECU_EFUSE_BASE + 0xC3)
#define  REG_SECU_EFUSE_62_L       (REG_SECU_EFUSE_BASE + 0xC4)
#define  REG_SECU_EFUSE_62_H       (REG_SECU_EFUSE_BASE + 0xC5)
#define  REG_SECU_EFUSE_63_L       (REG_SECU_EFUSE_BASE + 0xC6)
#define  REG_SECU_EFUSE_63_H       (REG_SECU_EFUSE_BASE + 0xC7)
#define  REG_SECU_EFUSE_64_L       (REG_SECU_EFUSE_BASE + 0xC8)
#define  REG_SECU_EFUSE_64_H       (REG_SECU_EFUSE_BASE + 0xC9)
#define  REG_SECU_EFUSE_65_L       (REG_SECU_EFUSE_BASE + 0xCA)
#define  REG_SECU_EFUSE_65_H       (REG_SECU_EFUSE_BASE + 0xCB)
#define  REG_SECU_EFUSE_66_L       (REG_SECU_EFUSE_BASE + 0xCC)
#define  REG_SECU_EFUSE_66_H       (REG_SECU_EFUSE_BASE + 0xCD)
#define  REG_SECU_EFUSE_67_L       (REG_SECU_EFUSE_BASE + 0xCE)
#define  REG_SECU_EFUSE_67_H       (REG_SECU_EFUSE_BASE + 0xCF)
#define  REG_SECU_EFUSE_68_L       (REG_SECU_EFUSE_BASE + 0xD0)
#define  REG_SECU_EFUSE_68_H       (REG_SECU_EFUSE_BASE + 0xD1)
#define  REG_SECU_EFUSE_69_L       (REG_SECU_EFUSE_BASE + 0xD2)
#define  REG_SECU_EFUSE_69_H       (REG_SECU_EFUSE_BASE + 0xD3)
#define  REG_SECU_EFUSE_6A_L       (REG_SECU_EFUSE_BASE + 0xD4)
#define  REG_SECU_EFUSE_6A_H       (REG_SECU_EFUSE_BASE + 0xD5)
#define  REG_SECU_EFUSE_6B_L       (REG_SECU_EFUSE_BASE + 0xD6)
#define  REG_SECU_EFUSE_6B_H       (REG_SECU_EFUSE_BASE + 0xD7)
#define  REG_SECU_EFUSE_6C_L       (REG_SECU_EFUSE_BASE + 0xD8)
#define  REG_SECU_EFUSE_6C_H       (REG_SECU_EFUSE_BASE + 0xD9)
#define  REG_SECU_EFUSE_6D_L       (REG_SECU_EFUSE_BASE + 0xDA)
#define  REG_SECU_EFUSE_6D_H       (REG_SECU_EFUSE_BASE + 0xDB)
#define  REG_SECU_EFUSE_6E_L       (REG_SECU_EFUSE_BASE + 0xDC)
#define  REG_SECU_EFUSE_6E_H       (REG_SECU_EFUSE_BASE + 0xDD)
#define  REG_SECU_EFUSE_6F_L       (REG_SECU_EFUSE_BASE + 0xDE)
#define  REG_SECU_EFUSE_6F_H       (REG_SECU_EFUSE_BASE + 0xDF)
#define  REG_SECU_EFUSE_70_L       (REG_SECU_EFUSE_BASE + 0xE0)
#define  REG_SECU_EFUSE_70_H       (REG_SECU_EFUSE_BASE + 0xE1)
#define  REG_SECU_EFUSE_71_L       (REG_SECU_EFUSE_BASE + 0xE2)
#define  REG_SECU_EFUSE_71_H       (REG_SECU_EFUSE_BASE + 0xE3)
#define  REG_SECU_EFUSE_72_L       (REG_SECU_EFUSE_BASE + 0xE4)
#define  REG_SECU_EFUSE_72_H       (REG_SECU_EFUSE_BASE + 0xE5)
#define  REG_SECU_EFUSE_73_L       (REG_SECU_EFUSE_BASE + 0xE6)
#define  REG_SECU_EFUSE_73_H       (REG_SECU_EFUSE_BASE + 0xE7)
#define  REG_SECU_EFUSE_74_L       (REG_SECU_EFUSE_BASE + 0xE8)
#define  REG_SECU_EFUSE_74_H       (REG_SECU_EFUSE_BASE + 0xE9)
#define  REG_SECU_EFUSE_75_L       (REG_SECU_EFUSE_BASE + 0xEA)
#define  REG_SECU_EFUSE_75_H       (REG_SECU_EFUSE_BASE + 0xEB)
#define  REG_SECU_EFUSE_76_L       (REG_SECU_EFUSE_BASE + 0xEC)
#define  REG_SECU_EFUSE_76_H       (REG_SECU_EFUSE_BASE + 0xED)
#define  REG_SECU_EFUSE_77_L       (REG_SECU_EFUSE_BASE + 0xEE)
#define  REG_SECU_EFUSE_77_H       (REG_SECU_EFUSE_BASE + 0xEF)
#define  REG_SECU_EFUSE_78_L       (REG_SECU_EFUSE_BASE + 0xF0)
#define  REG_SECU_EFUSE_78_H       (REG_SECU_EFUSE_BASE + 0xF1)
#define  REG_SECU_EFUSE_79_L       (REG_SECU_EFUSE_BASE + 0xF2)
#define  REG_SECU_EFUSE_79_H       (REG_SECU_EFUSE_BASE + 0xF3)
#define  REG_SECU_EFUSE_7A_L       (REG_SECU_EFUSE_BASE + 0xF4)
#define  REG_SECU_EFUSE_7A_H       (REG_SECU_EFUSE_BASE + 0xF5)
#define  REG_SECU_EFUSE_7B_L       (REG_SECU_EFUSE_BASE + 0xF6)
#define  REG_SECU_EFUSE_7B_H       (REG_SECU_EFUSE_BASE + 0xF7)
#define  REG_SECU_EFUSE_7C_L       (REG_SECU_EFUSE_BASE + 0xF8)
#define  REG_SECU_EFUSE_7C_H       (REG_SECU_EFUSE_BASE + 0xF9)
#define  REG_SECU_EFUSE_7D_L       (REG_SECU_EFUSE_BASE + 0xFA)
#define  REG_SECU_EFUSE_7D_H       (REG_SECU_EFUSE_BASE + 0xFB)
#define  REG_SECU_EFUSE_7E_L       (REG_SECU_EFUSE_BASE + 0xFC)
#define  REG_SECU_EFUSE_7E_H       (REG_SECU_EFUSE_BASE + 0xFD)
#define  REG_SECU_EFUSE_7F_L       (REG_SECU_EFUSE_BASE + 0xFE)
#define  REG_SECU_EFUSE_7F_H       (REG_SECU_EFUSE_BASE + 0xFF)

#ifdef __cplusplus
}
#endif

#undef _DRVADCTBL_H_
#endif
