# Design Explorer: Shortcut to "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\schem12.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/schem1.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\schem1.vhd ... Done
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/scehm2.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\scehm2.vhd ... Done
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/PLIS.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\PLIS.vhd ... Done
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/shcem3.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\shcem3.vhd ... Done
vlib {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/schem12/work}
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/schem1.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\schem1.vhd
# Compile Entity "SCHEM1"
# Compile Architecture "SCHEMATIC" of Entity "SCHEM1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/scehm2.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\scehm2.vhd
# Compile Entity "SCEHM2"
# Compile Architecture "SCHEMATIC" of Entity "SCEHM2"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/PLIS.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\PLIS.vhd
# Compile Entity "PLIS"
# Compile Architecture "SCHEMATIC" of Entity "PLIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/shcem3.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\shcem3.vhd
# Compile Entity "SHCEM3"
# Compile Architecture "SCHEMATIC" of Entity "SHCEM3"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
entity SCHEM1
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEM1 -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7248 kB (elbread=1280 elab2=5817 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\src\wave.asdb
#  3:57 PM, Wednesday, May 8, 2019
#  Simulation has been initialized
add wave *
# 32 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/schem12/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\PLIS.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\..\impl1\PLIS.vhd
# Compile Entity "PLIS"
# Compile Architecture "SCHEMATIC" of Entity "PLIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\plis_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\src\TestBench\plis_TB.vhd
# Compile Entity "plis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "plis_tb"
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (75, 2): Unknown identifier "DL".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (75, 2): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (76, 5): Unknown identifier "x4".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (76, 5): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (76, 16): Unknown identifier "x3".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (76, 16): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (76, 27): Unknown identifier "x2".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (76, 27): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (76, 38): Unknown identifier "x1".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (76, 38): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (76, 49): Unknown identifier "x0".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (76, 49): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (82, 2): Unknown identifier "DL".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (82, 2): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (83, 2): Unknown identifier "x4".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (83, 2): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (83, 13): Unknown identifier "x3".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (83, 13): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (83, 24): Unknown identifier "x2".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (83, 24): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (83, 35): Unknown identifier "x1".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (83, 35): Cannot find object declaration.
# Error: COMP96_0078: schem12/src/TestBench/plis_TB.vhd : (83, 46): Unknown identifier "x0".
# Error: COMP96_0133: schem12/src/TestBench/plis_TB.vhd : (83, 46): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_plis"
# Error: COMP96_0209: schem12/src/TestBench/plis_TB.vhd : (94, 6): Unknown architecture name used in configuration declaration.
# Compile failure 25 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Error: DO_001 in file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\src\TestBench\plis_TB_runtest.do line 3
# Error: Cannot run C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\schem12\src\TestBench\plis_TB_runtest.do
