INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Data_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_32bit_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MIPS
