//
// File created by:  xrun
// Do not modify this file
//
-64BIT
-sv
-uvm
-errormax
150
+access+rwc
-input
simulate.tcl
-nowarn
NONPRT
-incdir
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb
-incdir
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//dstream_uvc
-incdir
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//a_layer_uvc
-incdir
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//cam_ral
-svseed
1703467273
-logfile
simulation.log
+UVM_VERBOSITY=UVM_NONE
+UVM_TESTNAME=lab_test_example
-top
tb_top
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//rtl/cam.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//dstream_uvc/dstream_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//a_layer_uvc/a_layer_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//cam_ral/cam_ral_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb/lab_test_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb/tb_top.sv
