Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jan 29 18:28:37 2019
| Host         : Mykho_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.425    -7190.881                   5744                13719        0.053        0.000                      0                13719        1.000        0.000                       0                  4095  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
clk_in1                        {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.428        0.000                      0                 3345        0.061        0.000                      0                 3345        4.020        0.000                       0                  1376  
clk_in1                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       -3.425    -4929.807                   5397                10087        0.053        0.000                      0                10087        1.000        0.000                       0                  2715  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_system_clk_wiz_0_0       -3.215    -4110.263                   1644                 1644        1.621        0.000                      0                 1644  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0       -1.252      -72.086                     92                  287        0.849        0.000                      0                  287  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.580ns (7.407%)  route 7.251ns (92.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.682     2.990    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y47         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.952     4.398    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=333, routed)         6.299    10.821    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.504    12.696    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[0]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y11         FDRE (Setup_fdre_C_R)       -0.524    12.249    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.580ns (7.407%)  route 7.251ns (92.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.682     2.990    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y47         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.952     4.398    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=333, routed)         6.299    10.821    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.504    12.696    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y11         FDRE (Setup_fdre_C_R)       -0.524    12.249    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.580ns (7.407%)  route 7.251ns (92.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.682     2.990    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y47         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.952     4.398    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=333, routed)         6.299    10.821    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.504    12.696    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[4]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y11         FDRE (Setup_fdre_C_R)       -0.524    12.249    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[4]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.580ns (7.407%)  route 7.251ns (92.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.682     2.990    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y47         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.952     4.398    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=333, routed)         6.299    10.821    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.504    12.696    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y11         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y11         FDRE (Setup_fdre_C_R)       -0.524    12.249    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg7_reg[7]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[11]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[11]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[12]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[12]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[13]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[13]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[14]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[14]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[15]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[15]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.550ns (19.541%)  route 6.382ns (80.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=17, routed)          5.497     9.996    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.885    11.005    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.494    12.686    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y14         FDRE                                         r  system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[8]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.457    system_i/SpeakerGain_v1_0_0/U0/SpeakerGain_v1_0_S00_AXI_inst/slv_reg6_reg[8]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.563     0.904    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y37          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.161    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y37          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.830     1.200    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.283     0.917    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.892%)  route 0.257ns (55.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.567     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.257     1.328    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][18]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.373 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.373    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1_n_0
    SLICE_X6Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121     1.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.367%)  route 0.270ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.270     1.343    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X4Y49          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.649%)  route 0.249ns (54.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.567     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=19, routed)          0.249     1.320    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[0]
    SLICE_X7Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.657%)  route 0.264ns (67.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.264     1.316    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][25]
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.017     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.563     0.904    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y37          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.166     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y38          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.832     1.202    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.257ns (53.680%)  route 0.222ns (46.320%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y3          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=2, routed)           0.222     1.263    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/S00_CONFIG_DATA2[5]
    SLICE_X19Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.308 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000     1.308    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X19Y3          MUXF7 (Prop_muxf7_I0_O)      0.071     1.379 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.379    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X19Y3          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.831     1.201    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y3          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y3          FDRE (Hold_fdre_C_D)         0.105     1.272    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.172     1.219    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.564     0.905    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X9Y39          FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.832     1.202    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.905    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.075     0.979    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.076     1.001    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y17   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y42   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y42   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y42   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y43   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y43   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y43   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y43   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y43   system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         5397  Failing Endpoints,  Worst Slack       -3.425ns,  Total Violation    -4929.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 4.134ns (49.946%)  route 4.143ns (50.054%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.026     7.248    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X19Y12         LUT3 (Prop_lut3_I1_O)        0.341     7.589 r  system_i/DelayUnit_0/U0/m5_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000     7.589    system_i/DelayUnit_0/U0/p_1_out__3[6]
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)        0.075     4.165    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 4.134ns (49.958%)  route 4.141ns (50.042%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.024     7.246    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X19Y12         LUT3 (Prop_lut3_I1_O)        0.341     7.587 r  system_i/DelayUnit_0/U0/m5_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000     7.587    system_i/DelayUnit_0/U0/p_1_out__3[5]
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[5]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)        0.075     4.165    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.363ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 2.528ns (30.774%)  route 5.687ns (69.226%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     3.326 r  system_i/DelayUnit_0/U0/r_20_carry/O[0]
                         net (fo=66, routed)          1.383     4.709    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8/ADDRC1
    SLICE_X16Y10         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.008 r  system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8/RAMC/O
                         net (fo=1, routed)           1.288     6.296    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8_n_2
    SLICE_X21Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  system_i/DelayUnit_0/U0/m5_axis_tdata[8]_i_2/O
                         net (fo=1, routed)           0.957     7.377    system_i/DelayUnit_0/U0/p_4_out[8]
    SLICE_X17Y13         LUT3 (Prop_lut3_I2_O)        0.150     7.527 r  system_i/DelayUnit_0/U0/m5_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.527    system_i/DelayUnit_0/U0/p_1_out__3[8]
    SLICE_X17Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.498     3.666    system_i/DelayUnit_0/U0/clk
    SLICE_X17Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/C
                         clock pessimism              0.487     4.154    
                         clock uncertainty           -0.065     4.089    
    SLICE_X17Y13         FDCE (Setup_fdce_C_D)        0.075     4.164    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                 -3.363    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 2.530ns (31.016%)  route 5.627ns (68.984%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.491     3.326 r  system_i/DelayUnit_0/U0/r_20_carry/O[0]
                         net (fo=66, routed)          1.237     4.563    system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_3_5/ADDRA1
    SLICE_X24Y8          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     4.862 r  system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           1.329     6.192    system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_3_5_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.316 r  system_i/DelayUnit_0/U0/m5_axis_tdata[3]_i_2/O
                         net (fo=1, routed)           1.002     7.317    system_i/DelayUnit_0/U0/p_4_out[3]
    SLICE_X18Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.469 r  system_i/DelayUnit_0/U0/m5_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.469    system_i/DelayUnit_0/U0/p_1_out__3[3]
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.501     3.669    system_i/DelayUnit_0/U0/clk
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/C
                         clock pessimism              0.487     4.157    
                         clock uncertainty           -0.065     4.092    
    SLICE_X18Y10         FDCE (Setup_fdce_C_D)        0.075     4.167    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.167    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.292ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.836ns (22.662%)  route 6.266ns (77.338%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.678    -0.681    system_i/DelayUnit_0/U0/clk
    SLICE_X35Y1          FDRE                                         r  system_i/DelayUnit_0/U0/r_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.225 f  system_i/DelayUnit_0/U0/r_1_reg[8]/Q
                         net (fo=4, routed)           0.901     0.677    system_i/DelayUnit_0/U0/r_1_reg_n_0_[8]
    SLICE_X36Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  system_i/DelayUnit_0/U0/r_11_carry_i_8/O
                         net (fo=1, routed)           0.000     0.801    system_i/DelayUnit_0/U0/r_11_carry_i_8_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.333 r  system_i/DelayUnit_0/U0/r_11_carry/CO[3]
                         net (fo=1, routed)           0.000     1.333    system_i/DelayUnit_0/U0/r_11_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.447 r  system_i/DelayUnit_0/U0/r_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.447    system_i/DelayUnit_0/U0/r_11_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.561 f  system_i/DelayUnit_0/U0/r_11_carry__1/CO[3]
                         net (fo=63, routed)          1.119     2.680    system_i/DelayUnit_0/U0/r_11_carry__1_n_0
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.804 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_6/O
                         net (fo=64, routed)          1.613     4.417    system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11/ADDRA1
    SLICE_X30Y22         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.541 r  system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11/RAMA/O
                         net (fo=1, routed)           1.774     6.316    system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.440 r  system_i/DelayUnit_0/U0/m1_axis_tdata[9]_i_2/O
                         net (fo=1, routed)           0.857     7.297    system_i/DelayUnit_0/U0/p_4_out__0[9]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.421 r  system_i/DelayUnit_0/U0/m1_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.421    system_i/DelayUnit_0/U0/p_1_out[9]
    SLICE_X13Y8          FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.509     3.677    system_i/DelayUnit_0/U0/clk
    SLICE_X13Y8          FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/C
                         clock pessimism              0.487     4.165    
                         clock uncertainty           -0.065     4.100    
    SLICE_X13Y8          FDCE (Setup_fdce_C_D)        0.029     4.129    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.129    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 -3.292    

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 4.131ns (50.756%)  route 4.008ns (49.244%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.891     7.113    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X19Y12         LUT3 (Prop_lut3_I1_O)        0.338     7.451 r  system_i/DelayUnit_0/U0/m5_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     7.451    system_i/DelayUnit_0/U0/p_1_out__3[10]
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)        0.075     4.165    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 4.136ns (50.818%)  route 4.003ns (49.182%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.886     7.108    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X19Y12         LUT3 (Prop_lut3_I1_O)        0.343     7.451 r  system_i/DelayUnit_0/U0/m5_axis_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000     7.451    system_i/DelayUnit_0/U0/p_1_out__3[2]
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)        0.075     4.165    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 4.136ns (50.868%)  route 3.995ns (49.132%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.878     7.100    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X18Y10         LUT3 (Prop_lut3_I1_O)        0.343     7.443 r  system_i/DelayUnit_0/U0/m5_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000     7.443    system_i/DelayUnit_0/U0/p_1_out__3[4]
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.501     3.669    system_i/DelayUnit_0/U0/clk
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/C
                         clock pessimism              0.487     4.157    
                         clock uncertainty           -0.065     4.092    
    SLICE_X18Y10         FDCE (Setup_fdce_C_D)        0.075     4.167    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          4.167    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.274ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 2.621ns (32.247%)  route 5.507ns (67.753%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.448 r  system_i/DelayUnit_0/U0/r_20_carry/O[1]
                         net (fo=66, routed)          1.358     4.806    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8/ADDRB2
    SLICE_X16Y10         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303     5.109 r  system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8/RAMB/O
                         net (fo=1, routed)           1.199     6.308    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_6_8_n_1
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  system_i/DelayUnit_0/U0/m5_axis_tdata[7]_i_2/O
                         net (fo=1, routed)           0.891     7.323    system_i/DelayUnit_0/U0/p_4_out[7]
    SLICE_X18Y10         LUT3 (Prop_lut3_I2_O)        0.117     7.440 r  system_i/DelayUnit_0/U0/m5_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000     7.440    system_i/DelayUnit_0/U0/p_1_out__3[7]
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.501     3.669    system_i/DelayUnit_0/U0/clk
    SLICE_X18Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/C
                         clock pessimism              0.487     4.157    
                         clock uncertainty           -0.065     4.092    
    SLICE_X18Y10         FDCE (Setup_fdce_C_D)        0.075     4.167    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.167    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 -3.274    

Slack (VIOLATED) :        -3.273ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 4.134ns (50.884%)  route 3.990ns (49.116%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.671    -0.688    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y8          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.232 f  system_i/DelayUnit_0/U0/r_2_reg[8]/Q
                         net (fo=4, routed)           0.594     0.362    system_i/DelayUnit_0/U0/r_2_reg_n_0_[8]
    SLICE_X25Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.486 r  system_i/DelayUnit_0/U0/r_21_carry_i_8/O
                         net (fo=1, routed)           0.000     0.486    system_i/DelayUnit_0/U0/r_21_carry_i_8_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.018 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.018    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.803     2.049    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X22Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.173 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.662     2.835    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.415 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.415    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.529 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.643    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  system_i/DelayUnit_0/U0/r_20_carry__2/O[3]
                         net (fo=2, routed)           0.488     4.444    system_i/DelayUnit_0/U0/p_3_in__0[16]
    SLICE_X22Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.750 r  system_i/DelayUnit_0/U0/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.571     5.321    system_i/DelayUnit_0/U0/i__carry__0_i_7__3_n_0
    SLICE_X19Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.445 r  system_i/DelayUnit_0/U0/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.445    system_i/DelayUnit_0/U0/i__carry__0_i_3__3_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.995 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.995    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__0_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.223 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.873     7.096    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X17Y13         LUT3 (Prop_lut3_I1_O)        0.341     7.437 r  system_i/DelayUnit_0/U0/m5_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.437    system_i/DelayUnit_0/U0/p_1_out__3[9]
    SLICE_X17Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.498     3.666    system_i/DelayUnit_0/U0/clk
    SLICE_X17Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/C
                         clock pessimism              0.487     4.154    
                         clock uncertainty           -0.065     4.089    
    SLICE_X17Y13         FDCE (Setup_fdce_C_D)        0.075     4.164    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.644%)  route 0.225ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.567    -0.494    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X8Y7           FDRE                                         r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/Q
                         net (fo=1, routed)           0.225    -0.121    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[4]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.877    -0.686    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.416    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.173    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.542%)  route 0.226ns (60.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.565    -0.496    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y5          FDRE                                         r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.348 r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/Q
                         net (fo=1, routed)           0.226    -0.122    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[12]
    RAMB18_X1Y2          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.874    -0.689    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.419    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243    -0.176    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.415%)  route 0.227ns (60.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.566    -0.495    system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y0          FDRE                                         r  system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.148    -0.347 r  system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/Q
                         net (fo=1, routed)           0.227    -0.119    system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[14]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.875    -0.688    system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.418    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.243    -0.175    system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.342%)  route 0.228ns (60.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.567    -0.494    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X8Y7           FDRE                                         r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/Q
                         net (fo=1, routed)           0.228    -0.118    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[5]
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.877    -0.686    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.416    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.174    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.726%)  route 0.225ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.560    -0.501    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X8Y19          FDRE                                         r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/Q
                         net (fo=1, routed)           0.225    -0.128    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[6]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.863    -0.700    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.430    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.187    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.597%)  route 0.162ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.565    -0.496    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X26Y6          FDRE                                         r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/Q
                         net (fo=2, routed)           0.162    -0.193    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRB[8]
    RAMB18_X1Y2          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.875    -0.688    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.437    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.254    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.767%)  route 0.234ns (61.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.555    -0.506    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y27         FDRE                                         r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/Q
                         net (fo=1, routed)           0.234    -0.124    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[12]
    RAMB18_X1Y10         RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.863    -0.700    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y10         RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.430    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243    -0.187    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.812%)  route 0.233ns (61.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.555    -0.506    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y27         FDRE                                         r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/Q
                         net (fo=1, routed)           0.233    -0.125    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[13]
    RAMB18_X1Y10         RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.863    -0.700    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y10         RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.430    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.188    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.909%)  route 0.160ns (53.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.558    -0.503    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X7Y21          FDRE                                         r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/Q
                         net (fo=2, routed)           0.160    -0.202    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[8]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.863    -0.700    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.449    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.266    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.113%)  route 0.230ns (60.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.560    -0.501    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X8Y19          FDRE                                         r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/Q
                         net (fo=1, routed)           0.230    -0.122    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[5]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.863    -0.700    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.430    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.188    system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6      system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6      system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2      system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2      system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y1      system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y1      system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y0      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y24     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X32Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X32Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X32Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X32Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X28Y27     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X28Y27     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         1644  Failing Endpoints,  Worst Slack       -3.215ns,  Total Violation    -4110.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.520%)  route 2.422ns (77.480%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.096     6.094    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WE
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WCLK
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMA/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X34Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.520%)  route 2.422ns (77.480%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.096     6.094    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WE
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WCLK
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMB/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X34Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.520%)  route 2.422ns (77.480%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.096     6.094    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WE
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WCLK
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMC/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X34Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.520%)  route 2.422ns (77.480%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.096     6.094    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WE
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/WCLK
    SLICE_X34Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMD/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X34Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.672%)  route 2.401ns (77.328%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.075     6.073    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WE
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WCLK
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMA/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X32Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.672%)  route 2.401ns (77.328%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.075     6.073    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WE
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WCLK
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMB/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X32Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.672%)  route 2.401ns (77.328%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.075     6.073    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WE
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WCLK
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMC/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X32Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.672%)  route 2.401ns (77.328%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.826     4.874    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.075     6.073    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WE
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/WCLK
    SLICE_X32Y0          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMD/CLK
                         clock pessimism              0.000     3.672    
                         clock uncertainty           -0.260     3.412    
    SLICE_X32Y0          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.879    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          2.879    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.580ns (18.846%)  route 2.498ns (81.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 3.678 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          1.010     4.434    system_i/DelayUnit_0/U0/config_enable
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.558 r  system_i/DelayUnit_0/U0/w_1[31]_i_1/O
                         net (fo=192, routed)         1.487     6.046    system_i/DelayUnit_0/U0/w_1[31]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  system_i/DelayUnit_0/U0/w_3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.510     3.678    system_i/DelayUnit_0/U0/clk
    SLICE_X12Y3          FDRE                                         r  system_i/DelayUnit_0/U0/w_3_reg[8]/C
                         clock pessimism              0.000     3.678    
                         clock uncertainty           -0.260     3.418    
    SLICE_X12Y3          FDRE (Setup_fdre_C_R)       -0.524     2.894    system_i/DelayUnit_0/U0/w_3_reg[8]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.704ns (23.152%)  route 2.337ns (76.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.660     2.968    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.500     3.924    system_i/DelayUnit_0/U0/config_enable
    SLICE_X25Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.048 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.024     5.071    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.124     5.195 r  system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2_i_1/O
                         net (fo=22, routed)          0.814     6.009    system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/WE
    SLICE_X32Y16         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.496     3.664    system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/WCLK
    SLICE_X32Y16         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.000     3.664    
                         clock uncertainty           -0.260     3.404    
    SLICE_X32Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.871    system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          2.871    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 -3.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.084%)  route 0.152ns (44.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.152     1.187    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.232 r  system_i/DelayUnit_0/U0/w_4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.232    system_i/DelayUnit_0/U0/w_4[0]_i_1_n_0
    SLICE_X23Y17         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.822    -0.741    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y17         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[0]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.260    -0.481    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.092    -0.389    system_i/DelayUnit_0/U0/w_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.921%)  route 0.153ns (45.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.153     1.188    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.233 r  system_i/DelayUnit_0/U0/w_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/w_2[0]_i_1_n_0
    SLICE_X23Y17         FDRE                                         r  system_i/DelayUnit_0/U0/w_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.822    -0.741    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y17         FDRE                                         r  system_i/DelayUnit_0/U0/w_2_reg[0]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.260    -0.481    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.091    -0.390    system_i/DelayUnit_0/U0/w_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.297%)  route 0.244ns (56.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.244     1.279    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.324 r  system_i/DelayUnit_0/U0/w_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.324    system_i/DelayUnit_0/U0/p_0_in[0]
    SLICE_X23Y16         FDRE                                         r  system_i/DelayUnit_0/U0/w_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.823    -0.740    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y16         FDRE                                         r  system_i/DelayUnit_0/U0/w_1_reg[0]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.260    -0.480    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.091    -0.389    system_i/DelayUnit_0/U0/w_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.184ns (35.755%)  route 0.331ns (64.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.331     1.366    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y18         LUT3 (Prop_lut3_I1_O)        0.043     1.409 r  system_i/DelayUnit_0/U0/w_5[7]_i_1/O
                         net (fo=1, routed)           0.000     1.409    system_i/DelayUnit_0/U0/w_5[7]_i_1_n_0
    SLICE_X22Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.821    -0.742    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[7]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.260    -0.482    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.107    -0.375    system_i/DelayUnit_0/U0/w_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.849%)  route 0.333ns (64.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=2, routed)           0.333     1.368    system_i/DelayUnit_0/U0/config_data5[4]
    SLICE_X23Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.413 r  system_i/DelayUnit_0/U0/w_6[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    system_i/DelayUnit_0/U0/w_6[4]_i_1_n_0
    SLICE_X23Y16         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.823    -0.740    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y16         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[4]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.260    -0.480    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.107    -0.373    system_i/DelayUnit_0/U0/w_6_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.183ns (35.288%)  route 0.336ns (64.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.558     0.899    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y11         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=2, routed)           0.336     1.375    system_i/DelayUnit_0/U0/config_data5[1]
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.042     1.417 r  system_i/DelayUnit_0/U0/w_6[1]_i_1/O
                         net (fo=1, routed)           0.000     1.417    system_i/DelayUnit_0/U0/w_6[1]_i_1_n_0
    SLICE_X22Y13         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.825    -0.738    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y13         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[1]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.260    -0.478    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.107    -0.371    system_i/DelayUnit_0/U0/w_6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.293%)  route 0.300ns (61.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.564     0.905    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y2          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=2, routed)           0.185     1.230    system_i/DelayUnit_0/U0/config_data4[0]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.275 r  system_i/DelayUnit_0/U0/w_5[0]_i_1/O
                         net (fo=1, routed)           0.115     1.390    system_i/DelayUnit_0/U0/w_5[0]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.834    -0.729    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y1          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[0]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.260    -0.469    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.070    -0.399    system_i/DelayUnit_0/U0/w_5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.282%)  route 0.339ns (64.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.553     0.894    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y18         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=2, routed)           0.339     1.374    system_i/DelayUnit_0/U0/config_data5[2]
    SLICE_X22Y15         LUT3 (Prop_lut3_I0_O)        0.044     1.418 r  system_i/DelayUnit_0/U0/w_6[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    system_i/DelayUnit_0/U0/w_6[2]_i_1_n_0
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.824    -0.739    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[2]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.260    -0.479    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.107    -0.372    system_i/DelayUnit_0/U0/w_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.181%)  route 0.328ns (63.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=2, routed)           0.328     1.364    system_i/DelayUnit_0/U0/config_data5[0]
    SLICE_X22Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.409 r  system_i/DelayUnit_0/U0/w_6[0]_i_1/O
                         net (fo=1, routed)           0.000     1.409    system_i/DelayUnit_0/U0/w_6[0]_i_1_n_0
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.824    -0.739    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.260    -0.479    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.092    -0.387    system_i/DelayUnit_0/U0/w_6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.004%)  route 0.331ns (63.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.554     0.895    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y17         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.331     1.366    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.411 r  system_i/DelayUnit_0/U0/w_5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.411    system_i/DelayUnit_0/U0/w_5[2]_i_1_n_0
    SLICE_X22Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.821    -0.742    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[2]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.260    -0.482    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.092    -0.390    system_i/DelayUnit_0/U0/w_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  1.801    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           92  Failing Endpoints,  Worst Slack       -1.252ns,  Total Violation      -72.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.642ns (11.570%)  route 4.907ns (88.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.848     4.946    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X13Y8          FDCE                                         f  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.509     3.677    system_i/DelayUnit_0/U0/clk
    SLICE_X13Y8          FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/C
                         clock pessimism              0.487     4.165    
                         clock uncertainty           -0.065     4.100    
    SLICE_X13Y8          FDCE (Recov_fdce_C_CLR)     -0.405     3.695    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.642ns (11.570%)  route 4.907ns (88.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.848     4.946    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X13Y8          FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.509     3.677    system_i/DelayUnit_0/U0/clk
    SLICE_X13Y8          FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[9]/C
                         clock pessimism              0.487     4.165    
                         clock uncertainty           -0.065     4.100    
    SLICE_X13Y8          FDCE (Recov_fdce_C_CLR)     -0.405     3.695    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 0.642ns (11.768%)  route 4.813ns (88.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.754     4.853    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X17Y0          FDCE                                         f  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X17Y0          FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[8]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X17Y0          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 0.642ns (11.768%)  route 4.813ns (88.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.754     4.853    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X17Y0          FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X17Y0          FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[8]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X17Y0          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m2_axis_tdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[4]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m2_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m2_axis_tdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[5]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m2_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[4]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.776%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.756    -0.603    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.059     0.975    system_i/DelayUnit_0/U0/nrst
    SLICE_X39Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.099 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.751     4.849    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X14Y3          FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X14Y3          FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[5]/C
                         clock pessimism              0.487     4.160    
                         clock uncertainty           -0.065     4.095    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405     3.690    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.275%)  route 0.586ns (73.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.177     0.328    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[4]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.275%)  route 0.586ns (73.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.177     0.328    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[5]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.275%)  route 0.586ns (73.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.177     0.328    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[6]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.275%)  route 0.586ns (73.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.177     0.328    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[7]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.188     0.339    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y2          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y2          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[10]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.188     0.339    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y2          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y2          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[8]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.188     0.339    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y2          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y2          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[9]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.522    system_i/PWM_GENERATOR_2/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.410     0.106    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.151 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.188     0.339    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X40Y2          FDPE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.864    -0.699    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X40Y2          FDPE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[11]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y2          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.525    system_i/PWM_GENERATOR_2/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_3/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.218%)  route 0.825ns (79.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.632     0.328    system_i/PWM_GENERATOR_3/U0/S_AXIS_ARESTN
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.373 f  system_i/PWM_GENERATOR_3/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.192     0.566    system_i/PWM_GENERATOR_3/U0/clear
    SLICE_X21Y0          FDCE                                         f  system_i/PWM_GENERATOR_3/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.833    -0.730    system_i/PWM_GENERATOR_3/U0/S_AXIS_ACLK
    SLICE_X21Y0          FDCE                                         r  system_i/PWM_GENERATOR_3/U0/counter_reg[1]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X21Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.324    system_i/PWM_GENERATOR_3/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_3/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.218%)  route 0.825ns (79.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.593    -0.468    system_i/SystemReset_0/U0/clk
    SLICE_X38Y0          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.632     0.328    system_i/PWM_GENERATOR_3/U0/S_AXIS_ARESTN
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.373 f  system_i/PWM_GENERATOR_3/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.192     0.566    system_i/PWM_GENERATOR_3/U0/clear
    SLICE_X21Y0          FDCE                                         f  system_i/PWM_GENERATOR_3/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2713, routed)        0.833    -0.730    system_i/PWM_GENERATOR_3/U0/S_AXIS_ACLK
    SLICE_X21Y0          FDCE                                         r  system_i/PWM_GENERATOR_3/U0/counter_reg[2]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X21Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.324    system_i/PWM_GENERATOR_3/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.890    





