/*
 * Copyright (C) 2011-2017 Swift Navigation Inc.
 * Author: Awesome Register Script Engine (ARSE)
 *
 * This source is subject to the license found in the file 'LICENSE' which must
 * be be distributed together with this source. All other rights reserved.
 *
 * THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND,
 * EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR PURPOSE.
 */

/* SwiftNAP v3.8.12 register map */

#ifndef SWIFTNAP_H
#define SWIFTNAP_H

#include <libswiftnav/common.h>

/* Number of tracking channels */
#define NAP_NUM_TRACKING_CHANNELS 40

// Number of GPS L1 tracking channels
#define NAP_NUM_GPS_L1_CHANNELS 13
// Number of GPS L2 tracking channels
#define NAP_NUM_GPS_L2_CHANNELS 9
// Number of Glonass G1 tracking channels
#define NAP_NUM_GLO_G1_CHANNELS 9
// Number of Glonass G2 tracking channels
#define NAP_NUM_GLO_G2_CHANNELS 9
// Number of Beidou B1 tracking channels
#define NAP_NUM_BDS_B1_CHANNELS 0
// Number of Beidou B2 tracking channels
#define NAP_NUM_BDS_B2_CHANNELS 0

enum {
  NAP_TRK_CODE_GPS_L1 = 0,
  NAP_TRK_CODE_GPS_L2 = 1,
  NAP_TRK_CODE_GLO_G1 = 2,
  NAP_TRK_CODE_GLO_G2 = 3,
  NAP_TRK_CODE_BDS_B1 = 4,
  NAP_TRK_CODE_BDS_B2 = 5,
};

#define SWIFTNAP_TRACKING_NUM_READABLE 12

/* Tracking channel register structure */
typedef struct {
  const volatile u32 STATUS;
  volatile u32 CONTROL;
  const volatile u32 TIMING_SNAPSHOT;
  const volatile u32 CARR_PHASE_INT;
  const volatile u32 CARR_PHASE_FRAC;
  const volatile u32 CODE_PHASE_INT;
  const volatile u32 CODE_PHASE_FRAC;
  const volatile u32 CORR0;
  const volatile u32 CORR1;
  const volatile u32 CORR2;
  const volatile u32 CORR3;
  const volatile u32 CORR4;
  volatile u32 SPACING;
  volatile u32 CARR_PINC;
  volatile u32 CODE_PINC;
} swiftnap_tracking_t;

/* SwiftNAP register structure */
typedef struct {
  const volatile u32 STATUS;
  volatile u32 CONTROL;
  const volatile u32 VERSION;
  volatile u32 IRQS;
  volatile u32 IRQ_ERRORS;
  const volatile u32 TIMING_COUNT;
  volatile u32 RAW_CONTROL;
  const volatile u32 RAW_TIMING_SNAPSHOT;
  const volatile u32 TRK_STATUS0;
  const volatile u32 TRK_STATUS1;
  volatile u32 TRK_CONTROL0;
  volatile u32 TRK_CONTROL1;
  volatile u32 TRK_IRQS0;
  volatile u32 TRK_IRQS1;
  volatile u32 TRK_IRQ_ERRORS0;
  volatile u32 TRK_IRQ_ERRORS1;
  volatile u32 TRK_TIMING_COMPARE;
  const volatile u32 TRK_COMPARE_SNAPSHOT;
  volatile u32 TRK_CODE_INT_INIT;
  volatile u32 TRK_CODE_INT_MAX;
  volatile u32 TRK_CODE_FRAC_INIT;
  volatile u32 TRK_CODE_LFSR0_INIT;
  volatile u32 TRK_CODE_LFSR1_INIT;
  volatile u32 TRK_CODE_LFSR0_RESET;
  volatile u32 TRK_CODE_LFSR1_RESET;
  volatile u32 TRK_CODE_LFSR1_LAST;
  volatile u32 PPS_CONTROL;
  volatile u32 PPS_TIMING_COMPARE;
  volatile u32 EVENT0_TIMEOUT;
  volatile u32 EVENT1_TIMEOUT;
  volatile u32 EVENT2_TIMEOUT;
  const volatile u32 EVENT0_TIMING_SNAPSHOT;
  const volatile u32 EVENT1_TIMING_SNAPSHOT;
  const volatile u32 EVENT2_TIMING_SNAPSHOT;
  const volatile u32 RTC_TIMING_SNAPSHOT;
  volatile u32 IPPROT_CONTROL;
  const volatile u32 IPPROT_STATUS;
  swiftnap_tracking_t TRK_CH[NAP_NUM_TRACKING_CHANNELS];
} swiftnap_t;

/* Register: NAP_STATUS */
#define NAP_STATUS_AUTH_LOCKED_Pos (0U)
#define NAP_STATUS_AUTH_LOCKED_Len (1U)
#define NAP_STATUS_AUTH_LOCKED_Rst (0x1U)
#define NAP_STATUS_AUTH_LOCKED_Msk (0x1U << NAP_STATUS_AUTH_LOCKED_Pos)
#define GET_NAP_STATUS_AUTH_LOCKED(REG) \
  (((REG)&NAP_STATUS_AUTH_LOCKED_Msk) >> NAP_STATUS_AUTH_LOCKED_Pos)

#define NAP_STATUS_NUM_FRONTEND_CH_Pos (1U)
#define NAP_STATUS_NUM_FRONTEND_CH_Len (4U)
#define NAP_STATUS_NUM_FRONTEND_CH_Rst (0x0U)
#define NAP_STATUS_NUM_FRONTEND_CH_Msk (0xFU << NAP_STATUS_NUM_FRONTEND_CH_Pos)
#define GET_NAP_STATUS_NUM_FRONTEND_CH(REG) \
  (((REG)&NAP_STATUS_NUM_FRONTEND_CH_Msk) >> NAP_STATUS_NUM_FRONTEND_CH_Pos)

#define NAP_STATUS_NUM_TRACKING_CH_Pos (5U)
#define NAP_STATUS_NUM_TRACKING_CH_Len (6U)
#define NAP_STATUS_NUM_TRACKING_CH_Rst (0x0U)
#define NAP_STATUS_NUM_TRACKING_CH_Msk (0x3FU << NAP_STATUS_NUM_TRACKING_CH_Pos)
#define GET_NAP_STATUS_NUM_TRACKING_CH(REG) \
  (((REG)&NAP_STATUS_NUM_TRACKING_CH_Msk) >> NAP_STATUS_NUM_TRACKING_CH_Pos)

#define NAP_STATUS_PPS_TIMING_ARMED_Pos (11U)
#define NAP_STATUS_PPS_TIMING_ARMED_Len (1U)
#define NAP_STATUS_PPS_TIMING_ARMED_Rst (0x0U)
#define NAP_STATUS_PPS_TIMING_ARMED_Msk \
  (0x1U << NAP_STATUS_PPS_TIMING_ARMED_Pos)
#define GET_NAP_STATUS_PPS_TIMING_ARMED(REG) \
  (((REG)&NAP_STATUS_PPS_TIMING_ARMED_Msk) >> NAP_STATUS_PPS_TIMING_ARMED_Pos)

#define NAP_STATUS_EXT_EVENT_EDGE0_Pos (12U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE0_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE0(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE0_Msk) >> NAP_STATUS_EXT_EVENT_EDGE0_Pos)

#define NAP_STATUS_EXT_EVENT_EDGE1_Pos (13U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE1_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE1(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE1_Msk) >> NAP_STATUS_EXT_EVENT_EDGE1_Pos)

#define NAP_STATUS_EXT_EVENT_EDGE2_Pos (14U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE2_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE2(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE2_Msk) >> NAP_STATUS_EXT_EVENT_EDGE2_Pos)

#define NAP_STATUS_RTC_COUNT_Pos (15U)
#define NAP_STATUS_RTC_COUNT_Len (15U)
#define NAP_STATUS_RTC_COUNT_Rst (0x0U)
#define NAP_STATUS_RTC_COUNT_Msk (0x7FFFU << NAP_STATUS_RTC_COUNT_Pos)
#define GET_NAP_STATUS_RTC_COUNT(REG) \
  (((REG)&NAP_STATUS_RTC_COUNT_Msk) >> NAP_STATUS_RTC_COUNT_Pos)

/* Register: NAP_CONTROL */
#define NAP_CONTROL_VERSION_ADDR_Pos (0U)
#define NAP_CONTROL_VERSION_ADDR_Len (4U)
#define NAP_CONTROL_VERSION_ADDR_Rst (0x0U)
#define NAP_CONTROL_VERSION_ADDR_Msk (0xFU << NAP_CONTROL_VERSION_ADDR_Pos)
#define GET_NAP_CONTROL_VERSION_ADDR(REG) \
  (((REG)&NAP_CONTROL_VERSION_ADDR_Msk) >> NAP_CONTROL_VERSION_ADDR_Pos)
#define SET_NAP_CONTROL_VERSION_ADDR(REG, VAL) \
  (((REG) & ~NAP_CONTROL_VERSION_ADDR_Msk) |   \
   ((VAL) << NAP_CONTROL_VERSION_ADDR_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE0_Pos (4U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE0_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE0(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE0_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE0_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE0(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE0_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE0_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE1_Pos (6U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE1_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE1(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE1_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE1_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE1(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE1_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE1_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE2_Pos (8U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE2_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE2(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE2_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE2_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE2(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE2_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE2_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos (10U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT0(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT0(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos (11U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT1(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT1(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos (12U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT2(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT2(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos))

#define NAP_CONTROL_KEY_ADDR_Pos (20U)
#define NAP_CONTROL_KEY_ADDR_Len (4U)
#define NAP_CONTROL_KEY_ADDR_Rst (0x0U)
#define NAP_CONTROL_KEY_ADDR_Msk (0xFU << NAP_CONTROL_KEY_ADDR_Pos)
#define GET_NAP_CONTROL_KEY_ADDR(REG) \
  (((REG)&NAP_CONTROL_KEY_ADDR_Msk) >> NAP_CONTROL_KEY_ADDR_Pos)
#define SET_NAP_CONTROL_KEY_ADDR(REG, VAL) \
  (((REG) & ~NAP_CONTROL_KEY_ADDR_Msk) | ((VAL) << NAP_CONTROL_KEY_ADDR_Pos))

#define NAP_CONTROL_KEY_BYTE_Pos (24U)
#define NAP_CONTROL_KEY_BYTE_Len (8U)
#define NAP_CONTROL_KEY_BYTE_Rst (0x0U)
#define NAP_CONTROL_KEY_BYTE_Msk (0xFFU << NAP_CONTROL_KEY_BYTE_Pos)
#define GET_NAP_CONTROL_KEY_BYTE(REG) \
  (((REG)&NAP_CONTROL_KEY_BYTE_Msk) >> NAP_CONTROL_KEY_BYTE_Pos)
#define SET_NAP_CONTROL_KEY_BYTE(REG, VAL) \
  (((REG) & ~NAP_CONTROL_KEY_BYTE_Msk) | ((VAL) << NAP_CONTROL_KEY_BYTE_Pos))

/* Register: NAP_VERSION */
#define NAP_VERSION_VALUE_Pos (0U)
#define NAP_VERSION_VALUE_Len (32U)
#define NAP_VERSION_VALUE_Rst (0x0U)
#define NAP_VERSION_VALUE_Msk (0xFFFFFFFFU << NAP_VERSION_VALUE_Pos)
#define GET_NAP_VERSION_VALUE(REG) \
  (((REG)&NAP_VERSION_VALUE_Msk) >> NAP_VERSION_VALUE_Pos)

/* Register: NAP_IRQS */
#define NAP_IRQS_EXT_EVENT0_Pos (0U)
#define NAP_IRQS_EXT_EVENT0_Len (1U)
#define NAP_IRQS_EXT_EVENT0_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT0_Msk (0x1U << NAP_IRQS_EXT_EVENT0_Pos)
#define GET_NAP_IRQS_EXT_EVENT0(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT0_Msk) >> NAP_IRQS_EXT_EVENT0_Pos)
#define SET_NAP_IRQS_EXT_EVENT0(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT0_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT0_Pos))

#define NAP_IRQS_EXT_EVENT1_Pos (1U)
#define NAP_IRQS_EXT_EVENT1_Len (1U)
#define NAP_IRQS_EXT_EVENT1_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT1_Msk (0x1U << NAP_IRQS_EXT_EVENT1_Pos)
#define GET_NAP_IRQS_EXT_EVENT1(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT1_Msk) >> NAP_IRQS_EXT_EVENT1_Pos)
#define SET_NAP_IRQS_EXT_EVENT1(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT1_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT1_Pos))

#define NAP_IRQS_EXT_EVENT2_Pos (2U)
#define NAP_IRQS_EXT_EVENT2_Len (1U)
#define NAP_IRQS_EXT_EVENT2_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT2_Msk (0x1U << NAP_IRQS_EXT_EVENT2_Pos)
#define GET_NAP_IRQS_EXT_EVENT2(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT2_Msk) >> NAP_IRQS_EXT_EVENT2_Pos)
#define SET_NAP_IRQS_EXT_EVENT2(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT2_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT2_Pos))

/* Register: NAP_IRQ_ERRORS */
#define NAP_IRQ_ERRORS_EXT_EVENT0_Pos (0U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT0_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT0(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT0_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT0_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT0(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT0_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT0_Pos))

#define NAP_IRQ_ERRORS_EXT_EVENT1_Pos (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT1_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT1(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT1_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT1_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT1(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT1_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT1_Pos))

#define NAP_IRQ_ERRORS_EXT_EVENT2_Pos (2U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT2_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT2(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT2_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT2_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT2(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT2_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT2_Pos))

/* Register: NAP_TIMING_COUNT */
#define NAP_TIMING_COUNT_VALUE_Pos (0U)
#define NAP_TIMING_COUNT_VALUE_Len (32U)
#define NAP_TIMING_COUNT_VALUE_Rst (0x0U)
#define NAP_TIMING_COUNT_VALUE_Msk (0xFFFFFFFFU << NAP_TIMING_COUNT_VALUE_Pos)
#define GET_NAP_TIMING_COUNT_VALUE(REG) \
  (((REG)&NAP_TIMING_COUNT_VALUE_Msk) >> NAP_TIMING_COUNT_VALUE_Pos)

/* Register: NAP_RAW_CONTROL */
#define NAP_RAW_CONTROL_RUN_Pos (0U)
#define NAP_RAW_CONTROL_RUN_Len (1U)
#define NAP_RAW_CONTROL_RUN_Rst (0x0U)
#define NAP_RAW_CONTROL_RUN_Msk (0x1U << NAP_RAW_CONTROL_RUN_Pos)
#define GET_NAP_RAW_CONTROL_RUN(REG) \
  (((REG)&NAP_RAW_CONTROL_RUN_Msk) >> NAP_RAW_CONTROL_RUN_Pos)
#define SET_NAP_RAW_CONTROL_RUN(REG, VAL) \
  (((REG) & ~NAP_RAW_CONTROL_RUN_Msk) | ((VAL) << NAP_RAW_CONTROL_RUN_Pos))

#define NAP_RAW_CONTROL_LENGTH_Pos (1U)
#define NAP_RAW_CONTROL_LENGTH_Len (24U)
#define NAP_RAW_CONTROL_LENGTH_Rst (0xFFFFFFU)
#define NAP_RAW_CONTROL_LENGTH_Msk (0xFFFFFFU << NAP_RAW_CONTROL_LENGTH_Pos)
#define GET_NAP_RAW_CONTROL_LENGTH(REG) \
  (((REG)&NAP_RAW_CONTROL_LENGTH_Msk) >> NAP_RAW_CONTROL_LENGTH_Pos)
#define SET_NAP_RAW_CONTROL_LENGTH(REG, VAL) \
  (((REG) & ~NAP_RAW_CONTROL_LENGTH_Msk) |   \
   ((VAL) << NAP_RAW_CONTROL_LENGTH_Pos))

/* Register: NAP_RAW_TIMING_SNAPSHOT */
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_RAW_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_RAW_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_TRK_STATUS0 */
#define NAP_TRK_STATUS0_CH0_RUNNING_Pos (0U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH0_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH0_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH0_RUNNING_Msk) >> NAP_TRK_STATUS0_CH0_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH1_RUNNING_Pos (1U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH1_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH1_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH1_RUNNING_Msk) >> NAP_TRK_STATUS0_CH1_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH2_RUNNING_Pos (2U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH2_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH2_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH2_RUNNING_Msk) >> NAP_TRK_STATUS0_CH2_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH3_RUNNING_Pos (3U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH3_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH3_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH3_RUNNING_Msk) >> NAP_TRK_STATUS0_CH3_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH4_RUNNING_Pos (4U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH4_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH4_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH4_RUNNING_Msk) >> NAP_TRK_STATUS0_CH4_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH5_RUNNING_Pos (5U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH5_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH5_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH5_RUNNING_Msk) >> NAP_TRK_STATUS0_CH5_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH6_RUNNING_Pos (6U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH6_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH6_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH6_RUNNING_Msk) >> NAP_TRK_STATUS0_CH6_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH7_RUNNING_Pos (7U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH7_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH7_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH7_RUNNING_Msk) >> NAP_TRK_STATUS0_CH7_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH8_RUNNING_Pos (8U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH8_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH8_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH8_RUNNING_Msk) >> NAP_TRK_STATUS0_CH8_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH9_RUNNING_Pos (9U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH9_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH9_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH9_RUNNING_Msk) >> NAP_TRK_STATUS0_CH9_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH10_RUNNING_Pos (10U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH10_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH10_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH10_RUNNING_Msk) >> NAP_TRK_STATUS0_CH10_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH11_RUNNING_Pos (11U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH11_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH11_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH11_RUNNING_Msk) >> NAP_TRK_STATUS0_CH11_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH12_RUNNING_Pos (12U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH12_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH12_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH12_RUNNING_Msk) >> NAP_TRK_STATUS0_CH12_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH13_RUNNING_Pos (13U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH13_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH13_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH13_RUNNING_Msk) >> NAP_TRK_STATUS0_CH13_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH14_RUNNING_Pos (14U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH14_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH14_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH14_RUNNING_Msk) >> NAP_TRK_STATUS0_CH14_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH15_RUNNING_Pos (15U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH15_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH15_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH15_RUNNING_Msk) >> NAP_TRK_STATUS0_CH15_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH16_RUNNING_Pos (16U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH16_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH16_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH16_RUNNING_Msk) >> NAP_TRK_STATUS0_CH16_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH17_RUNNING_Pos (17U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH17_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH17_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH17_RUNNING_Msk) >> NAP_TRK_STATUS0_CH17_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH18_RUNNING_Pos (18U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH18_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH18_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH18_RUNNING_Msk) >> NAP_TRK_STATUS0_CH18_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH19_RUNNING_Pos (19U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH19_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH19_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH19_RUNNING_Msk) >> NAP_TRK_STATUS0_CH19_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH20_RUNNING_Pos (20U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH20_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH20_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH20_RUNNING_Msk) >> NAP_TRK_STATUS0_CH20_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH21_RUNNING_Pos (21U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH21_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH21_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH21_RUNNING_Msk) >> NAP_TRK_STATUS0_CH21_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH22_RUNNING_Pos (22U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH22_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH22_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH22_RUNNING_Msk) >> NAP_TRK_STATUS0_CH22_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH23_RUNNING_Pos (23U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH23_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH23_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH23_RUNNING_Msk) >> NAP_TRK_STATUS0_CH23_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH24_RUNNING_Pos (24U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH24_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH24_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH24_RUNNING_Msk) >> NAP_TRK_STATUS0_CH24_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH25_RUNNING_Pos (25U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH25_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH25_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH25_RUNNING_Msk) >> NAP_TRK_STATUS0_CH25_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH26_RUNNING_Pos (26U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH26_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH26_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH26_RUNNING_Msk) >> NAP_TRK_STATUS0_CH26_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH27_RUNNING_Pos (27U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH27_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH27_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH27_RUNNING_Msk) >> NAP_TRK_STATUS0_CH27_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH28_RUNNING_Pos (28U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH28_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH28_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH28_RUNNING_Msk) >> NAP_TRK_STATUS0_CH28_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH29_RUNNING_Pos (29U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH29_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH29_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH29_RUNNING_Msk) >> NAP_TRK_STATUS0_CH29_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH30_RUNNING_Pos (30U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH30_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH30_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH30_RUNNING_Msk) >> NAP_TRK_STATUS0_CH30_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH31_RUNNING_Pos (31U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH31_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH31_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH31_RUNNING_Msk) >> NAP_TRK_STATUS0_CH31_RUNNING_Pos)

/* Register: NAP_TRK_STATUS1 */
#define NAP_TRK_STATUS1_CH32_RUNNING_Pos (0U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH32_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH32_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH32_RUNNING_Msk) >> NAP_TRK_STATUS1_CH32_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH33_RUNNING_Pos (1U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH33_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH33_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH33_RUNNING_Msk) >> NAP_TRK_STATUS1_CH33_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH34_RUNNING_Pos (2U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH34_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH34_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH34_RUNNING_Msk) >> NAP_TRK_STATUS1_CH34_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH35_RUNNING_Pos (3U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH35_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH35_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH35_RUNNING_Msk) >> NAP_TRK_STATUS1_CH35_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH36_RUNNING_Pos (4U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH36_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH36_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH36_RUNNING_Msk) >> NAP_TRK_STATUS1_CH36_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH37_RUNNING_Pos (5U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH37_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH37_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH37_RUNNING_Msk) >> NAP_TRK_STATUS1_CH37_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH38_RUNNING_Pos (6U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH38_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH38_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH38_RUNNING_Msk) >> NAP_TRK_STATUS1_CH38_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH39_RUNNING_Pos (7U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH39_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH39_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH39_RUNNING_Msk) >> NAP_TRK_STATUS1_CH39_RUNNING_Pos)

/* Register: NAP_TRK_CONTROL0 */
#define NAP_TRK_CONTROL0_RUN_CH0_Pos (0U)
#define NAP_TRK_CONTROL0_RUN_CH0_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH0_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH0_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH0_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH0(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH0_Msk) >> NAP_TRK_CONTROL0_RUN_CH0_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH0_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH0_Pos))

#define NAP_TRK_CONTROL0_RUN_CH1_Pos (1U)
#define NAP_TRK_CONTROL0_RUN_CH1_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH1_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH1_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH1_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH1(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH1_Msk) >> NAP_TRK_CONTROL0_RUN_CH1_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH1_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH1_Pos))

#define NAP_TRK_CONTROL0_RUN_CH2_Pos (2U)
#define NAP_TRK_CONTROL0_RUN_CH2_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH2_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH2_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH2_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH2(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH2_Msk) >> NAP_TRK_CONTROL0_RUN_CH2_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH2_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH2_Pos))

#define NAP_TRK_CONTROL0_RUN_CH3_Pos (3U)
#define NAP_TRK_CONTROL0_RUN_CH3_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH3_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH3_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH3_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH3(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH3_Msk) >> NAP_TRK_CONTROL0_RUN_CH3_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH3_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH3_Pos))

#define NAP_TRK_CONTROL0_RUN_CH4_Pos (4U)
#define NAP_TRK_CONTROL0_RUN_CH4_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH4_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH4_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH4_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH4(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH4_Msk) >> NAP_TRK_CONTROL0_RUN_CH4_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH4_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH4_Pos))

#define NAP_TRK_CONTROL0_RUN_CH5_Pos (5U)
#define NAP_TRK_CONTROL0_RUN_CH5_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH5_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH5_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH5_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH5(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH5_Msk) >> NAP_TRK_CONTROL0_RUN_CH5_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH5_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH5_Pos))

#define NAP_TRK_CONTROL0_RUN_CH6_Pos (6U)
#define NAP_TRK_CONTROL0_RUN_CH6_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH6_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH6_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH6_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH6(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH6_Msk) >> NAP_TRK_CONTROL0_RUN_CH6_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH6_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH6_Pos))

#define NAP_TRK_CONTROL0_RUN_CH7_Pos (7U)
#define NAP_TRK_CONTROL0_RUN_CH7_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH7_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH7_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH7_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH7(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH7_Msk) >> NAP_TRK_CONTROL0_RUN_CH7_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH7_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH7_Pos))

#define NAP_TRK_CONTROL0_RUN_CH8_Pos (8U)
#define NAP_TRK_CONTROL0_RUN_CH8_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH8_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH8_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH8_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH8(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH8_Msk) >> NAP_TRK_CONTROL0_RUN_CH8_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH8_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH8_Pos))

#define NAP_TRK_CONTROL0_RUN_CH9_Pos (9U)
#define NAP_TRK_CONTROL0_RUN_CH9_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH9_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH9_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH9_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH9(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH9_Msk) >> NAP_TRK_CONTROL0_RUN_CH9_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH9_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH9_Pos))

#define NAP_TRK_CONTROL0_RUN_CH10_Pos (10U)
#define NAP_TRK_CONTROL0_RUN_CH10_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH10_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH10_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH10_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH10(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH10_Msk) >> NAP_TRK_CONTROL0_RUN_CH10_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH10_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH10_Pos))

#define NAP_TRK_CONTROL0_RUN_CH11_Pos (11U)
#define NAP_TRK_CONTROL0_RUN_CH11_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH11_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH11_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH11_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH11(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH11_Msk) >> NAP_TRK_CONTROL0_RUN_CH11_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH11_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH11_Pos))

#define NAP_TRK_CONTROL0_RUN_CH12_Pos (12U)
#define NAP_TRK_CONTROL0_RUN_CH12_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH12_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH12_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH12_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH12(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH12_Msk) >> NAP_TRK_CONTROL0_RUN_CH12_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH12_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH12_Pos))

#define NAP_TRK_CONTROL0_RUN_CH13_Pos (13U)
#define NAP_TRK_CONTROL0_RUN_CH13_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH13_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH13_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH13_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH13(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH13_Msk) >> NAP_TRK_CONTROL0_RUN_CH13_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH13_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH13_Pos))

#define NAP_TRK_CONTROL0_RUN_CH14_Pos (14U)
#define NAP_TRK_CONTROL0_RUN_CH14_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH14_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH14_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH14_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH14(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH14_Msk) >> NAP_TRK_CONTROL0_RUN_CH14_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH14_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH14_Pos))

#define NAP_TRK_CONTROL0_RUN_CH15_Pos (15U)
#define NAP_TRK_CONTROL0_RUN_CH15_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH15_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH15_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH15_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH15(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH15_Msk) >> NAP_TRK_CONTROL0_RUN_CH15_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH15_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH15_Pos))

#define NAP_TRK_CONTROL0_RUN_CH16_Pos (16U)
#define NAP_TRK_CONTROL0_RUN_CH16_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH16_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH16_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH16_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH16(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH16_Msk) >> NAP_TRK_CONTROL0_RUN_CH16_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH16_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH16_Pos))

#define NAP_TRK_CONTROL0_RUN_CH17_Pos (17U)
#define NAP_TRK_CONTROL0_RUN_CH17_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH17_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH17_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH17_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH17(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH17_Msk) >> NAP_TRK_CONTROL0_RUN_CH17_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH17_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH17_Pos))

#define NAP_TRK_CONTROL0_RUN_CH18_Pos (18U)
#define NAP_TRK_CONTROL0_RUN_CH18_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH18_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH18_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH18_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH18(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH18_Msk) >> NAP_TRK_CONTROL0_RUN_CH18_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH18_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH18_Pos))

#define NAP_TRK_CONTROL0_RUN_CH19_Pos (19U)
#define NAP_TRK_CONTROL0_RUN_CH19_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH19_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH19_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH19_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH19(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH19_Msk) >> NAP_TRK_CONTROL0_RUN_CH19_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH19_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH19_Pos))

#define NAP_TRK_CONTROL0_RUN_CH20_Pos (20U)
#define NAP_TRK_CONTROL0_RUN_CH20_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH20_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH20_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH20_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH20(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH20_Msk) >> NAP_TRK_CONTROL0_RUN_CH20_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH20_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH20_Pos))

#define NAP_TRK_CONTROL0_RUN_CH21_Pos (21U)
#define NAP_TRK_CONTROL0_RUN_CH21_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH21_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH21_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH21_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH21(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH21_Msk) >> NAP_TRK_CONTROL0_RUN_CH21_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH21_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH21_Pos))

#define NAP_TRK_CONTROL0_RUN_CH22_Pos (22U)
#define NAP_TRK_CONTROL0_RUN_CH22_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH22_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH22_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH22_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH22(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH22_Msk) >> NAP_TRK_CONTROL0_RUN_CH22_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH22_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH22_Pos))

#define NAP_TRK_CONTROL0_RUN_CH23_Pos (23U)
#define NAP_TRK_CONTROL0_RUN_CH23_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH23_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH23_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH23_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH23(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH23_Msk) >> NAP_TRK_CONTROL0_RUN_CH23_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH23_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH23_Pos))

#define NAP_TRK_CONTROL0_RUN_CH24_Pos (24U)
#define NAP_TRK_CONTROL0_RUN_CH24_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH24_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH24_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH24_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH24(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH24_Msk) >> NAP_TRK_CONTROL0_RUN_CH24_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH24_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH24_Pos))

#define NAP_TRK_CONTROL0_RUN_CH25_Pos (25U)
#define NAP_TRK_CONTROL0_RUN_CH25_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH25_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH25_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH25_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH25(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH25_Msk) >> NAP_TRK_CONTROL0_RUN_CH25_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH25_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH25_Pos))

#define NAP_TRK_CONTROL0_RUN_CH26_Pos (26U)
#define NAP_TRK_CONTROL0_RUN_CH26_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH26_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH26_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH26_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH26(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH26_Msk) >> NAP_TRK_CONTROL0_RUN_CH26_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH26_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH26_Pos))

#define NAP_TRK_CONTROL0_RUN_CH27_Pos (27U)
#define NAP_TRK_CONTROL0_RUN_CH27_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH27_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH27_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH27_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH27(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH27_Msk) >> NAP_TRK_CONTROL0_RUN_CH27_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH27_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH27_Pos))

#define NAP_TRK_CONTROL0_RUN_CH28_Pos (28U)
#define NAP_TRK_CONTROL0_RUN_CH28_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH28_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH28_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH28_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH28(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH28_Msk) >> NAP_TRK_CONTROL0_RUN_CH28_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH28_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH28_Pos))

#define NAP_TRK_CONTROL0_RUN_CH29_Pos (29U)
#define NAP_TRK_CONTROL0_RUN_CH29_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH29_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH29_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH29_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH29(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH29_Msk) >> NAP_TRK_CONTROL0_RUN_CH29_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH29_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH29_Pos))

#define NAP_TRK_CONTROL0_RUN_CH30_Pos (30U)
#define NAP_TRK_CONTROL0_RUN_CH30_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH30_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH30_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH30_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH30(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH30_Msk) >> NAP_TRK_CONTROL0_RUN_CH30_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH30_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH30_Pos))

#define NAP_TRK_CONTROL0_RUN_CH31_Pos (31U)
#define NAP_TRK_CONTROL0_RUN_CH31_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH31_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH31_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH31_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH31(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH31_Msk) >> NAP_TRK_CONTROL0_RUN_CH31_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH31_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH31_Pos))

/* Register: NAP_TRK_CONTROL1 */
#define NAP_TRK_CONTROL1_RUN_CH32_Pos (0U)
#define NAP_TRK_CONTROL1_RUN_CH32_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH32_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH32_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH32_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH32(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH32_Msk) >> NAP_TRK_CONTROL1_RUN_CH32_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH32_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH32_Pos))

#define NAP_TRK_CONTROL1_RUN_CH33_Pos (1U)
#define NAP_TRK_CONTROL1_RUN_CH33_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH33_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH33_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH33_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH33(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH33_Msk) >> NAP_TRK_CONTROL1_RUN_CH33_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH33_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH33_Pos))

#define NAP_TRK_CONTROL1_RUN_CH34_Pos (2U)
#define NAP_TRK_CONTROL1_RUN_CH34_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH34_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH34_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH34_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH34(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH34_Msk) >> NAP_TRK_CONTROL1_RUN_CH34_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH34_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH34_Pos))

#define NAP_TRK_CONTROL1_RUN_CH35_Pos (3U)
#define NAP_TRK_CONTROL1_RUN_CH35_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH35_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH35_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH35_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH35(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH35_Msk) >> NAP_TRK_CONTROL1_RUN_CH35_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH35_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH35_Pos))

#define NAP_TRK_CONTROL1_RUN_CH36_Pos (4U)
#define NAP_TRK_CONTROL1_RUN_CH36_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH36_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH36_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH36_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH36(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH36_Msk) >> NAP_TRK_CONTROL1_RUN_CH36_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH36_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH36_Pos))

#define NAP_TRK_CONTROL1_RUN_CH37_Pos (5U)
#define NAP_TRK_CONTROL1_RUN_CH37_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH37_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH37_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH37_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH37(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH37_Msk) >> NAP_TRK_CONTROL1_RUN_CH37_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH37_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH37_Pos))

#define NAP_TRK_CONTROL1_RUN_CH38_Pos (6U)
#define NAP_TRK_CONTROL1_RUN_CH38_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH38_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH38_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH38_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH38(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH38_Msk) >> NAP_TRK_CONTROL1_RUN_CH38_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH38_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH38_Pos))

#define NAP_TRK_CONTROL1_RUN_CH39_Pos (7U)
#define NAP_TRK_CONTROL1_RUN_CH39_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH39_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH39_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH39_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH39(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH39_Msk) >> NAP_TRK_CONTROL1_RUN_CH39_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH39_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH39_Pos))

/* Register: NAP_TRK_IRQS0 */
#define NAP_TRK_IRQS0_CH0_Pos (0U)
#define NAP_TRK_IRQS0_CH0_Len (1U)
#define NAP_TRK_IRQS0_CH0_Rst (0x0U)
#define NAP_TRK_IRQS0_CH0_Msk (0x1U << NAP_TRK_IRQS0_CH0_Pos)
#define GET_NAP_TRK_IRQS0_CH0(REG) \
  (((REG)&NAP_TRK_IRQS0_CH0_Msk) >> NAP_TRK_IRQS0_CH0_Pos)
#define SET_NAP_TRK_IRQS0_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH0_Msk) | ((VAL) << NAP_TRK_IRQS0_CH0_Pos))

#define NAP_TRK_IRQS0_CH1_Pos (1U)
#define NAP_TRK_IRQS0_CH1_Len (1U)
#define NAP_TRK_IRQS0_CH1_Rst (0x0U)
#define NAP_TRK_IRQS0_CH1_Msk (0x1U << NAP_TRK_IRQS0_CH1_Pos)
#define GET_NAP_TRK_IRQS0_CH1(REG) \
  (((REG)&NAP_TRK_IRQS0_CH1_Msk) >> NAP_TRK_IRQS0_CH1_Pos)
#define SET_NAP_TRK_IRQS0_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH1_Msk) | ((VAL) << NAP_TRK_IRQS0_CH1_Pos))

#define NAP_TRK_IRQS0_CH2_Pos (2U)
#define NAP_TRK_IRQS0_CH2_Len (1U)
#define NAP_TRK_IRQS0_CH2_Rst (0x0U)
#define NAP_TRK_IRQS0_CH2_Msk (0x1U << NAP_TRK_IRQS0_CH2_Pos)
#define GET_NAP_TRK_IRQS0_CH2(REG) \
  (((REG)&NAP_TRK_IRQS0_CH2_Msk) >> NAP_TRK_IRQS0_CH2_Pos)
#define SET_NAP_TRK_IRQS0_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH2_Msk) | ((VAL) << NAP_TRK_IRQS0_CH2_Pos))

#define NAP_TRK_IRQS0_CH3_Pos (3U)
#define NAP_TRK_IRQS0_CH3_Len (1U)
#define NAP_TRK_IRQS0_CH3_Rst (0x0U)
#define NAP_TRK_IRQS0_CH3_Msk (0x1U << NAP_TRK_IRQS0_CH3_Pos)
#define GET_NAP_TRK_IRQS0_CH3(REG) \
  (((REG)&NAP_TRK_IRQS0_CH3_Msk) >> NAP_TRK_IRQS0_CH3_Pos)
#define SET_NAP_TRK_IRQS0_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH3_Msk) | ((VAL) << NAP_TRK_IRQS0_CH3_Pos))

#define NAP_TRK_IRQS0_CH4_Pos (4U)
#define NAP_TRK_IRQS0_CH4_Len (1U)
#define NAP_TRK_IRQS0_CH4_Rst (0x0U)
#define NAP_TRK_IRQS0_CH4_Msk (0x1U << NAP_TRK_IRQS0_CH4_Pos)
#define GET_NAP_TRK_IRQS0_CH4(REG) \
  (((REG)&NAP_TRK_IRQS0_CH4_Msk) >> NAP_TRK_IRQS0_CH4_Pos)
#define SET_NAP_TRK_IRQS0_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH4_Msk) | ((VAL) << NAP_TRK_IRQS0_CH4_Pos))

#define NAP_TRK_IRQS0_CH5_Pos (5U)
#define NAP_TRK_IRQS0_CH5_Len (1U)
#define NAP_TRK_IRQS0_CH5_Rst (0x0U)
#define NAP_TRK_IRQS0_CH5_Msk (0x1U << NAP_TRK_IRQS0_CH5_Pos)
#define GET_NAP_TRK_IRQS0_CH5(REG) \
  (((REG)&NAP_TRK_IRQS0_CH5_Msk) >> NAP_TRK_IRQS0_CH5_Pos)
#define SET_NAP_TRK_IRQS0_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH5_Msk) | ((VAL) << NAP_TRK_IRQS0_CH5_Pos))

#define NAP_TRK_IRQS0_CH6_Pos (6U)
#define NAP_TRK_IRQS0_CH6_Len (1U)
#define NAP_TRK_IRQS0_CH6_Rst (0x0U)
#define NAP_TRK_IRQS0_CH6_Msk (0x1U << NAP_TRK_IRQS0_CH6_Pos)
#define GET_NAP_TRK_IRQS0_CH6(REG) \
  (((REG)&NAP_TRK_IRQS0_CH6_Msk) >> NAP_TRK_IRQS0_CH6_Pos)
#define SET_NAP_TRK_IRQS0_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH6_Msk) | ((VAL) << NAP_TRK_IRQS0_CH6_Pos))

#define NAP_TRK_IRQS0_CH7_Pos (7U)
#define NAP_TRK_IRQS0_CH7_Len (1U)
#define NAP_TRK_IRQS0_CH7_Rst (0x0U)
#define NAP_TRK_IRQS0_CH7_Msk (0x1U << NAP_TRK_IRQS0_CH7_Pos)
#define GET_NAP_TRK_IRQS0_CH7(REG) \
  (((REG)&NAP_TRK_IRQS0_CH7_Msk) >> NAP_TRK_IRQS0_CH7_Pos)
#define SET_NAP_TRK_IRQS0_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH7_Msk) | ((VAL) << NAP_TRK_IRQS0_CH7_Pos))

#define NAP_TRK_IRQS0_CH8_Pos (8U)
#define NAP_TRK_IRQS0_CH8_Len (1U)
#define NAP_TRK_IRQS0_CH8_Rst (0x0U)
#define NAP_TRK_IRQS0_CH8_Msk (0x1U << NAP_TRK_IRQS0_CH8_Pos)
#define GET_NAP_TRK_IRQS0_CH8(REG) \
  (((REG)&NAP_TRK_IRQS0_CH8_Msk) >> NAP_TRK_IRQS0_CH8_Pos)
#define SET_NAP_TRK_IRQS0_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH8_Msk) | ((VAL) << NAP_TRK_IRQS0_CH8_Pos))

#define NAP_TRK_IRQS0_CH9_Pos (9U)
#define NAP_TRK_IRQS0_CH9_Len (1U)
#define NAP_TRK_IRQS0_CH9_Rst (0x0U)
#define NAP_TRK_IRQS0_CH9_Msk (0x1U << NAP_TRK_IRQS0_CH9_Pos)
#define GET_NAP_TRK_IRQS0_CH9(REG) \
  (((REG)&NAP_TRK_IRQS0_CH9_Msk) >> NAP_TRK_IRQS0_CH9_Pos)
#define SET_NAP_TRK_IRQS0_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH9_Msk) | ((VAL) << NAP_TRK_IRQS0_CH9_Pos))

#define NAP_TRK_IRQS0_CH10_Pos (10U)
#define NAP_TRK_IRQS0_CH10_Len (1U)
#define NAP_TRK_IRQS0_CH10_Rst (0x0U)
#define NAP_TRK_IRQS0_CH10_Msk (0x1U << NAP_TRK_IRQS0_CH10_Pos)
#define GET_NAP_TRK_IRQS0_CH10(REG) \
  (((REG)&NAP_TRK_IRQS0_CH10_Msk) >> NAP_TRK_IRQS0_CH10_Pos)
#define SET_NAP_TRK_IRQS0_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH10_Msk) | ((VAL) << NAP_TRK_IRQS0_CH10_Pos))

#define NAP_TRK_IRQS0_CH11_Pos (11U)
#define NAP_TRK_IRQS0_CH11_Len (1U)
#define NAP_TRK_IRQS0_CH11_Rst (0x0U)
#define NAP_TRK_IRQS0_CH11_Msk (0x1U << NAP_TRK_IRQS0_CH11_Pos)
#define GET_NAP_TRK_IRQS0_CH11(REG) \
  (((REG)&NAP_TRK_IRQS0_CH11_Msk) >> NAP_TRK_IRQS0_CH11_Pos)
#define SET_NAP_TRK_IRQS0_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH11_Msk) | ((VAL) << NAP_TRK_IRQS0_CH11_Pos))

#define NAP_TRK_IRQS0_CH12_Pos (12U)
#define NAP_TRK_IRQS0_CH12_Len (1U)
#define NAP_TRK_IRQS0_CH12_Rst (0x0U)
#define NAP_TRK_IRQS0_CH12_Msk (0x1U << NAP_TRK_IRQS0_CH12_Pos)
#define GET_NAP_TRK_IRQS0_CH12(REG) \
  (((REG)&NAP_TRK_IRQS0_CH12_Msk) >> NAP_TRK_IRQS0_CH12_Pos)
#define SET_NAP_TRK_IRQS0_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH12_Msk) | ((VAL) << NAP_TRK_IRQS0_CH12_Pos))

#define NAP_TRK_IRQS0_CH13_Pos (13U)
#define NAP_TRK_IRQS0_CH13_Len (1U)
#define NAP_TRK_IRQS0_CH13_Rst (0x0U)
#define NAP_TRK_IRQS0_CH13_Msk (0x1U << NAP_TRK_IRQS0_CH13_Pos)
#define GET_NAP_TRK_IRQS0_CH13(REG) \
  (((REG)&NAP_TRK_IRQS0_CH13_Msk) >> NAP_TRK_IRQS0_CH13_Pos)
#define SET_NAP_TRK_IRQS0_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH13_Msk) | ((VAL) << NAP_TRK_IRQS0_CH13_Pos))

#define NAP_TRK_IRQS0_CH14_Pos (14U)
#define NAP_TRK_IRQS0_CH14_Len (1U)
#define NAP_TRK_IRQS0_CH14_Rst (0x0U)
#define NAP_TRK_IRQS0_CH14_Msk (0x1U << NAP_TRK_IRQS0_CH14_Pos)
#define GET_NAP_TRK_IRQS0_CH14(REG) \
  (((REG)&NAP_TRK_IRQS0_CH14_Msk) >> NAP_TRK_IRQS0_CH14_Pos)
#define SET_NAP_TRK_IRQS0_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH14_Msk) | ((VAL) << NAP_TRK_IRQS0_CH14_Pos))

#define NAP_TRK_IRQS0_CH15_Pos (15U)
#define NAP_TRK_IRQS0_CH15_Len (1U)
#define NAP_TRK_IRQS0_CH15_Rst (0x0U)
#define NAP_TRK_IRQS0_CH15_Msk (0x1U << NAP_TRK_IRQS0_CH15_Pos)
#define GET_NAP_TRK_IRQS0_CH15(REG) \
  (((REG)&NAP_TRK_IRQS0_CH15_Msk) >> NAP_TRK_IRQS0_CH15_Pos)
#define SET_NAP_TRK_IRQS0_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH15_Msk) | ((VAL) << NAP_TRK_IRQS0_CH15_Pos))

#define NAP_TRK_IRQS0_CH16_Pos (16U)
#define NAP_TRK_IRQS0_CH16_Len (1U)
#define NAP_TRK_IRQS0_CH16_Rst (0x0U)
#define NAP_TRK_IRQS0_CH16_Msk (0x1U << NAP_TRK_IRQS0_CH16_Pos)
#define GET_NAP_TRK_IRQS0_CH16(REG) \
  (((REG)&NAP_TRK_IRQS0_CH16_Msk) >> NAP_TRK_IRQS0_CH16_Pos)
#define SET_NAP_TRK_IRQS0_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH16_Msk) | ((VAL) << NAP_TRK_IRQS0_CH16_Pos))

#define NAP_TRK_IRQS0_CH17_Pos (17U)
#define NAP_TRK_IRQS0_CH17_Len (1U)
#define NAP_TRK_IRQS0_CH17_Rst (0x0U)
#define NAP_TRK_IRQS0_CH17_Msk (0x1U << NAP_TRK_IRQS0_CH17_Pos)
#define GET_NAP_TRK_IRQS0_CH17(REG) \
  (((REG)&NAP_TRK_IRQS0_CH17_Msk) >> NAP_TRK_IRQS0_CH17_Pos)
#define SET_NAP_TRK_IRQS0_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH17_Msk) | ((VAL) << NAP_TRK_IRQS0_CH17_Pos))

#define NAP_TRK_IRQS0_CH18_Pos (18U)
#define NAP_TRK_IRQS0_CH18_Len (1U)
#define NAP_TRK_IRQS0_CH18_Rst (0x0U)
#define NAP_TRK_IRQS0_CH18_Msk (0x1U << NAP_TRK_IRQS0_CH18_Pos)
#define GET_NAP_TRK_IRQS0_CH18(REG) \
  (((REG)&NAP_TRK_IRQS0_CH18_Msk) >> NAP_TRK_IRQS0_CH18_Pos)
#define SET_NAP_TRK_IRQS0_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH18_Msk) | ((VAL) << NAP_TRK_IRQS0_CH18_Pos))

#define NAP_TRK_IRQS0_CH19_Pos (19U)
#define NAP_TRK_IRQS0_CH19_Len (1U)
#define NAP_TRK_IRQS0_CH19_Rst (0x0U)
#define NAP_TRK_IRQS0_CH19_Msk (0x1U << NAP_TRK_IRQS0_CH19_Pos)
#define GET_NAP_TRK_IRQS0_CH19(REG) \
  (((REG)&NAP_TRK_IRQS0_CH19_Msk) >> NAP_TRK_IRQS0_CH19_Pos)
#define SET_NAP_TRK_IRQS0_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH19_Msk) | ((VAL) << NAP_TRK_IRQS0_CH19_Pos))

#define NAP_TRK_IRQS0_CH20_Pos (20U)
#define NAP_TRK_IRQS0_CH20_Len (1U)
#define NAP_TRK_IRQS0_CH20_Rst (0x0U)
#define NAP_TRK_IRQS0_CH20_Msk (0x1U << NAP_TRK_IRQS0_CH20_Pos)
#define GET_NAP_TRK_IRQS0_CH20(REG) \
  (((REG)&NAP_TRK_IRQS0_CH20_Msk) >> NAP_TRK_IRQS0_CH20_Pos)
#define SET_NAP_TRK_IRQS0_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH20_Msk) | ((VAL) << NAP_TRK_IRQS0_CH20_Pos))

#define NAP_TRK_IRQS0_CH21_Pos (21U)
#define NAP_TRK_IRQS0_CH21_Len (1U)
#define NAP_TRK_IRQS0_CH21_Rst (0x0U)
#define NAP_TRK_IRQS0_CH21_Msk (0x1U << NAP_TRK_IRQS0_CH21_Pos)
#define GET_NAP_TRK_IRQS0_CH21(REG) \
  (((REG)&NAP_TRK_IRQS0_CH21_Msk) >> NAP_TRK_IRQS0_CH21_Pos)
#define SET_NAP_TRK_IRQS0_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH21_Msk) | ((VAL) << NAP_TRK_IRQS0_CH21_Pos))

#define NAP_TRK_IRQS0_CH22_Pos (22U)
#define NAP_TRK_IRQS0_CH22_Len (1U)
#define NAP_TRK_IRQS0_CH22_Rst (0x0U)
#define NAP_TRK_IRQS0_CH22_Msk (0x1U << NAP_TRK_IRQS0_CH22_Pos)
#define GET_NAP_TRK_IRQS0_CH22(REG) \
  (((REG)&NAP_TRK_IRQS0_CH22_Msk) >> NAP_TRK_IRQS0_CH22_Pos)
#define SET_NAP_TRK_IRQS0_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH22_Msk) | ((VAL) << NAP_TRK_IRQS0_CH22_Pos))

#define NAP_TRK_IRQS0_CH23_Pos (23U)
#define NAP_TRK_IRQS0_CH23_Len (1U)
#define NAP_TRK_IRQS0_CH23_Rst (0x0U)
#define NAP_TRK_IRQS0_CH23_Msk (0x1U << NAP_TRK_IRQS0_CH23_Pos)
#define GET_NAP_TRK_IRQS0_CH23(REG) \
  (((REG)&NAP_TRK_IRQS0_CH23_Msk) >> NAP_TRK_IRQS0_CH23_Pos)
#define SET_NAP_TRK_IRQS0_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH23_Msk) | ((VAL) << NAP_TRK_IRQS0_CH23_Pos))

#define NAP_TRK_IRQS0_CH24_Pos (24U)
#define NAP_TRK_IRQS0_CH24_Len (1U)
#define NAP_TRK_IRQS0_CH24_Rst (0x0U)
#define NAP_TRK_IRQS0_CH24_Msk (0x1U << NAP_TRK_IRQS0_CH24_Pos)
#define GET_NAP_TRK_IRQS0_CH24(REG) \
  (((REG)&NAP_TRK_IRQS0_CH24_Msk) >> NAP_TRK_IRQS0_CH24_Pos)
#define SET_NAP_TRK_IRQS0_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH24_Msk) | ((VAL) << NAP_TRK_IRQS0_CH24_Pos))

#define NAP_TRK_IRQS0_CH25_Pos (25U)
#define NAP_TRK_IRQS0_CH25_Len (1U)
#define NAP_TRK_IRQS0_CH25_Rst (0x0U)
#define NAP_TRK_IRQS0_CH25_Msk (0x1U << NAP_TRK_IRQS0_CH25_Pos)
#define GET_NAP_TRK_IRQS0_CH25(REG) \
  (((REG)&NAP_TRK_IRQS0_CH25_Msk) >> NAP_TRK_IRQS0_CH25_Pos)
#define SET_NAP_TRK_IRQS0_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH25_Msk) | ((VAL) << NAP_TRK_IRQS0_CH25_Pos))

#define NAP_TRK_IRQS0_CH26_Pos (26U)
#define NAP_TRK_IRQS0_CH26_Len (1U)
#define NAP_TRK_IRQS0_CH26_Rst (0x0U)
#define NAP_TRK_IRQS0_CH26_Msk (0x1U << NAP_TRK_IRQS0_CH26_Pos)
#define GET_NAP_TRK_IRQS0_CH26(REG) \
  (((REG)&NAP_TRK_IRQS0_CH26_Msk) >> NAP_TRK_IRQS0_CH26_Pos)
#define SET_NAP_TRK_IRQS0_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH26_Msk) | ((VAL) << NAP_TRK_IRQS0_CH26_Pos))

#define NAP_TRK_IRQS0_CH27_Pos (27U)
#define NAP_TRK_IRQS0_CH27_Len (1U)
#define NAP_TRK_IRQS0_CH27_Rst (0x0U)
#define NAP_TRK_IRQS0_CH27_Msk (0x1U << NAP_TRK_IRQS0_CH27_Pos)
#define GET_NAP_TRK_IRQS0_CH27(REG) \
  (((REG)&NAP_TRK_IRQS0_CH27_Msk) >> NAP_TRK_IRQS0_CH27_Pos)
#define SET_NAP_TRK_IRQS0_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH27_Msk) | ((VAL) << NAP_TRK_IRQS0_CH27_Pos))

#define NAP_TRK_IRQS0_CH28_Pos (28U)
#define NAP_TRK_IRQS0_CH28_Len (1U)
#define NAP_TRK_IRQS0_CH28_Rst (0x0U)
#define NAP_TRK_IRQS0_CH28_Msk (0x1U << NAP_TRK_IRQS0_CH28_Pos)
#define GET_NAP_TRK_IRQS0_CH28(REG) \
  (((REG)&NAP_TRK_IRQS0_CH28_Msk) >> NAP_TRK_IRQS0_CH28_Pos)
#define SET_NAP_TRK_IRQS0_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH28_Msk) | ((VAL) << NAP_TRK_IRQS0_CH28_Pos))

#define NAP_TRK_IRQS0_CH29_Pos (29U)
#define NAP_TRK_IRQS0_CH29_Len (1U)
#define NAP_TRK_IRQS0_CH29_Rst (0x0U)
#define NAP_TRK_IRQS0_CH29_Msk (0x1U << NAP_TRK_IRQS0_CH29_Pos)
#define GET_NAP_TRK_IRQS0_CH29(REG) \
  (((REG)&NAP_TRK_IRQS0_CH29_Msk) >> NAP_TRK_IRQS0_CH29_Pos)
#define SET_NAP_TRK_IRQS0_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH29_Msk) | ((VAL) << NAP_TRK_IRQS0_CH29_Pos))

#define NAP_TRK_IRQS0_CH30_Pos (30U)
#define NAP_TRK_IRQS0_CH30_Len (1U)
#define NAP_TRK_IRQS0_CH30_Rst (0x0U)
#define NAP_TRK_IRQS0_CH30_Msk (0x1U << NAP_TRK_IRQS0_CH30_Pos)
#define GET_NAP_TRK_IRQS0_CH30(REG) \
  (((REG)&NAP_TRK_IRQS0_CH30_Msk) >> NAP_TRK_IRQS0_CH30_Pos)
#define SET_NAP_TRK_IRQS0_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH30_Msk) | ((VAL) << NAP_TRK_IRQS0_CH30_Pos))

#define NAP_TRK_IRQS0_CH31_Pos (31U)
#define NAP_TRK_IRQS0_CH31_Len (1U)
#define NAP_TRK_IRQS0_CH31_Rst (0x0U)
#define NAP_TRK_IRQS0_CH31_Msk (0x1U << NAP_TRK_IRQS0_CH31_Pos)
#define GET_NAP_TRK_IRQS0_CH31(REG) \
  (((REG)&NAP_TRK_IRQS0_CH31_Msk) >> NAP_TRK_IRQS0_CH31_Pos)
#define SET_NAP_TRK_IRQS0_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH31_Msk) | ((VAL) << NAP_TRK_IRQS0_CH31_Pos))

/* Register: NAP_TRK_IRQS1 */
#define NAP_TRK_IRQS1_CH32_Pos (0U)
#define NAP_TRK_IRQS1_CH32_Len (1U)
#define NAP_TRK_IRQS1_CH32_Rst (0x0U)
#define NAP_TRK_IRQS1_CH32_Msk (0x1U << NAP_TRK_IRQS1_CH32_Pos)
#define GET_NAP_TRK_IRQS1_CH32(REG) \
  (((REG)&NAP_TRK_IRQS1_CH32_Msk) >> NAP_TRK_IRQS1_CH32_Pos)
#define SET_NAP_TRK_IRQS1_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH32_Msk) | ((VAL) << NAP_TRK_IRQS1_CH32_Pos))

#define NAP_TRK_IRQS1_CH33_Pos (1U)
#define NAP_TRK_IRQS1_CH33_Len (1U)
#define NAP_TRK_IRQS1_CH33_Rst (0x0U)
#define NAP_TRK_IRQS1_CH33_Msk (0x1U << NAP_TRK_IRQS1_CH33_Pos)
#define GET_NAP_TRK_IRQS1_CH33(REG) \
  (((REG)&NAP_TRK_IRQS1_CH33_Msk) >> NAP_TRK_IRQS1_CH33_Pos)
#define SET_NAP_TRK_IRQS1_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH33_Msk) | ((VAL) << NAP_TRK_IRQS1_CH33_Pos))

#define NAP_TRK_IRQS1_CH34_Pos (2U)
#define NAP_TRK_IRQS1_CH34_Len (1U)
#define NAP_TRK_IRQS1_CH34_Rst (0x0U)
#define NAP_TRK_IRQS1_CH34_Msk (0x1U << NAP_TRK_IRQS1_CH34_Pos)
#define GET_NAP_TRK_IRQS1_CH34(REG) \
  (((REG)&NAP_TRK_IRQS1_CH34_Msk) >> NAP_TRK_IRQS1_CH34_Pos)
#define SET_NAP_TRK_IRQS1_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH34_Msk) | ((VAL) << NAP_TRK_IRQS1_CH34_Pos))

#define NAP_TRK_IRQS1_CH35_Pos (3U)
#define NAP_TRK_IRQS1_CH35_Len (1U)
#define NAP_TRK_IRQS1_CH35_Rst (0x0U)
#define NAP_TRK_IRQS1_CH35_Msk (0x1U << NAP_TRK_IRQS1_CH35_Pos)
#define GET_NAP_TRK_IRQS1_CH35(REG) \
  (((REG)&NAP_TRK_IRQS1_CH35_Msk) >> NAP_TRK_IRQS1_CH35_Pos)
#define SET_NAP_TRK_IRQS1_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH35_Msk) | ((VAL) << NAP_TRK_IRQS1_CH35_Pos))

#define NAP_TRK_IRQS1_CH36_Pos (4U)
#define NAP_TRK_IRQS1_CH36_Len (1U)
#define NAP_TRK_IRQS1_CH36_Rst (0x0U)
#define NAP_TRK_IRQS1_CH36_Msk (0x1U << NAP_TRK_IRQS1_CH36_Pos)
#define GET_NAP_TRK_IRQS1_CH36(REG) \
  (((REG)&NAP_TRK_IRQS1_CH36_Msk) >> NAP_TRK_IRQS1_CH36_Pos)
#define SET_NAP_TRK_IRQS1_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH36_Msk) | ((VAL) << NAP_TRK_IRQS1_CH36_Pos))

#define NAP_TRK_IRQS1_CH37_Pos (5U)
#define NAP_TRK_IRQS1_CH37_Len (1U)
#define NAP_TRK_IRQS1_CH37_Rst (0x0U)
#define NAP_TRK_IRQS1_CH37_Msk (0x1U << NAP_TRK_IRQS1_CH37_Pos)
#define GET_NAP_TRK_IRQS1_CH37(REG) \
  (((REG)&NAP_TRK_IRQS1_CH37_Msk) >> NAP_TRK_IRQS1_CH37_Pos)
#define SET_NAP_TRK_IRQS1_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH37_Msk) | ((VAL) << NAP_TRK_IRQS1_CH37_Pos))

#define NAP_TRK_IRQS1_CH38_Pos (6U)
#define NAP_TRK_IRQS1_CH38_Len (1U)
#define NAP_TRK_IRQS1_CH38_Rst (0x0U)
#define NAP_TRK_IRQS1_CH38_Msk (0x1U << NAP_TRK_IRQS1_CH38_Pos)
#define GET_NAP_TRK_IRQS1_CH38(REG) \
  (((REG)&NAP_TRK_IRQS1_CH38_Msk) >> NAP_TRK_IRQS1_CH38_Pos)
#define SET_NAP_TRK_IRQS1_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH38_Msk) | ((VAL) << NAP_TRK_IRQS1_CH38_Pos))

#define NAP_TRK_IRQS1_CH39_Pos (7U)
#define NAP_TRK_IRQS1_CH39_Len (1U)
#define NAP_TRK_IRQS1_CH39_Rst (0x0U)
#define NAP_TRK_IRQS1_CH39_Msk (0x1U << NAP_TRK_IRQS1_CH39_Pos)
#define GET_NAP_TRK_IRQS1_CH39(REG) \
  (((REG)&NAP_TRK_IRQS1_CH39_Msk) >> NAP_TRK_IRQS1_CH39_Pos)
#define SET_NAP_TRK_IRQS1_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH39_Msk) | ((VAL) << NAP_TRK_IRQS1_CH39_Pos))

/* Register: NAP_TRK_IRQ_ERRORS0 */
#define NAP_TRK_IRQ_ERRORS0_CH0_Pos (0U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH0_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH0(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH0_Msk) >> NAP_TRK_IRQ_ERRORS0_CH0_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH0_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH0_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH1_Pos (1U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH1_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH1(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH1_Msk) >> NAP_TRK_IRQ_ERRORS0_CH1_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH1_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH1_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH2_Pos (2U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH2_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH2(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH2_Msk) >> NAP_TRK_IRQ_ERRORS0_CH2_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH2_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH2_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH3_Pos (3U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH3_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH3(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH3_Msk) >> NAP_TRK_IRQ_ERRORS0_CH3_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH3_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH3_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH4_Pos (4U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH4_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH4(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH4_Msk) >> NAP_TRK_IRQ_ERRORS0_CH4_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH4_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH4_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH5_Pos (5U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH5_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH5(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH5_Msk) >> NAP_TRK_IRQ_ERRORS0_CH5_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH5_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH5_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH6_Pos (6U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH6_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH6(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH6_Msk) >> NAP_TRK_IRQ_ERRORS0_CH6_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH6_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH6_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH7_Pos (7U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH7_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH7(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH7_Msk) >> NAP_TRK_IRQ_ERRORS0_CH7_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH7_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH7_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH8_Pos (8U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH8_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH8(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH8_Msk) >> NAP_TRK_IRQ_ERRORS0_CH8_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH8_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH8_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH9_Pos (9U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH9_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH9(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH9_Msk) >> NAP_TRK_IRQ_ERRORS0_CH9_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH9_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH9_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH10_Pos (10U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH10_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH10(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH10_Msk) >> NAP_TRK_IRQ_ERRORS0_CH10_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH10_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH10_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH11_Pos (11U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH11_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH11(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH11_Msk) >> NAP_TRK_IRQ_ERRORS0_CH11_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH11_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH11_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH12_Pos (12U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH12_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH12(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH12_Msk) >> NAP_TRK_IRQ_ERRORS0_CH12_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH12_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH12_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH13_Pos (13U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH13_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH13(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH13_Msk) >> NAP_TRK_IRQ_ERRORS0_CH13_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH13_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH13_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH14_Pos (14U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH14_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH14(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH14_Msk) >> NAP_TRK_IRQ_ERRORS0_CH14_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH14_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH14_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH15_Pos (15U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH15_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH15(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH15_Msk) >> NAP_TRK_IRQ_ERRORS0_CH15_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH15_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH15_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH16_Pos (16U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH16_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH16(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH16_Msk) >> NAP_TRK_IRQ_ERRORS0_CH16_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH16_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH16_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH17_Pos (17U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH17_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH17(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH17_Msk) >> NAP_TRK_IRQ_ERRORS0_CH17_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH17_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH17_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH18_Pos (18U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH18_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH18(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH18_Msk) >> NAP_TRK_IRQ_ERRORS0_CH18_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH18_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH18_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH19_Pos (19U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH19_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH19(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH19_Msk) >> NAP_TRK_IRQ_ERRORS0_CH19_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH19_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH19_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH20_Pos (20U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH20_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH20(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH20_Msk) >> NAP_TRK_IRQ_ERRORS0_CH20_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH20_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH20_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH21_Pos (21U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH21_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH21(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH21_Msk) >> NAP_TRK_IRQ_ERRORS0_CH21_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH21_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH21_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH22_Pos (22U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH22_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH22(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH22_Msk) >> NAP_TRK_IRQ_ERRORS0_CH22_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH22_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH22_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH23_Pos (23U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH23_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH23(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH23_Msk) >> NAP_TRK_IRQ_ERRORS0_CH23_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH23_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH23_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH24_Pos (24U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH24_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH24(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH24_Msk) >> NAP_TRK_IRQ_ERRORS0_CH24_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH24_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH24_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH25_Pos (25U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH25_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH25(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH25_Msk) >> NAP_TRK_IRQ_ERRORS0_CH25_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH25_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH25_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH26_Pos (26U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH26_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH26(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH26_Msk) >> NAP_TRK_IRQ_ERRORS0_CH26_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH26_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH26_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH27_Pos (27U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH27_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH27(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH27_Msk) >> NAP_TRK_IRQ_ERRORS0_CH27_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH27_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH27_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH28_Pos (28U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH28_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH28(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH28_Msk) >> NAP_TRK_IRQ_ERRORS0_CH28_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH28_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH28_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH29_Pos (29U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH29_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH29(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH29_Msk) >> NAP_TRK_IRQ_ERRORS0_CH29_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH29_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH29_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH30_Pos (30U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH30_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH30(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH30_Msk) >> NAP_TRK_IRQ_ERRORS0_CH30_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH30_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH30_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH31_Pos (31U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH31_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH31(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH31_Msk) >> NAP_TRK_IRQ_ERRORS0_CH31_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH31_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH31_Pos))

/* Register: NAP_TRK_IRQ_ERRORS1 */
#define NAP_TRK_IRQ_ERRORS1_CH32_Pos (0U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH32_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH32(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH32_Msk) >> NAP_TRK_IRQ_ERRORS1_CH32_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH32_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH32_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH33_Pos (1U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH33_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH33(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH33_Msk) >> NAP_TRK_IRQ_ERRORS1_CH33_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH33_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH33_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH34_Pos (2U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH34_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH34(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH34_Msk) >> NAP_TRK_IRQ_ERRORS1_CH34_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH34_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH34_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH35_Pos (3U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH35_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH35(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH35_Msk) >> NAP_TRK_IRQ_ERRORS1_CH35_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH35_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH35_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH36_Pos (4U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH36_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH36(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH36_Msk) >> NAP_TRK_IRQ_ERRORS1_CH36_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH36_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH36_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH37_Pos (5U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH37_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH37(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH37_Msk) >> NAP_TRK_IRQ_ERRORS1_CH37_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH37_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH37_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH38_Pos (6U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH38_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH38(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH38_Msk) >> NAP_TRK_IRQ_ERRORS1_CH38_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH38_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH38_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH39_Pos (7U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH39_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH39(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH39_Msk) >> NAP_TRK_IRQ_ERRORS1_CH39_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH39_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH39_Pos))

/* Register: NAP_TRK_TIMING_COMPARE */
#define NAP_TRK_TIMING_COMPARE_VALUE_Pos (0U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Len (32U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Rst (0x0U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_TIMING_COMPARE_VALUE_Pos)
#define SET_NAP_TRK_TIMING_COMPARE_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_TIMING_COMPARE_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_TIMING_COMPARE_VALUE_Pos))

/* Register: NAP_TRK_COMPARE_SNAPSHOT */
#define NAP_TRK_COMPARE_SNAPSHOT_VALUE_Pos (0U)
#define NAP_TRK_COMPARE_SNAPSHOT_VALUE_Len (32U)
#define NAP_TRK_COMPARE_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_TRK_COMPARE_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_COMPARE_SNAPSHOT_VALUE_Pos)
#define GET_NAP_TRK_COMPARE_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_TRK_COMPARE_SNAPSHOT_VALUE_Msk) >> \
   NAP_TRK_COMPARE_SNAPSHOT_VALUE_Pos)

/* Register: NAP_TRK_CODE_INT_INIT */
#define NAP_TRK_CODE_INT_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_INT_INIT_VALUE_Len (21U)
#define NAP_TRK_CODE_INT_INIT_VALUE_Rst (0x0U)
#define NAP_TRK_CODE_INT_INIT_VALUE_Msk \
  (0x1FFFFFU << NAP_TRK_CODE_INT_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_INT_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_INT_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_INT_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_INT_MAX */
#define NAP_TRK_CODE_INT_MAX_VALUE_Pos (0U)
#define NAP_TRK_CODE_INT_MAX_VALUE_Len (21U)
#define NAP_TRK_CODE_INT_MAX_VALUE_Rst (0x1FFFFFU)
#define NAP_TRK_CODE_INT_MAX_VALUE_Msk \
  (0x1FFFFFU << NAP_TRK_CODE_INT_MAX_VALUE_Pos)
#define SET_NAP_TRK_CODE_INT_MAX_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_INT_MAX_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_INT_MAX_VALUE_Pos))

/* Register: NAP_TRK_CODE_FRAC_INIT */
#define NAP_TRK_CODE_FRAC_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_FRAC_INIT_VALUE_Len (32U)
#define NAP_TRK_CODE_FRAC_INIT_VALUE_Rst (0x0U)
#define NAP_TRK_CODE_FRAC_INIT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CODE_FRAC_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_FRAC_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_FRAC_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_FRAC_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR0_INIT */
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR0_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR0_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_INIT */
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR0_RESET */
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR0_RESET_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR0_RESET_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_RESET */
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_RESET_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_RESET_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_LAST */
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_LAST_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_LAST_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos))

/* Register: NAP_PPS_CONTROL */
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos (0U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Len (1U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Rst (0x1U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk \
  (0x1U << NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos)
#define GET_NAP_PPS_CONTROL_ACTIVE_LEVEL(REG) \
  (((REG)&NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk) >> NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos)
#define SET_NAP_PPS_CONTROL_ACTIVE_LEVEL(REG, VAL) \
  (((REG) & ~NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk) |   \
   ((VAL) << NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos))

#define NAP_PPS_CONTROL_PULSE_WIDTH_Pos (1U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Len (28U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Rst (0x64U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Msk \
  (0xFFFFFFFU << NAP_PPS_CONTROL_PULSE_WIDTH_Pos)
#define GET_NAP_PPS_CONTROL_PULSE_WIDTH(REG) \
  (((REG)&NAP_PPS_CONTROL_PULSE_WIDTH_Msk) >> NAP_PPS_CONTROL_PULSE_WIDTH_Pos)
#define SET_NAP_PPS_CONTROL_PULSE_WIDTH(REG, VAL) \
  (((REG) & ~NAP_PPS_CONTROL_PULSE_WIDTH_Msk) |   \
   ((VAL) << NAP_PPS_CONTROL_PULSE_WIDTH_Pos))

/* Register: NAP_PPS_TIMING_COMPARE */
#define NAP_PPS_TIMING_COMPARE_VALUE_Pos (0U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Len (32U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Rst (0x0U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Msk \
  (0xFFFFFFFFU << NAP_PPS_TIMING_COMPARE_VALUE_Pos)
#define SET_NAP_PPS_TIMING_COMPARE_VALUE(REG, VAL) \
  (((REG) & ~NAP_PPS_TIMING_COMPARE_VALUE_Msk) |   \
   ((VAL) << NAP_PPS_TIMING_COMPARE_VALUE_Pos))

/* Register: NAP_EVENT0_TIMEOUT */
#define NAP_EVENT0_TIMEOUT_VALUE_Pos (0U)
#define NAP_EVENT0_TIMEOUT_VALUE_Len (32U)
#define NAP_EVENT0_TIMEOUT_VALUE_Rst (0x0U)
#define NAP_EVENT0_TIMEOUT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT0_TIMEOUT_VALUE_Pos)
#define SET_NAP_EVENT0_TIMEOUT_VALUE(REG, VAL) \
  (((REG) & ~NAP_EVENT0_TIMEOUT_VALUE_Msk) |   \
   ((VAL) << NAP_EVENT0_TIMEOUT_VALUE_Pos))

/* Register: NAP_EVENT1_TIMEOUT */
#define NAP_EVENT1_TIMEOUT_VALUE_Pos (0U)
#define NAP_EVENT1_TIMEOUT_VALUE_Len (32U)
#define NAP_EVENT1_TIMEOUT_VALUE_Rst (0x0U)
#define NAP_EVENT1_TIMEOUT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT1_TIMEOUT_VALUE_Pos)
#define SET_NAP_EVENT1_TIMEOUT_VALUE(REG, VAL) \
  (((REG) & ~NAP_EVENT1_TIMEOUT_VALUE_Msk) |   \
   ((VAL) << NAP_EVENT1_TIMEOUT_VALUE_Pos))

/* Register: NAP_EVENT2_TIMEOUT */
#define NAP_EVENT2_TIMEOUT_VALUE_Pos (0U)
#define NAP_EVENT2_TIMEOUT_VALUE_Len (32U)
#define NAP_EVENT2_TIMEOUT_VALUE_Rst (0x0U)
#define NAP_EVENT2_TIMEOUT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT2_TIMEOUT_VALUE_Pos)
#define SET_NAP_EVENT2_TIMEOUT_VALUE(REG, VAL) \
  (((REG) & ~NAP_EVENT2_TIMEOUT_VALUE_Msk) |   \
   ((VAL) << NAP_EVENT2_TIMEOUT_VALUE_Pos))

/* Register: NAP_EVENT0_TIMING_SNAPSHOT */
#define NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_EVENT0_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_EVENT0_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_EVENT1_TIMING_SNAPSHOT */
#define NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_EVENT1_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_EVENT1_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_EVENT2_TIMING_SNAPSHOT */
#define NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_EVENT2_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_EVENT2_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_RTC_TIMING_SNAPSHOT */
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_RTC_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_RTC_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_IPPROT_CONTROL */
#define NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Pos (0U)
#define NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Len (1U)
#define NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Rst (0x0U)
#define NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Msk \
  (0x1U << NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Pos)
#define GET_NAP_IPPROT_CONTROL_IPPROT_INCREMENT(REG)  \
  (((REG)&NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Msk) >> \
   NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Pos)
#define SET_NAP_IPPROT_CONTROL_IPPROT_INCREMENT(REG, VAL) \
  (((REG) & ~NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Msk) |   \
   ((VAL) << NAP_IPPROT_CONTROL_IPPROT_INCREMENT_Pos))

/* Register: NAP_IPPROT_STATUS */
#define NAP_IPPROT_STATUS_COUNTER_VALUE_Pos (0U)
#define NAP_IPPROT_STATUS_COUNTER_VALUE_Len (32U)
#define NAP_IPPROT_STATUS_COUNTER_VALUE_Rst (0x0U)
#define NAP_IPPROT_STATUS_COUNTER_VALUE_Msk \
  (0xFFFFFFFFU << NAP_IPPROT_STATUS_COUNTER_VALUE_Pos)
#define GET_NAP_IPPROT_STATUS_COUNTER_VALUE(REG)  \
  (((REG)&NAP_IPPROT_STATUS_COUNTER_VALUE_Msk) >> \
   NAP_IPPROT_STATUS_COUNTER_VALUE_Pos)

/* Register: NAP_TRK_CH_STATUS */
#define NAP_TRK_CH_STATUS_CODE_Pos (0U)
#define NAP_TRK_CH_STATUS_CODE_Len (3U)
#define NAP_TRK_CH_STATUS_CODE_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CODE_Msk (0x7U << NAP_TRK_CH_STATUS_CODE_Pos)
#define GET_NAP_TRK_CH_STATUS_CODE(REG) \
  (((REG)&NAP_TRK_CH_STATUS_CODE_Msk) >> NAP_TRK_CH_STATUS_CODE_Pos)

#define NAP_TRK_CH_STATUS_FRONTEND_Pos (3U)
#define NAP_TRK_CH_STATUS_FRONTEND_Len (3U)
#define NAP_TRK_CH_STATUS_FRONTEND_Rst (0x0U)
#define NAP_TRK_CH_STATUS_FRONTEND_Msk (0x7U << NAP_TRK_CH_STATUS_FRONTEND_Pos)
#define GET_NAP_TRK_CH_STATUS_FRONTEND(REG) \
  (((REG)&NAP_TRK_CH_STATUS_FRONTEND_Msk) >> NAP_TRK_CH_STATUS_FRONTEND_Pos)

#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos (6U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Len (1U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Msk \
  (0x1U << NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos)
#define GET_NAP_TRK_CH_STATUS_CORR_OVERFLOW(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CORR_OVERFLOW_Msk) >> \
   NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos)

/* Register: NAP_TRK_CH_CONTROL */
#define NAP_TRK_CH_CONTROL_SAT_Pos (0U)
#define NAP_TRK_CH_CONTROL_SAT_Len (6U)
#define NAP_TRK_CH_CONTROL_SAT_Rst (0x0U)
#define NAP_TRK_CH_CONTROL_SAT_Msk (0x3FU << NAP_TRK_CH_CONTROL_SAT_Pos)
#define GET_NAP_TRK_CH_CONTROL_SAT(REG) \
  (((REG)&NAP_TRK_CH_CONTROL_SAT_Msk) >> NAP_TRK_CH_CONTROL_SAT_Pos)
#define SET_NAP_TRK_CH_CONTROL_SAT(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CONTROL_SAT_Msk) |   \
   ((VAL) << NAP_TRK_CH_CONTROL_SAT_Pos))

#define NAP_TRK_CH_CONTROL_LENGTH_Pos (6U)
#define NAP_TRK_CH_CONTROL_LENGTH_Len (24U)
#define NAP_TRK_CH_CONTROL_LENGTH_Rst (0x64U)
#define NAP_TRK_CH_CONTROL_LENGTH_Msk \
  (0xFFFFFFU << NAP_TRK_CH_CONTROL_LENGTH_Pos)
#define GET_NAP_TRK_CH_CONTROL_LENGTH(REG) \
  (((REG)&NAP_TRK_CH_CONTROL_LENGTH_Msk) >> NAP_TRK_CH_CONTROL_LENGTH_Pos)
#define SET_NAP_TRK_CH_CONTROL_LENGTH(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CONTROL_LENGTH_Msk) |   \
   ((VAL) << NAP_TRK_CH_CONTROL_LENGTH_Pos))

/* Register: NAP_TRK_CH_TIMING_SNAPSHOT */
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_TRK_CH_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_TRK_CH_CARR_PHASE_INT */
#define NAP_TRK_CH_CARR_PHASE_INT_VALUE_Pos (0U)
#define NAP_TRK_CH_CARR_PHASE_INT_VALUE_Len (32U)
#define NAP_TRK_CH_CARR_PHASE_INT_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CARR_PHASE_INT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CARR_PHASE_INT_VALUE_Pos)
#define GET_NAP_TRK_CH_CARR_PHASE_INT_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_CARR_PHASE_INT_VALUE_Msk) >> \
   NAP_TRK_CH_CARR_PHASE_INT_VALUE_Pos)

/* Register: NAP_TRK_CH_CARR_PHASE_FRAC */
#define NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Pos (0U)
#define NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Len (32U)
#define NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Pos)
#define GET_NAP_TRK_CH_CARR_PHASE_FRAC_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Msk) >> \
   NAP_TRK_CH_CARR_PHASE_FRAC_VALUE_Pos)

/* Register: NAP_TRK_CH_CODE_PHASE_INT */
#define NAP_TRK_CH_CODE_PHASE_INT_VALUE_Pos (0U)
#define NAP_TRK_CH_CODE_PHASE_INT_VALUE_Len (21U)
#define NAP_TRK_CH_CODE_PHASE_INT_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CODE_PHASE_INT_VALUE_Msk \
  (0x1FFFFFU << NAP_TRK_CH_CODE_PHASE_INT_VALUE_Pos)
#define GET_NAP_TRK_CH_CODE_PHASE_INT_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_CODE_PHASE_INT_VALUE_Msk) >> \
   NAP_TRK_CH_CODE_PHASE_INT_VALUE_Pos)

/* Register: NAP_TRK_CH_CODE_PHASE_FRAC */
#define NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Pos (0U)
#define NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Len (32U)
#define NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Pos)
#define GET_NAP_TRK_CH_CODE_PHASE_FRAC_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Msk) >> \
   NAP_TRK_CH_CODE_PHASE_FRAC_VALUE_Pos)

/* Register: NAP_TRK_CH_CORR0 */
#define NAP_TRK_CH_CORR0_I_Pos (0U)
#define NAP_TRK_CH_CORR0_I_Len (16U)
#define NAP_TRK_CH_CORR0_I_Rst (0x0U)
#define NAP_TRK_CH_CORR0_I_Msk (0xFFFFU << NAP_TRK_CH_CORR0_I_Pos)
#define GET_NAP_TRK_CH_CORR0_I(REG) \
  (((REG)&NAP_TRK_CH_CORR0_I_Msk) >> NAP_TRK_CH_CORR0_I_Pos)

#define NAP_TRK_CH_CORR0_Q_Pos (16U)
#define NAP_TRK_CH_CORR0_Q_Len (16U)
#define NAP_TRK_CH_CORR0_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR0_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR0_Q_Pos)
#define GET_NAP_TRK_CH_CORR0_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR0_Q_Msk) >> NAP_TRK_CH_CORR0_Q_Pos)

/* Register: NAP_TRK_CH_CORR1 */
#define NAP_TRK_CH_CORR1_I_Pos (0U)
#define NAP_TRK_CH_CORR1_I_Len (16U)
#define NAP_TRK_CH_CORR1_I_Rst (0x0U)
#define NAP_TRK_CH_CORR1_I_Msk (0xFFFFU << NAP_TRK_CH_CORR1_I_Pos)
#define GET_NAP_TRK_CH_CORR1_I(REG) \
  (((REG)&NAP_TRK_CH_CORR1_I_Msk) >> NAP_TRK_CH_CORR1_I_Pos)

#define NAP_TRK_CH_CORR1_Q_Pos (16U)
#define NAP_TRK_CH_CORR1_Q_Len (16U)
#define NAP_TRK_CH_CORR1_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR1_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR1_Q_Pos)
#define GET_NAP_TRK_CH_CORR1_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR1_Q_Msk) >> NAP_TRK_CH_CORR1_Q_Pos)

/* Register: NAP_TRK_CH_CORR2 */
#define NAP_TRK_CH_CORR2_I_Pos (0U)
#define NAP_TRK_CH_CORR2_I_Len (16U)
#define NAP_TRK_CH_CORR2_I_Rst (0x0U)
#define NAP_TRK_CH_CORR2_I_Msk (0xFFFFU << NAP_TRK_CH_CORR2_I_Pos)
#define GET_NAP_TRK_CH_CORR2_I(REG) \
  (((REG)&NAP_TRK_CH_CORR2_I_Msk) >> NAP_TRK_CH_CORR2_I_Pos)

#define NAP_TRK_CH_CORR2_Q_Pos (16U)
#define NAP_TRK_CH_CORR2_Q_Len (16U)
#define NAP_TRK_CH_CORR2_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR2_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR2_Q_Pos)
#define GET_NAP_TRK_CH_CORR2_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR2_Q_Msk) >> NAP_TRK_CH_CORR2_Q_Pos)

/* Register: NAP_TRK_CH_CORR3 */
#define NAP_TRK_CH_CORR3_I_Pos (0U)
#define NAP_TRK_CH_CORR3_I_Len (16U)
#define NAP_TRK_CH_CORR3_I_Rst (0x0U)
#define NAP_TRK_CH_CORR3_I_Msk (0xFFFFU << NAP_TRK_CH_CORR3_I_Pos)
#define GET_NAP_TRK_CH_CORR3_I(REG) \
  (((REG)&NAP_TRK_CH_CORR3_I_Msk) >> NAP_TRK_CH_CORR3_I_Pos)

#define NAP_TRK_CH_CORR3_Q_Pos (16U)
#define NAP_TRK_CH_CORR3_Q_Len (16U)
#define NAP_TRK_CH_CORR3_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR3_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR3_Q_Pos)
#define GET_NAP_TRK_CH_CORR3_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR3_Q_Msk) >> NAP_TRK_CH_CORR3_Q_Pos)

/* Register: NAP_TRK_CH_CORR4 */
#define NAP_TRK_CH_CORR4_I_Pos (0U)
#define NAP_TRK_CH_CORR4_I_Len (16U)
#define NAP_TRK_CH_CORR4_I_Rst (0x0U)
#define NAP_TRK_CH_CORR4_I_Msk (0xFFFFU << NAP_TRK_CH_CORR4_I_Pos)
#define GET_NAP_TRK_CH_CORR4_I(REG) \
  (((REG)&NAP_TRK_CH_CORR4_I_Msk) >> NAP_TRK_CH_CORR4_I_Pos)

#define NAP_TRK_CH_CORR4_Q_Pos (16U)
#define NAP_TRK_CH_CORR4_Q_Len (16U)
#define NAP_TRK_CH_CORR4_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR4_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR4_Q_Pos)
#define GET_NAP_TRK_CH_CORR4_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR4_Q_Msk) >> NAP_TRK_CH_CORR4_Q_Pos)

/* Register: NAP_TRK_CH_SPACING */
#define NAP_TRK_CH_SPACING_OFFSET0_Pos (0U)
#define NAP_TRK_CH_SPACING_OFFSET0_Len (9U)
#define NAP_TRK_CH_SPACING_OFFSET0_Rst (0xCU)
#define NAP_TRK_CH_SPACING_OFFSET0_Msk \
  (0x1FFU << NAP_TRK_CH_SPACING_OFFSET0_Pos)
#define SET_NAP_TRK_CH_SPACING_OFFSET0(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_SPACING_OFFSET0_Msk) |   \
   ((VAL) << NAP_TRK_CH_SPACING_OFFSET0_Pos))

#define NAP_TRK_CH_SPACING_OFFSET1_Pos (9U)
#define NAP_TRK_CH_SPACING_OFFSET1_Len (6U)
#define NAP_TRK_CH_SPACING_OFFSET1_Rst (0xCU)
#define NAP_TRK_CH_SPACING_OFFSET1_Msk (0x3FU << NAP_TRK_CH_SPACING_OFFSET1_Pos)
#define SET_NAP_TRK_CH_SPACING_OFFSET1(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_SPACING_OFFSET1_Msk) |   \
   ((VAL) << NAP_TRK_CH_SPACING_OFFSET1_Pos))

#define NAP_TRK_CH_SPACING_OFFSET2_Pos (15U)
#define NAP_TRK_CH_SPACING_OFFSET2_Len (6U)
#define NAP_TRK_CH_SPACING_OFFSET2_Rst (0xCU)
#define NAP_TRK_CH_SPACING_OFFSET2_Msk (0x3FU << NAP_TRK_CH_SPACING_OFFSET2_Pos)
#define SET_NAP_TRK_CH_SPACING_OFFSET2(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_SPACING_OFFSET2_Msk) |   \
   ((VAL) << NAP_TRK_CH_SPACING_OFFSET2_Pos))

#define NAP_TRK_CH_SPACING_OFFSET3_Pos (21U)
#define NAP_TRK_CH_SPACING_OFFSET3_Len (9U)
#define NAP_TRK_CH_SPACING_OFFSET3_Rst (0xCU)
#define NAP_TRK_CH_SPACING_OFFSET3_Msk \
  (0x1FFU << NAP_TRK_CH_SPACING_OFFSET3_Pos)
#define SET_NAP_TRK_CH_SPACING_OFFSET3(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_SPACING_OFFSET3_Msk) |   \
   ((VAL) << NAP_TRK_CH_SPACING_OFFSET3_Pos))

/* Register: NAP_TRK_CH_CARR_PINC */
#define NAP_TRK_CH_CARR_PINC_VALUE_Pos (0U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Len (32U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CARR_PINC_VALUE_Pos)
#define SET_NAP_TRK_CH_CARR_PINC_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CARR_PINC_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CH_CARR_PINC_VALUE_Pos))

/* Register: NAP_TRK_CH_CODE_PINC */
#define NAP_TRK_CH_CODE_PINC_VALUE_Pos (0U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Len (32U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CODE_PINC_VALUE_Pos)
#define SET_NAP_TRK_CH_CODE_PINC_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CODE_PINC_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CH_CODE_PINC_VALUE_Pos))

#endif
