
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000238                       # Number of seconds simulated (Second)
simTicks                                    238349500                       # Number of ticks simulated (Tick)
finalTick                                   238349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.84                       # Real time elapsed on the host (Second)
hostTickRate                                 12016528                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1456448                       # Number of bytes of host memory used (Byte)
simInsts                                      1797846                       # Number of instructions simulated (Count)
simOps                                        3274650                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    90639                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     165093                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          439808                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.022021                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.248631                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         306111                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        271006                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   513                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              105475                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           208896                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             318060                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.852059                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.839038                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   243704     76.62%     76.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    14322      4.50%     81.12% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    12043      3.79%     84.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    12602      3.96%     88.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                     9763      3.07%     91.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     9718      3.06%     95.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     7568      2.38%     97.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     4978      1.57%     98.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     3362      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               318060                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   3158     67.84%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.37%     68.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     68.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    29      0.62%     68.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  48      1.03%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     69.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   773     16.61%     86.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  546     11.73%     98.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               34      0.73%     98.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              50      1.07%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2772      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       200716     74.06%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           20      0.01%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1774      0.65%     75.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          738      0.27%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           32      0.01%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          716      0.26%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1963      0.72%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1794      0.66%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1320      0.49%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          820      0.30%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        38001     14.02%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        16298      6.01%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         2822      1.04%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1220      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        271006                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.616192                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                               4655                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.017177                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                  841379                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 388546                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         251423                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    23861                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   23207                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           10904                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     260906                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       11983                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     4076                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            915                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         121748                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         42411                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        19326                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         1058                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores          396                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          454      1.25%      1.25% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         1505      4.15%      5.40% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         1669      4.60%     10.01% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          308      0.85%     10.86% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        30145     83.17%     94.03% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1626      4.49%     98.51% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          539      1.49%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         36246                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          402      2.57%      2.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return          652      4.16%      6.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          900      5.75%     12.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          219      1.40%     13.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        12383     79.08%     92.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          817      5.22%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          286      1.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        15659                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          110      4.07%      4.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            3      0.11%      4.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          261      9.66%     13.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           95      3.52%     17.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1786     66.12%     83.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          258      9.55%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          188      6.96%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2701                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          138      6.31%      8.68% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.71% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1599     73.08%     85.79% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          137      6.26%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          174      7.95%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         2188                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        21425     59.11%     59.11% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        13172     36.34%     95.45% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         1505      4.15%     99.60% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        36246                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         2011     82.52%     82.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          400     16.41%     98.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            3      0.12%     99.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           23      0.94%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2437                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            30599                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        11707                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2701                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         2270                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               36246                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1874                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  18127                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.500110                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1145                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            847                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             703                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          454      1.25%      1.25% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         1505      4.15%      5.40% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         1669      4.60%     10.01% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          308      0.85%     10.86% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        30145     83.17%     94.03% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1626      4.49%     98.51% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          539      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        36246                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          167      0.92%      0.92% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         1505      8.31%      9.23% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          390      2.15%     11.38% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          308      1.70%     13.08% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        14854     81.98%     95.06% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          356      1.96%     97.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          539      2.97%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        18119                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          261     13.93%     13.93% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     13.93% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1355     72.31%     86.23% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          258     13.77%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1874                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          261     13.93%     13.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1355     72.31%     86.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          258     13.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          847                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          703                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1130                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2629                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2624                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              1771                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts         103951                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             2379                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       303152                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.662097                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.841568                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         252715     83.36%     83.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          11416      3.77%     87.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           8359      2.76%     89.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3           8975      2.96%     92.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           3470      1.14%     93.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           3493      1.15%     95.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1192      0.39%     95.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           1096      0.36%     95.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          12436      4.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       303152                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        12436                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.022021                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.248631                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   76515                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               190252                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    41178                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 7543                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2572                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               12460                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                329763                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2887                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             266930                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           24416                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          39824                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         17174                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.606924                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        137567                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        94290                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         16381                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         8980                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       327874                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       194995                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            56998                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       109331                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             14821                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       217373                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   6224                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 839                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1561                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        19735                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    21376                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 1125                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            318060                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.131221                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.611946                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  260784     81.99%     81.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    3555      1.12%     83.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    2990      0.94%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    3213      1.01%     85.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    4728      1.49%     86.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    3225      1.01%     87.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    4025      1.27%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    2885      0.91%     89.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   32655     10.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              318060                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               193256                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.439410                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             36246                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.082413                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        75440                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2572                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    101251                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    2770                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                306191                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 305                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   42411                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  19326                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      668                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    1762                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           547                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         2241                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                2788                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  263754                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 262327                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   196363                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   339934                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.596458                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.577650                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       2621                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  14260                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  6071                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   500                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            54.050478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          180.036299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 22864     81.22%     81.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  42      0.15%     81.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 160      0.57%     81.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 153      0.54%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 101      0.36%     82.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  70      0.25%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  34      0.12%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  85      0.30%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  75      0.27%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  96      0.34%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                83      0.29%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               140      0.50%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               266      0.94%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               260      0.92%     86.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               262      0.93%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               218      0.77%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               298      1.06%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               234      0.83%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               288      1.02%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               263      0.93%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               201      0.71%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               184      0.65%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               127      0.45%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               106      0.38%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                93      0.33%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                80      0.28%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                84      0.30%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                72      0.26%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                34      0.12%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                42      0.15%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1136      4.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  38286                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  17179                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      596                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      115                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  21610                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      458                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2572                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   80404                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 150708                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2311                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    44128                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                37937                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                320655                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 2543                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 10625                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  2296                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 23779                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             587779                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1124456                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  419204                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    26156                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  215036                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    35116                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          593771                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         624341                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu1.numCycles                          445986                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.078519                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.245187                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         305568                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        270892                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   517                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              104932                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           206934                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             320924                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.844100                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.831153                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   246501     76.81%     76.81% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    14354      4.47%     81.28% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    12080      3.76%     85.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                    12648      3.94%     88.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                     9789      3.05%     92.04% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     9717      3.03%     95.07% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                     7532      2.35%     97.41% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     4923      1.53%     98.95% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     3380      1.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               320924                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   3115     67.61%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                    20      0.43%     68.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    37      0.80%     68.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     68.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     68.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     68.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     68.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  46      1.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     69.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   771     16.74%     86.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  535     11.61%     98.20% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               36      0.78%     98.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              47      1.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         2764      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       200460     74.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           20      0.01%     75.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1774      0.65%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          745      0.28%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.01%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          732      0.27%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu         1953      0.72%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt         1829      0.68%     77.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         1333      0.49%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          831      0.31%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        38037     14.04%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        16313      6.02%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead         2855      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite         1214      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        270892                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.607400                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                               4607                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.017007                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                  843750                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 387292                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         251145                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                    24082                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   23371                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses           11006                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     260644                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                       12091                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                     4093                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            930                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         125062                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         42387                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        19294                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads         1052                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores          395                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          465      1.28%      1.28% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         1515      4.18%      5.47% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         1673      4.62%     10.09% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect          303      0.84%     10.92% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond        30113     83.15%     94.07% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         1624      4.48%     98.56% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          522      1.44%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total         36215                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          413      2.64%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          662      4.24%      6.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          904      5.78%     12.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          214      1.37%     14.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond        12351     79.03%     93.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          815      5.21%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          269      1.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total        15628                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch          111      4.10%      4.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            3      0.11%      4.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          261      9.65%     13.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect           97      3.58%     17.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond         1784     65.93%     83.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          261      9.65%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          189      6.98%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total         2706                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          139      6.35%      8.73% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.75% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond         1594     72.82%     85.56% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          141      6.44%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total         2189                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        21360     58.98%     58.98% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB        13198     36.44%     95.42% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         1515      4.18%     99.61% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total        36215                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         2014     82.47%     82.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return          403     16.50%     98.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total         2442                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted            30578                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        11677                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect             2706                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           673                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted         2276                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups               36215                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                1876                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                  18201                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.502582                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1149                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            825                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits               142                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             683                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          465      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         1515      4.18%      5.47% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         1673      4.62%     10.09% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect          303      0.84%     10.92% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond        30113     83.15%     94.07% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         1624      4.48%     98.56% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          522      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total        36215                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          174      0.97%      0.97% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         1515      8.41%      9.38% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          392      2.18%     11.55% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect          303      1.68%     13.23% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        14749     81.88%     95.11% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          359      1.99%     97.10% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     97.10% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          522      2.90%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        18014                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          261     13.91%     13.91% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     13.91% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         1354     72.17%     86.09% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          261     13.91%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         1876                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          261     13.91%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         1354     72.17%     86.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          261     13.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         1876                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          825                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses          683                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          286                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords         1111                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2638                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2633                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes              1780                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts         103367                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             2374                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       306082                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.655759                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.834246                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         255665     83.53%     83.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          11416      3.73%     87.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           8324      2.72%     89.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           9011      2.94%     92.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           3439      1.12%     94.05% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           3494      1.14%     95.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1193      0.39%     95.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           1085      0.35%     95.93% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8          12455      4.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       306082                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples        12455                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.078519                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.245187                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                   74787                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               194989                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    40915                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                 7666                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2567                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               12479                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  560                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                329300                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2876                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts             266799                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches           24414                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts          39877                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         17181                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.598223                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads        137769                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites        94277                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads         16557                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         9081                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       327933                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       194707                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            57058                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       109294                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches             14855                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       221016                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   6222                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 785                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1513                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        23073                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                    21406                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 1153                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            320924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.119947                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.600898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  263738     82.18%     82.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    3493      1.09%     83.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    2971      0.93%     84.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    3173      0.99%     85.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    4822      1.50%     86.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    3233      1.01%     87.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    4028      1.26%     88.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2885      0.90%     89.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   32581     10.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              320924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts               192942                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.432619                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             36215                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.081202                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        71426                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2567                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    100450                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    6391                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                305648                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 329                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   42387                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  19294                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      639                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    5405                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            84                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           547                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         2220                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                2767                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  263539                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 262151                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   196008                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   339647                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.587801                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.577093                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                       2631                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  14236                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 84                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  6039                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   512                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            57.997513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          191.700968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                 22841     81.14%     81.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  34      0.12%     81.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                 119      0.42%     81.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 179      0.64%     82.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 123      0.44%     82.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  98      0.35%     83.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  66      0.23%     83.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  66      0.23%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  86      0.31%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  89      0.32%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                69      0.25%     84.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                76      0.27%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               138      0.49%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               235      0.83%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               292      1.04%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               277      0.98%     88.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               243      0.86%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               257      0.91%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               251      0.89%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               189      0.67%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               255      0.91%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               221      0.79%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               120      0.43%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               116      0.41%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                94      0.33%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                76      0.27%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                62      0.22%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                73      0.26%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                57      0.20%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                52      0.18%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1297      4.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            3504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                  38269                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  17184                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      604                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  21633                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      459                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2567                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   78714                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 153477                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          2164                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    43953                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                40049                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                320298                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 1601                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                  9870                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1615                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                 26241                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             587095                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                    1123147                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  418612                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    26344                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  214352                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    35807                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          596098                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         623109                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu10.numCycles                         469232                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             4.291102                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.233040                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        306321                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       271160                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  533                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             105685                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          208870                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            337420                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.803628                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.798119                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  263160     77.99%     77.99% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   14313      4.24%     82.23% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   11852      3.51%     85.75% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   12599      3.73%     89.48% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                    9794      2.90%     92.38% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                    9789      2.90%     95.28% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                    7539      2.23%     97.52% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                    5001      1.48%     99.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    3373      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              337420                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  3126     67.40%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    2      0.04%     67.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   17      0.37%     67.81% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     67.81% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   40      0.86%     68.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 47      1.01%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     69.69% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  769     16.58%     86.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 542     11.69%     97.95% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              37      0.80%     98.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             58      1.25%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         2746      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       200751     74.03%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           20      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd          748      0.28%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          727      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu         1967      0.73%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1823      0.67%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         1332      0.49%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          829      0.31%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead        37921     13.98%     92.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        16347      6.03%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead         2876      1.06%     99.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         1267      0.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       271160                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.577880                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              4638                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.017104                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                 860663                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                388636                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        251505                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                   24248                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                  23537                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses          11067                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    260870                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                      12182                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    4051                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                           943                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        131812                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads        42436                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        19401                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         1065                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          410                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          456      1.26%      1.26% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return         1503      4.14%      5.40% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect         1675      4.62%     10.01% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect          308      0.85%     10.86% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond        30176     83.15%     94.01% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond         1645      4.53%     98.55% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond          528      1.45%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total        36291                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          404      2.57%      2.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          650      4.14%      6.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect          906      5.77%     12.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          219      1.39%     13.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        12414     79.05%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          836      5.32%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond          275      1.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total        15704                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            2      0.07%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          262      9.74%     13.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect           96      3.57%     17.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond         1774     65.92%     83.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          262      9.74%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          185      6.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total         2691                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          140      6.40%      8.78% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.80% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond         1596     72.98%     85.78% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          136      6.22%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          175      8.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total         2187                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget        21441     59.08%     59.08% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB        13207     36.39%     95.47% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS         1503      4.14%     99.61% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total        36291                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         2003     82.50%     82.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          401     16.52%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total         2428                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted           30632                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        11702                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect            2691                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         2263                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups              36291                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               1870                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 18144                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.499959                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1146                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups           836                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits              140                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            696                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          456      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return         1503      4.14%      5.40% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect         1675      4.62%     10.01% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect          308      0.85%     10.86% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond        30176     83.15%     94.01% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond         1645      4.53%     98.55% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond          528      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total        36291                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch          169      0.93%      0.93% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return         1503      8.28%      9.21% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          390      2.15%     11.36% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect          308      1.70%     13.06% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond        14888     82.04%     95.10% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          361      1.99%     97.09% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     97.09% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond          528      2.91%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total        18147                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          262     14.01%     14.01% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     14.01% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         1346     71.98%     85.99% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          262     14.01%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         1870                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          262     14.01%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         1346     71.98%     85.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          262     14.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         1870                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups          836                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses          696                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords         1117                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes               2633                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                 2628                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes             1775                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts        104205                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts            2336                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       322545                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.622288                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.792336                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        272130     84.37%     84.37% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         11364      3.52%     87.89% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2          8372      2.60%     90.49% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3          9027      2.80%     93.29% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          3446      1.07%     94.36% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5          3475      1.08%     95.43% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6          1188      0.37%     95.80% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7          1104      0.34%     96.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         12439      3.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       322545                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        12439                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                4.291102                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.233040                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                  79826                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              206363                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                   41059                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles                7636                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 2536                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              12497                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 560                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               330082                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                2894                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts            267109                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches          24428                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts         39800                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts        17279                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          0.569247                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads       137534                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites        94327                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads        16593                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites         9089                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads       327894                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites       194982                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs           57079                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads       109490                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches            14850                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      229965                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  6164                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         1389                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        26388                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   21427                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1139                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           337420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.066558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.549611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 280179     83.04%     83.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   3497      1.04%     84.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   2943      0.87%     84.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   3212      0.95%     85.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   4804      1.42%     87.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                   3243      0.96%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   4022      1.19%     89.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                   2864      0.85%     90.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  32656      9.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             337420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts              193203                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.411743                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches            36291                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.077341                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles        76112                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    2536                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   105906                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   3684                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               306401                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                313                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                  42436                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 19401                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     676                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   2665                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           89                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         2189                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               2729                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 263949                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                262572                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  196309                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                  339800                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.559578                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.577719                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                      2626                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 14285                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                89                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 6146                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  8                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  484                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           62.690739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         210.935174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9                22936     81.47%     81.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 49      0.17%     81.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 36      0.13%     81.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 52      0.18%     81.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                145      0.52%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                115      0.41%     82.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 81      0.29%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 99      0.35%     83.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 46      0.16%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 47      0.17%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               72      0.26%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               72      0.26%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               69      0.25%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               79      0.28%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              184      0.65%     85.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              251      0.89%     86.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              252      0.90%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              233      0.83%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              229      0.81%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              248      0.88%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              238      0.85%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              249      0.88%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              175      0.62%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              140      0.50%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              122      0.43%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              143      0.51%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              130      0.46%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279               72      0.26%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289               71      0.25%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299               82      0.29%     94.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           1434      5.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           3336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                 38304                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 17285                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     692                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     117                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 21634                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     485                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 2536                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                  83703                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                162514                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         2488                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                   44121                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               42058                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               320985                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                1557                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                 9776                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 1709                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                28560                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands            588056                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                   1125388                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 419243                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                   26429                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 215313                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                65                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   35260                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                         613415                       # The number of ROB reads (Count)
system.cpu10.rob.writes                        624812                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu11.numCycles                         476700                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.359396                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.229390                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        306184                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       271108                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  503                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined             105542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          209270                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            337189                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.804024                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.791172                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  262146     77.74%     77.74% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   14757      4.38%     82.12% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   12372      3.67%     85.79% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   12654      3.75%     89.54% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                    9843      2.92%     92.46% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    9734      2.89%     95.35% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    7505      2.23%     97.57% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    4851      1.44%     99.01% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    3327      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              337189                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  3057     66.73%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    2      0.04%     66.78% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     66.78% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   18      0.39%     67.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     67.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   37      0.81%     67.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     67.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     67.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     67.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     67.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 45      0.98%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  778     16.98%     85.94% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 555     12.12%     98.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              34      0.74%     98.80% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             55      1.20%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2737      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       200713     74.03%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           19      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd          739      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          709      0.26%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         1943      0.72%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt         1766      0.65%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1318      0.49%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          811      0.30%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        38092     14.05%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        16390      6.05%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         2817      1.04%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         1248      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       271108                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.568718                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              4581                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.016897                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 860715                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                388859                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        251626                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   23774                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  23029                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses          10875                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    261002                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                      11950                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    4027                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                           935                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        139511                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads        42469                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        19403                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads          998                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores          339                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          453      1.25%      1.25% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return         1498      4.13%      5.38% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect         1656      4.57%      9.95% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect          303      0.84%     10.78% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond        30184     83.25%     94.03% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond         1627      4.49%     98.52% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          536      1.48%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total        36257                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          401      2.56%      2.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          645      4.12%      6.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          887      5.66%     12.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          214      1.37%     13.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond        12419     79.27%     92.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          818      5.22%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          283      1.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total        15667                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch          108      4.00%      4.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            2      0.07%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          262      9.71%     13.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           97      3.60%     17.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond         1780     66.00%     83.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          259      9.60%     92.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     92.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          189      7.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total         2697                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           52      2.36%      2.36% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      2.36% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          141      6.41%      8.78% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           88      4.00%     12.78% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond         1601     72.81%     85.58% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          142      6.46%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          175      7.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total         2199                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget        21437     59.13%     59.13% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB        13178     36.35%     95.47% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS         1498      4.13%     99.60% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total        36257                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         2015     82.75%     82.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          396     16.26%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total         2435                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted           30637                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken        11687                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect            2697                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         2270                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          427                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups              36257                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1874                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 18193                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.501779                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted          1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups           839                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              144                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            695                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          453      1.25%      1.25% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return         1498      4.13%      5.38% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect         1656      4.57%      9.95% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect          303      0.84%     10.78% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond        30184     83.25%     94.03% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond         1627      4.49%     98.52% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          536      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total        36257                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch          165      0.91%      0.91% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return         1498      8.29%      9.21% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          387      2.14%     11.35% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect          303      1.68%     13.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond        14820     82.04%     95.07% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          355      1.97%     97.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          536      2.97%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total        18064                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          262     13.98%     13.98% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     13.98% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         1353     72.20%     86.18% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          259     13.82%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         1874                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          262     13.98%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         1353     72.20%     86.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          259     13.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         1874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups          839                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          695                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          286                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords         1125                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes               2604                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                 2599                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes             1746                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts        104250                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            2339                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       322310                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.622742                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.792295                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        271836     84.34%     84.34% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         11426      3.55%     87.88% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          8340      2.59%     90.47% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          9066      2.81%     93.29% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          3456      1.07%     94.36% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          3484      1.08%     95.44% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6          1185      0.37%     95.81% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7          1078      0.33%     96.14% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         12439      3.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       322310                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        12439                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.359396                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.229390                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                  80907                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              205178                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   40821                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                7756                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 2527                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              12463                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 556                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               329543                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2896                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts            267081                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches          24437                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts         39894                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts        17294                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.560271                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads       137624                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites        94331                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads        16259                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites         8928                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads       328048                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites       195045                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs           57188                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads       109584                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches            14820                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      228469                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  6138                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                886                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         1345                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        27668                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   21415                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                1148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           337189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            1.065993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.548398                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 279873     83.00%     83.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   3623      1.07%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   2998      0.89%     84.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   3271      0.97%     85.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   4660      1.38%     87.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   3257      0.97%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   4033      1.20%     89.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2906      0.86%     90.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  32568      9.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             337189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts              193190                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.405265                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches            36257                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.076058                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles        75752                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    2527                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   111442                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   3561                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               306264                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                262                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  42469                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 19403                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     740                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   2436                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           83                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         2195                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               2735                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 263838                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                262501                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  196127                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  339530                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.550663                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.577643                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      2639                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 14318                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                83                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 6148                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  7                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  536                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           65.722674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         208.845599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                22788     80.95%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 27      0.10%     81.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 54      0.19%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 64      0.23%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                128      0.45%     81.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                145      0.52%     82.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 91      0.32%     82.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 59      0.21%     82.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 87      0.31%     83.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 67      0.24%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               85      0.30%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               75      0.27%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               47      0.17%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               83      0.29%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149              188      0.67%     85.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              253      0.90%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              316      1.12%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              247      0.88%     88.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              229      0.81%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              235      0.83%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              256      0.91%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              220      0.78%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              199      0.71%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              166      0.59%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              147      0.52%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               96      0.34%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               83      0.29%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               64      0.23%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               80      0.28%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               96      0.34%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           1476      5.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 38315                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 17299                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     690                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     125                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 21615                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     478                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 2527                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                  84879                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                161812                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         2643                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   43855                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               41473                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               320642                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                1843                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                11243                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 2030                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                26999                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            588102                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                   1125136                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 419473                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   25904                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 215350                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                65                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   36642                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         613238                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        624906                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu12.numCycles                         462137                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.226219                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.236618                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                        304492                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                       269951                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  472                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined             103856                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          205936                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples            326388                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.827086                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.813210                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  252054     77.23%     77.23% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                   14368      4.40%     81.63% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                   12078      3.70%     85.33% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                   12579      3.85%     89.18% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                    9898      3.03%     92.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                    9780      3.00%     95.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                    7476      2.29%     97.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                    4898      1.50%     99.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    3257      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total              326388                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  3040     66.84%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     66.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    2      0.04%     66.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   17      0.37%     67.26% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   37      0.81%     68.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 47      1.03%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     69.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  774     17.02%     86.13% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                 548     12.05%     98.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              35      0.77%     98.94% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite             48      1.06%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         2717      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu       199949     74.07%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1774      0.66%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd          738      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          717      0.27%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu         1942      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt         1774      0.66%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         1306      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          821      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead        37916     14.05%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        16242      6.02%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead         2781      1.03%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite         1222      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total       269951                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.584136                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              4548                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.016848                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                 847636                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                385526                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses        250473                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                   23674                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                  22983                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses          10854                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                    259887                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                      11895                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                    4068                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                           934                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        135749                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads        42212                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores        19197                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads          983                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores          324                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          464      1.29%      1.29% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return         1502      4.17%      5.46% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect         1652      4.59%     10.04% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect          296      0.82%     10.86% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond        29984     83.22%     94.08% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond         1605      4.45%     98.54% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          527      1.46%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total        36030                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          412      2.67%      2.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          649      4.20%      6.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          883      5.72%     12.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          207      1.34%     13.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond        12222     79.14%     93.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          796      5.15%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          274      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total        15443                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            2      0.07%      4.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          260      9.67%     13.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           96      3.57%     17.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond         1778     66.12%     83.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          254      9.45%     92.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     92.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          189      7.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total         2689                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          137      6.26%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           87      3.97%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond         1600     73.06%     85.66% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          139      6.35%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget        21262     59.01%     59.01% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB        13124     36.43%     95.44% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS         1502      4.17%     99.61% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total        36030                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         1997     82.42%     82.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return          402     16.59%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total         2423                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted           30448                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        11642                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect            2689                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          668                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         2258                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups              36030                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               1861                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                 18037                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.500611                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted          1141                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups           823                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits              142                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            681                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          464      1.29%      1.29% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return         1502      4.17%      5.46% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect         1652      4.59%     10.04% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect          296      0.82%     10.86% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond        29984     83.22%     94.08% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond         1605      4.45%     98.54% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          527      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total        36030                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch          174      0.97%      0.97% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return         1502      8.35%      9.31% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          387      2.15%     11.47% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect          296      1.65%     13.11% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond        14753     81.99%     95.10% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          354      1.97%     97.07% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     97.07% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          527      2.93%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total        17993                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          260     13.97%     13.97% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     13.97% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         1347     72.38%     86.35% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          254     13.65%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         1861                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          260     13.97%     13.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         1347     72.38%     86.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          254     13.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         1861                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups          823                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          681                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords         1108                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes               2597                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                 2592                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes             1739                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts        102508                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts            2351                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples       311704                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.643931                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.820038                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0        261308     83.83%     83.83% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1         11392      3.65%     87.49% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2          8333      2.67%     90.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3          8998      2.89%     93.05% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4          3474      1.11%     94.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5          3452      1.11%     95.27% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6          1199      0.38%     95.65% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7          1070      0.34%     96.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         12478      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total       311704                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        12478                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.226219                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.236618                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                  75506                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles              199944                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                   40803                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles                7593                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                 2542                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved              12423                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 554                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts               327906                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                2876                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts            265883                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches          24354                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts         39706                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts        17128                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.575334                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads       137441                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites        94122                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads        16259                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites         8935                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads       326991                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites       194194                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs           56834                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads       108936                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches            14768                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                      222002                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  6156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                525                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1421                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        25478                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                   21324                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                1130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples           326388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            1.095515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.577015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                 269388     82.54%     82.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                   3550      1.09%     83.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                   3018      0.92%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                   3234      0.99%     85.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                   4665      1.43%     86.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                   3248      1.00%     87.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                   4010      1.23%     89.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                   2885      0.88%     90.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                  32390      9.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total             326388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts              192076                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.415626                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches            36030                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.077964                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles        73884                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                    2542                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   106285                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   3496                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts               304572                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                348                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                  42212                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                 19197                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   2447                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           83                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          545                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         2191                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts               2736                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                 262695                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                261327                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                  195439                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                  338597                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.565475                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.577202                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                      2620                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                 14061                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                83                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 5942                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  526                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           63.415971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         206.181232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9                22818     81.06%     81.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 48      0.17%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 41      0.15%     81.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                117      0.42%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                141      0.50%     82.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                126      0.45%     82.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 77      0.27%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 52      0.18%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 64      0.23%     83.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 48      0.17%     83.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               47      0.17%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               99      0.35%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               94      0.33%     84.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139              138      0.49%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149              326      1.16%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159              374      1.33%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169              274      0.97%     88.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              241      0.86%     89.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              230      0.82%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199              185      0.66%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209              207      0.74%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219              174      0.62%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              157      0.56%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              123      0.44%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              103      0.37%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               89      0.32%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               58      0.21%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               73      0.26%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               75      0.27%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299               56      0.20%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           1496      5.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                 38130                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                 17132                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     672                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     117                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                 21538                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     474                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                 2542                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                  79421                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                159100                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         3157                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                   43762                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles               38406                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts               318958                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                1581                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                 9875                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 1721                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents                24730                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands            585022                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                   1119259                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                 417174                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                   25956                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 212279                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                   35494                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                         600838                       # The number of ROB reads (Count)
system.cpu12.rob.writes                        621227                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu13.numCycles                         469253                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             4.291294                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.233030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                        306414                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                       271266                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                  504                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined             105778                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined          208833                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples            338067                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.802403                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.792353                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  263236     77.87%     77.87% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                   14652      4.33%     82.20% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                   12199      3.61%     85.81% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                   12664      3.75%     89.55% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                    9768      2.89%     92.44% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                    9720      2.88%     95.32% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                    7544      2.23%     97.55% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                    4984      1.47%     99.02% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    3300      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total              338067                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  3148     68.06%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                   17      0.37%     68.43% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                   43      0.93%     69.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     69.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     69.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     69.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     69.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 47      1.02%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     70.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  760     16.43%     86.81% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                 520     11.24%     98.05% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead              36      0.78%     98.83% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite             54      1.17%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass         2745      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu       200901     74.06%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv         1774      0.65%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd          724      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt           32      0.01%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd          715      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu         1951      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt         1797      0.66%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         1307      0.48%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift          810      0.30%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead        37964     14.00%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        16384      6.04%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead         2869      1.06%     99.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite         1273      0.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total       271266                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.578080                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                              4625                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.017050                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                 861762                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                389123                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses        251776                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                   23966                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                  23235                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses          10915                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                    261104                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                      12042                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                    4043                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                           915                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        131186                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads        42557                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores        19424                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         1280                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores          632                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          450      1.24%      1.24% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return         1503      4.15%      5.39% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect         1658      4.58%      9.96% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect          299      0.83%     10.79% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond        30180     83.28%     94.07% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond         1616      4.46%     98.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond          532      1.47%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total        36238                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          398      2.54%      2.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          650      4.15%      6.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect          889      5.68%     12.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          210      1.34%     13.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond        12418     79.34%     93.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond          807      5.16%     98.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond          279      1.78%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total        15651                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch          108      4.02%      4.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            2      0.07%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          260      9.67%     13.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect           97      3.61%     17.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond         1776     66.07%     83.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          258      9.60%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          187      6.96%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total         2688                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          138      6.30%      8.68% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.69% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond         1597     72.92%     85.62% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          140      6.39%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget        21391     59.03%     59.03% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB        13204     36.44%     95.47% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS         1503      4.15%     99.61% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total        36238                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         2002     82.52%     82.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          400     16.49%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total         2426                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted           30630                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        11747                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect            2688                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          674                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted         2259                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups              36238                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               1865                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                 18206                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.502401                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1142                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups           831                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits              140                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            691                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          450      1.24%      1.24% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return         1503      4.15%      5.39% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect         1658      4.58%      9.96% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect          299      0.83%     10.79% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond        30180     83.28%     94.07% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond         1616      4.46%     98.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond          532      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total        36238                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          164      0.91%      0.91% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return         1503      8.34%      9.24% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          372      2.06%     11.31% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect          299      1.66%     12.97% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond        14806     82.11%     95.08% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          356      1.97%     97.05% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     97.05% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond          532      2.95%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total        18032                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          260     13.94%     13.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     13.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         1347     72.23%     86.17% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          258     13.83%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         1865                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          260     13.94%     13.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         1347     72.23%     86.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          258     13.83%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         1865                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups          831                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses          691                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords         1115                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes               2607                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                 2602                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes             1749                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts        104162                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts            2329                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples       323212                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.621004                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.792301                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0        272795     84.40%     84.40% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1         11474      3.55%     87.95% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2          8355      2.58%     90.54% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3          8947      2.77%     93.30% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4          3415      1.06%     94.36% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5          3449      1.07%     95.43% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6          1175      0.36%     95.79% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7          1080      0.33%     96.13% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8         12522      3.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total       323212                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples        12522                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                4.291294                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.233030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                  80972                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles              205984                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                   40799                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles                7787                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                 2525                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved              12479                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 552                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts               329887                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                2879                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts            267223                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches          24417                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts         39834                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts        17321                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          0.569465                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads       137667                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites        94366                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads        16351                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites         8940                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads       328255                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites       195212                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs           57155                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads       109573                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches            14847                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                      230301                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  6130                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                731                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         1301                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        26258                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                   21424                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                1140                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples           338067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            1.064955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.547771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                 280754     83.05%     83.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                   3529      1.04%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                   2996      0.89%     84.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                   3196      0.95%     85.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                   4799      1.42%     87.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                   3217      0.95%     88.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                   4037      1.19%     89.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                   2898      0.86%     90.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                  32641      9.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total             338067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts              193439                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.412228                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches            36238                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.077225                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles        76411                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                    2525                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   104751                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                   3061                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts               306494                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                325                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                  42557                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                 19424                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     670                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                   2033                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           87                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          543                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect         2179                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts               2722                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                 264044                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                262691                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                  196310                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                  339945                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.559807                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.577476                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                      2672                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                 14406                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                 18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                87                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                 6169                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  5                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                  492                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           62.914106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         211.287001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9                22775     80.90%     80.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 48      0.17%     81.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 55      0.20%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 92      0.33%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                188      0.67%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                139      0.49%     82.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 73      0.26%     83.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 83      0.29%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 77      0.27%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 66      0.23%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               56      0.20%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               73      0.26%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               92      0.33%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139              115      0.41%     85.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149              195      0.69%     85.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159              299      1.06%     86.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              342      1.21%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              313      1.11%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              178      0.63%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199              187      0.66%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209              188      0.67%     91.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              221      0.79%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              184      0.65%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              166      0.59%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              132      0.47%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               77      0.27%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               70      0.25%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279               84      0.30%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289               73      0.26%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299               66      0.23%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           1444      5.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           3491                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                 38389                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                 17324                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     685                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     107                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                 21619                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     469                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                 2525                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                  84963                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                158859                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         2716                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                   43889                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles               45115                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts               320872                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                2565                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                10325                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 3234                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents                29520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands            587747                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                   1124984                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                 419268                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                   26179                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                 215004                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                    80                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                   36698                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                         613956                       # The number of ROB reads (Count)
system.cpu13.rob.writes                        624706                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu14.numCycles                         461796                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             3.459846                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.289030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        323346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     95                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       294442                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  416                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              91128                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          177289                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                35                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            320846                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.917705                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.910214                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  242403     75.55%     75.55% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   13380      4.17%     79.72% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   11800      3.68%     83.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   15117      4.71%     88.11% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                   10081      3.14%     91.25% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                   10166      3.17%     94.42% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                    8429      2.63%     97.05% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                    5377      1.68%     98.72% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    4093      1.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              320846                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  3268     72.06%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     72.06% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                   15      0.33%     72.39% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     72.39% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   15      0.33%     72.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     72.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     72.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     72.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     72.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 20      0.44%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     73.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  712     15.70%     88.86% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 436      9.61%     98.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              28      0.62%     99.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             41      0.90%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         2253      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       209456     71.14%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           20      0.01%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1462      0.50%     72.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         5844      1.98%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt           32      0.01%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     74.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          463      0.16%     74.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu         2682      0.91%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1244      0.42%     75.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         1620      0.55%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          409      0.14%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd         1027      0.35%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt          579      0.20%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult         1026      0.35%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead        43782     14.87%     92.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        15698      5.33%     97.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead         4607      1.56%     99.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         2238      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       294442                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.637602                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              4535                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.015402                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                 870438                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                385299                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        264969                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                   44243                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                  29382                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses          21409                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    274560                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                      22164                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    3677                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                           935                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        140950                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads        49404                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        19579                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         3751                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores          830                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          271      0.81%      0.81% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         1330      3.99%      4.80% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         1489      4.46%      9.26% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          299      0.90%     10.16% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        27938     83.75%     93.91% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         1606      4.81%     98.72% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     98.72% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond          426      1.28%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        33359                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          252      1.84%      1.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          584      4.25%      6.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          825      6.01%     12.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          212      1.54%     13.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        10874     79.20%     92.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          758      5.52%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond          225      1.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total        13730                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch           58      2.39%      2.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            3      0.12%      2.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          264     10.89%     13.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           95      3.92%     17.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond         1602     66.09%     83.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          261     10.77%     94.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     94.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          141      5.82%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         2424                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           19      0.10%      0.10% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return          746      3.80%      3.90% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect          664      3.38%      7.28% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect           87      0.44%      7.72% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        17064     86.93%     94.66% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond          848      4.32%     98.98% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     98.98% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond          201      1.02%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        19629                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           19      0.97%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          141      7.19%      8.16% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           85      4.34%     12.50% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond         1437     73.32%     85.82% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          145      7.40%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          133      6.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         1960                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        19067     57.16%     57.16% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        12845     38.51%     95.66% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         1330      3.99%     99.65% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect          117      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        33359                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         1882     83.76%     83.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          349     15.53%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            3      0.13%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           13      0.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         2247                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           28209                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        11510                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            2424                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          679                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         2050                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          374                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              33359                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               1753                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 16875                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.505860                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1145                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups           725                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits              117                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            608                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          271      0.81%      0.81% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         1330      3.99%      4.80% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         1489      4.46%      9.26% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          299      0.90%     10.16% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        27938     83.75%     93.91% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         1606      4.81%     98.72% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     98.72% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond          426      1.28%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        33359                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch          118      0.72%      0.72% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         1330      8.07%      8.78% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          383      2.32%     11.11% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          299      1.81%     12.92% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        13574     82.35%     95.27% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          354      2.15%     97.42% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     97.42% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond          426      2.58%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        16484                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          264     15.06%     15.06% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     15.06% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         1228     70.05%     85.11% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          261     14.89%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         1753                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          264     15.06%     15.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         1228     70.05%     85.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          261     14.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         1753                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups          725                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits          117                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses          608                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          236                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords          961                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes               2372                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 2367                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             1621                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                  746                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct               746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts         89654                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts            2108                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       307905                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.754496                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.006665                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        253804     82.43%     82.43% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         12010      3.90%     86.33% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2          7515      2.44%     88.77% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3          8046      2.61%     91.38% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          3430      1.11%     92.50% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5          4179      1.36%     93.85% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          1527      0.50%     94.35% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          1794      0.58%     94.93% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         15600      5.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       307905                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                 751                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         1009      0.43%      0.43% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       165926     71.42%     71.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           15      0.01%     71.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1347      0.58%     72.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         5528      2.38%     74.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt           32      0.01%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          326      0.14%     74.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu         2034      0.88%     75.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt          768      0.33%     76.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         1356      0.58%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          157      0.07%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        33466     14.41%     92.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        12167      5.24%     97.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       232313                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        15600                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts             133473                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               232313                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP       133473                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         232313                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                3.459846                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.289030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs            51191                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts            18574                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          218665                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts          37006                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         14185                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         1009      0.43%      0.43% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       165926     71.42%     71.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult           15      0.01%     71.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv         1347      0.58%     72.44% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd         5528      2.38%     74.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     74.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt           32      0.01%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd          326      0.14%     74.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu         2034      0.88%     75.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt          768      0.33%     76.18% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc         1356      0.58%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          157      0.07%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        33466     14.41%     92.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        12167      5.24%     97.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       232313                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        19629                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        18576                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         1034                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        17064                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl         2546                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall          751                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn          746                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                  81742                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              185847                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                   44281                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles                6647                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 2329                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              12335                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 550                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               343568                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                2873                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            290765                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          23107                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts         47484                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        17616                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          0.629639                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       130681                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites       102624                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads        23170                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites        18609                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       349208                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       210509                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs           65100                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads       118683                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            14292                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      209614                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  5734                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                658                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1565                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        28525                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   22403                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1115                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           320846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.151711                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.637179                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 262688     81.87%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   3234      1.01%     82.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   3022      0.94%     83.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   3144      0.98%     84.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   4329      1.35%     86.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                   3566      1.11%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   4137      1.29%     88.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                   2964      0.92%     89.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  33762     10.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             320846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              206891                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.448014                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            33359                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.072238                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles        77617                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    2329                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                    91705                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                   3394                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               323441                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                246                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                  49404                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 19579                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     585                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                   2518                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          116                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          437                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         2038                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               2475                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 287691                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                286378                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  218863                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                  361225                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.620140                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.605891                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                      8065                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 12398                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 23                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               116                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 5394                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  525                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples            37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           50.425255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         189.331831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9                31920     86.26%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 37      0.10%     86.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 42      0.11%     86.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 52      0.14%     86.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                107      0.29%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                105      0.28%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 76      0.21%     87.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 58      0.16%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 67      0.18%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 58      0.16%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               53      0.14%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               64      0.17%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               61      0.16%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               71      0.19%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149              160      0.43%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              267      0.72%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              296      0.80%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              243      0.66%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              204      0.55%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              196      0.53%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              191      0.52%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              192      0.52%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              188      0.51%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              118      0.32%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              121      0.33%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              119      0.32%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               92      0.25%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               63      0.17%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               73      0.20%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299               61      0.16%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           1651      4.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total              37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                 45859                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 17621                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     586                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     104                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 22639                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     471                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 2329                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                  85227                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                146408                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         2495                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                   46882                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               37505                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               335771                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                1961                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                 9120                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 4099                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                23038                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands            613711                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   1145530                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 427012                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                   29091                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps              427159                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 186552                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    80                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                67                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   31014                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                         612647                       # The number of ROB reads (Count)
system.cpu14.rob.writes                        656950                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 133473                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   232313                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu15.numCycles                         473537                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             3.547811                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.281864                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        324405                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     95                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       295395                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  452                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              92187                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          178175                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                35                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            326729                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.904098                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.898857                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  247980     75.90%     75.90% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   13483      4.13%     80.02% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   11918      3.65%     83.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   14999      4.59%     88.26% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                   10136      3.10%     91.37% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                   10288      3.15%     94.51% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                    8494      2.60%     97.11% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                    5317      1.63%     98.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    4114      1.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              326729                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  3244     71.11%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     71.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    1      0.02%     71.13% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                   16      0.35%     71.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   22      0.48%     71.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 18      0.39%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     72.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  736     16.13%     88.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 456     10.00%     98.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              27      0.59%     99.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             42      0.92%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2241      0.76%      0.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       210122     71.13%     71.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           20      0.01%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1462      0.49%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         5853      1.98%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           32      0.01%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          459      0.16%     74.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu         2681      0.91%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt         1243      0.42%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         1605      0.54%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          411      0.14%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd         1027      0.35%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt          580      0.20%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult         1028      0.35%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead        43989     14.89%     92.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        15764      5.34%     97.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead         4640      1.57%     99.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         2238      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       295395                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.623806                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              4562                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.015444                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                 878233                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                387143                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        265848                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                   44300                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                  29660                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses          21399                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    275519                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                      22197                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                    3717                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                           967                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        146808                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads        49572                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        19645                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         3786                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores          868                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          270      0.80%      0.80% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return         1336      3.98%      4.79% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect         1501      4.47%      9.26% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect          298      0.89%     10.15% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond        28094     83.74%     93.88% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond         1618      4.82%     98.71% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     98.71% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond          434      1.29%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total        33551                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          251      1.80%      1.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          590      4.24%      6.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect          837      6.01%     12.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          211      1.52%     13.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond        11030     79.23%     92.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond          770      5.53%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond          233      1.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total        13922                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch           57      2.34%      2.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            4      0.16%      2.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          265     10.89%     13.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect           94      3.86%     17.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond         1613     66.27%     83.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          260     10.68%     94.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     94.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          141      5.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total         2434                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           19      0.10%      0.10% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return          746      3.80%      3.90% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect          664      3.38%      7.28% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect           87      0.44%      7.72% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond        17064     86.93%     94.66% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond          848      4.32%     98.98% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     98.98% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond          201      1.02%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total        19629                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           19      0.97%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          141      7.19%      8.16% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect           85      4.34%     12.50% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond         1435     73.21%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          147      7.50%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          133      6.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total         1960                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget        19173     57.15%     57.15% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB        12922     38.51%     95.66% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS         1336      3.98%     99.64% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect          120      0.36%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total        33551                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         1893     83.84%     83.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          348     15.41%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            4      0.18%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect           13      0.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total         2258                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted           28364                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken        11590                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect            2434                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          680                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         2060                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          374                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups              33551                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               1764                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 16999                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.506662                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted          1144                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups           732                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits              120                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            612                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          270      0.80%      0.80% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return         1336      3.98%      4.79% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect         1501      4.47%      9.26% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect          298      0.89%     10.15% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond        28094     83.74%     93.88% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond         1618      4.82%     98.71% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     98.71% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond          434      1.29%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total        33551                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch          118      0.71%      0.71% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return         1336      8.07%      8.78% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          384      2.32%     11.10% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect          298      1.80%     12.90% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond        13627     82.33%     95.23% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          355      2.14%     97.38% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     97.38% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond          434      2.62%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total        16552                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          265     15.02%     15.02% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     15.02% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         1239     70.24%     85.26% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          260     14.74%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         1764                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          265     15.02%     15.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         1239     70.24%     85.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          260     14.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         1764                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups          732                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits          120                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses          612                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords          967                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes               2389                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                 2384                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes             1638                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                  746                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct               746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts         90601                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            2100                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       313636                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.740709                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.990494                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        259527     82.75%     82.75% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         12003      3.83%     86.57% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2          7507      2.39%     88.97% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3          8061      2.57%     91.54% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          3458      1.10%     92.64% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5          4169      1.33%     93.97% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6          1531      0.49%     94.46% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7          1790      0.57%     95.03% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         15590      4.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       313636                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                 751                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         1009      0.43%      0.43% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       165926     71.42%     71.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           15      0.01%     71.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1347      0.58%     72.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         5528      2.38%     74.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           32      0.01%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          326      0.14%     74.98% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu         2034      0.88%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt          768      0.33%     76.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         1356      0.58%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          157      0.07%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        33466     14.41%     92.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        12167      5.24%     97.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       232313                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        15590                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts             133473                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps               232313                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP       133473                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP         232313                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                3.547811                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.281864                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs            51191                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts            18574                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts          218665                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts          37006                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts         14185                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         1009      0.43%      0.43% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu       165926     71.42%     71.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult           15      0.01%     71.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv         1347      0.58%     72.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd         5528      2.38%     74.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     74.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt           32      0.01%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd          326      0.14%     74.98% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu         2034      0.88%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt          768      0.33%     76.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc         1356      0.58%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift          157      0.07%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead        33466     14.41%     92.37% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite        12167      5.24%     97.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total       232313                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl        19629                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl        18576                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl         1034                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl        17064                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl         2546                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall          751                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn          746                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                  85014                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              188335                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                   44267                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles                6786                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 2327                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              12399                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 550                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               344934                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                2831                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts            291678                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches          23170                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts         47723                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts        17680                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          0.615956                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads       130886                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites       102828                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads        23114                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites        18620                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads       350316                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites       211211                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs           65403                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads       119166                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches            14378                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      216370                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  5728                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                679                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         1459                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        27147                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   22550                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                1103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           326729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            1.137028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.622481                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 268135     82.07%     82.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   3339      1.02%     83.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   3063      0.94%     84.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   3246      0.99%     85.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   4250      1.30%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                   3630      1.11%     87.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   4192      1.28%     88.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   2997      0.92%     89.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  33877     10.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             326729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts              207902                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.439041                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches            33551                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.070852                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles        78210                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    2327                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   100809                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                   4605                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               324500                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                253                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                  49572                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 19645                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     606                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                   3681                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          119                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          439                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         2050                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               2489                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 288555                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                287247                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  219417                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                  362277                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.606599                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.605661                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      8055                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 12566                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               119                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 5460                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  561                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples            37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           49.009134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         178.018235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9                31788     85.90%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 52      0.14%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 89      0.24%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 81      0.22%     86.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 64      0.17%     86.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                133      0.36%     87.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 99      0.27%     87.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 57      0.15%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 50      0.14%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 76      0.21%     87.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               77      0.21%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               68      0.18%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               78      0.21%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               63      0.17%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149              107      0.29%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159              210      0.57%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              231      0.62%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              214      0.58%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              231      0.62%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199              244      0.66%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              206      0.56%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              239      0.65%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              228      0.62%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              157      0.42%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              182      0.49%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              116      0.31%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              108      0.29%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              106      0.29%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289               74      0.20%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299               64      0.17%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           1514      4.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           3074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total              37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                 46056                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 17683                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     632                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      89                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 22769                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     462                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 2327                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                  88581                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                144582                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         2619                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                   46853                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               41767                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               337065                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                2083                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                 8714                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 3540                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                27551                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands            615914                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                   1149591                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 428414                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                   29379                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps              427159                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 188755                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   32038                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                         619335                       # The number of ROB reads (Count)
system.cpu15.rob.writes                        658999                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                 133473                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   232313                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu2.numCycles                          446195                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.080430                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.245072                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         305040                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        270504                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   492                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              104404                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           206323                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             324142                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.834523                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.825848                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   250128     77.17%     77.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    14216      4.39%     81.55% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    11818      3.65%     85.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    12527      3.86%     89.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                     9840      3.04%     92.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     9728      3.00%     95.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                     7481      2.31%     97.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     5047      1.56%     98.96% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     3357      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               324142                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   3195     68.43%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                    17      0.36%     68.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     68.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    30      0.64%     69.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  47      1.01%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   765     16.38%     86.83% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  535     11.46%     98.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               33      0.71%     98.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              47      1.01%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         2748      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       200220     74.02%     75.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           20      0.01%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1774      0.66%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          736      0.27%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           32      0.01%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          718      0.27%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu         1954      0.72%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1814      0.67%     77.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         1319      0.49%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          812      0.30%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        37976     14.04%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        16328      6.04%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead         2839      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         1214      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        270504                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.606246                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               4669                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.017260                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  846431                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 386459                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         250865                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                    23880                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   23153                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses           10917                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     260434                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                       11991                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     4066                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            941                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         122053                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         42284                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        19305                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads         1268                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          604                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          459      1.27%      1.27% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         1487      4.12%      5.39% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         1666      4.61%     10.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect          300      0.83%     10.83% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        30057     83.19%     94.02% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         1628      4.51%     98.53% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond          532      1.47%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         36129                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          407      2.62%      2.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          634      4.08%      6.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          897      5.77%     12.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          211      1.36%     13.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        12295     79.11%     92.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          819      5.27%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond          279      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total        15542                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch          108      4.01%      4.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            1      0.04%      4.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          262      9.74%     13.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           96      3.57%     17.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         1778     66.07%     83.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          261      9.70%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          185      6.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         2691                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          140      6.39%      8.76% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.77% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1598     72.90%     85.68% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          140      6.39%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          174      7.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         2192                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        21353     59.10%     59.10% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        13147     36.39%     95.49% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         1487      4.12%     99.61% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        36129                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         2009     82.67%     82.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          398     16.38%     99.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            1      0.04%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         2430                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            30516                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        11645                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             2691                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           679                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         2263                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               36129                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                1873                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  18103                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.501066                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1152                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            832                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               142                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             690                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          459      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         1487      4.12%      5.39% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         1666      4.61%     10.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect          300      0.83%     10.83% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        30057     83.19%     94.02% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         1628      4.51%     98.53% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond          532      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        36129                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch          168      0.93%      0.93% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         1487      8.25%      9.18% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          394      2.19%     11.37% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect          300      1.66%     13.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        14787     82.03%     95.06% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          358      1.99%     97.05% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.05% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond          532      2.95%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        18026                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          262     13.99%     13.99% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     13.99% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         1350     72.08%     86.07% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          261     13.93%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         1873                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          262     13.99%     13.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         1350     72.08%     86.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          261     13.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         1873                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          832                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses          690                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords         1113                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                2600                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  2595                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              1742                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts         102974                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             2351                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       309444                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.648634                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.824731                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         258951     83.68%     83.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          11439      3.70%     87.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           8389      2.71%     90.09% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           9048      2.92%     93.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           3437      1.11%     94.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           3446      1.11%     95.24% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1203      0.39%     95.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           1089      0.35%     95.98% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          12442      4.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       309444                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        12442                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.080430                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.245072                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                   75722                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               197353                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    41026                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 7493                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  2548                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               12433                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  557                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                328666                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2922                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             266438                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           24384                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts          39815                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         17193                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.597134                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads        137509                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites        94246                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads         16424                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         9008                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       327399                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       194448                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            57008                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       109241                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             14776                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       223807                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   6184                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 772                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1431                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        20641                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    21321                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1135                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            324142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.105611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.587702                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  267138     82.41%     82.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    3468      1.07%     83.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    2982      0.92%     84.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    3188      0.98%     85.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    4765      1.47%     86.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    3216      0.99%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    3992      1.23%     89.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2857      0.88%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   32536     10.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              324142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               192506                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.431439                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             36129                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.080971                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        74399                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     2548                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    105622                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    2636                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                305120                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 314                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   42284                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  19305                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      661                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    1645                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            89                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         2199                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                2741                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  263183                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 261782                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   195904                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   339116                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.586699                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.577690                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                       2629                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  14133                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 89                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  6050                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   529                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            57.250932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          191.973660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                 22831     81.10%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  56      0.20%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  76      0.27%     81.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 126      0.45%     82.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 142      0.50%     82.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  99      0.35%     82.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  77      0.27%     83.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  84      0.30%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  81      0.29%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  87      0.31%     84.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                79      0.28%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               114      0.40%     84.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               138      0.49%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               225      0.80%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               247      0.88%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               262      0.93%     87.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               211      0.75%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               222      0.79%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               263      0.93%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               302      1.07%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               298      1.06%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               178      0.63%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               128      0.45%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               135      0.48%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               119      0.42%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                98      0.35%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                70      0.25%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                40      0.14%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                66      0.23%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                55      0.20%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1242      4.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            3538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                  38201                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  17196                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      601                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  21537                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      447                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  2548                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   79586                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 155395                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          2261                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    43974                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                40378                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                319663                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 3010                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 10475                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  2993                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 25653                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             585939                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                    1121107                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  417769                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    26134                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  213196                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    34799                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          599080                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         622171                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu3.numCycles                          457959                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.188011                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.238777                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         305936                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        270944                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   489                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined              105300                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           208328                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             330507                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.819783                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.806736                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   255680     77.36%     77.36% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    14646      4.43%     81.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    12265      3.71%     85.50% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    12643      3.83%     89.33% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                     9837      2.98%     92.30% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     9685      2.93%     95.23% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     7520      2.28%     97.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     4902      1.48%     98.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     3329      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               330507                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   3106     67.38%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     67.38% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.02%     67.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     67.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    19      0.41%     67.81% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     67.81% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    37      0.80%     68.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     68.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     68.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     68.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     68.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  45      0.98%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   779     16.90%     86.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  537     11.65%     98.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               37      0.80%     98.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              49      1.06%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2726      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       200681     74.07%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1774      0.65%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          738      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          716      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         1940      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt         1803      0.67%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1311      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          819      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        37954     14.01%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        16353      6.04%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         2851      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         1226      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        270944                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.591634                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               4610                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.017015                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  853599                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 388240                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         251452                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    23895                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   23161                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           10902                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     260824                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       12004                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     4089                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            911                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         127452                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         42442                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        19336                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads         1046                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores          390                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          460      1.27%      1.27% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         1505      4.15%      5.42% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         1681      4.64%     10.06% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect          305      0.84%     10.90% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond        30169     83.20%     94.10% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         1617      4.46%     98.56% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond          522      1.44%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total         36259                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          408      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          652      4.16%      6.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          912      5.82%     12.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          216      1.38%     13.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond        12407     79.17%     93.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          808      5.16%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond          269      1.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total        15672                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch          111      4.11%      4.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            3      0.11%      4.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          262      9.70%     13.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect           96      3.56%     17.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond         1783     66.04%     83.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          259      9.59%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          186      6.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total         2700                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          137      6.26%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.65% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond         1600     73.06%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          138      6.30%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        21424     59.09%     59.09% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB        13189     36.37%     95.46% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         1505      4.15%     99.61% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect          141      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total        36259                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         2011     82.55%     82.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return          400     16.42%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total         2436                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted            30629                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        11676                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect             2700                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         2270                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups               36259                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1874                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  18163                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.500924                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           1146                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups            827                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               141                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             686                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          460      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         1505      4.15%      5.42% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         1681      4.64%     10.06% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect          305      0.84%     10.90% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond        30169     83.20%     94.10% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         1617      4.46%     98.56% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond          522      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total        36259                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch          174      0.96%      0.96% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         1505      8.32%      9.28% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          394      2.18%     11.46% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect          305      1.69%     13.14% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        14835     81.98%     95.12% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          361      1.99%     97.12% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.12% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond          522      2.88%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        18096                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          262     13.98%     13.98% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     13.98% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         1353     72.20%     86.18% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          259     13.82%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         1874                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          262     13.98%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         1353     72.20%     86.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          259     13.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         1874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups          827                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits          141                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          686                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords         1109                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                2638                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  2633                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes              1780                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts         103737                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             2352                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       315655                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.635871                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.811085                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         265267     84.04%     84.04% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          11438      3.62%     87.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           8356      2.65%     90.31% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           8935      2.83%     93.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           3428      1.09%     94.22% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           3452      1.09%     95.32% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1174      0.37%     95.69% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           1095      0.35%     96.04% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          12510      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       315655                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        12510                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.188011                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.238777                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   75801                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               203507                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    40985                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 7664                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  2550                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               12466                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  557                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                329507                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2900                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             266855                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches           24398                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts          39802                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         17235                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.582705                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads        137545                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites        94294                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads         16365                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         8975                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       327854                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       194999                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            57037                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       109359                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches             14835                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       228350                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   6184                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 736                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1387                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        23261                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    21439                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 1131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            330507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.088289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.570472                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  273165     82.65%     82.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    3629      1.10%     83.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    3002      0.91%     84.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    3266      0.99%     85.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    4634      1.40%     87.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    3258      0.99%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    4049      1.23%     89.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2896      0.88%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   32608      9.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              330507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts               193196                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.421863                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             36259                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.079175                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        73681                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     2550                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    110043                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    3380                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                306016                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 315                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   42442                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  19336                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      675                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    2309                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           546                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         2204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                2750                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  263718                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 262354                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   196191                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   339472                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.572877                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.577930                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       2623                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  14291                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  6081                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   464                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            59.631381                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          201.845118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 22788     80.95%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  52      0.18%     81.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  56      0.20%     81.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                 154      0.55%     81.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 172      0.61%     82.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 116      0.41%     82.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  71      0.25%     83.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  58      0.21%     83.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  43      0.15%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  54      0.19%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                77      0.27%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               109      0.39%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               128      0.45%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               176      0.63%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               260      0.92%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               303      1.08%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               281      1.00%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               311      1.10%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               235      0.83%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               227      0.81%     91.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               246      0.87%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               232      0.82%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               182      0.65%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               128      0.45%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               127      0.45%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                88      0.31%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                63      0.22%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                74      0.26%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                40      0.14%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                36      0.13%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1264      4.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            3282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  38332                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  17238                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      643                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  21647                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      464                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  2550                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   79740                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 164524                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          2471                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    43955                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                37267                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                320485                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 2102                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 10016                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3084                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 21809                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             587446                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                    1123958                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  418824                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    26180                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  214703                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    36198                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          605986                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         623854                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu4.numCycles                          446156                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              4.080073                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.245094                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         305476                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        270792                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   524                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined              104840                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           206375                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             320386                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.845205                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.835096                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   246323     76.88%     76.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    14153      4.42%     81.30% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                    11925      3.72%     85.02% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                    12479      3.89%     88.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                     9857      3.08%     91.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     9711      3.03%     95.03% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                     7569      2.36%     97.39% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     4997      1.56%     98.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     3372      1.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               320386                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   3165     68.05%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                    21      0.45%     68.50% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    34      0.73%     69.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     69.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  47      1.01%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     70.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   763     16.41%     86.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                  531     11.42%     98.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               38      0.82%     98.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite              52      1.12%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2752      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       200527     74.05%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1774      0.66%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          741      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          730      0.27%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu         1951      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt         1829      0.68%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         1332      0.49%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          827      0.31%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead        37907     14.00%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        16272      6.01%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead         2870      1.06%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite         1228      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        270792                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.606945                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                               4651                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.017176                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                  843023                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 387149                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         251124                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    24122                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   23331                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses           11014                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     260576                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                       12115                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     4099                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            934                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         125770                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads         42334                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        19266                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads          978                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores          334                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          462      1.28%      1.28% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return         1496      4.13%      5.41% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect         1662      4.59%     10.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect          304      0.84%     10.84% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond        30094     83.16%     94.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond         1634      4.52%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond          536      1.48%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total         36188                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          410      2.63%      2.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          643      4.12%      6.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          893      5.72%     12.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          215      1.38%     13.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond        12332     79.05%     92.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          825      5.29%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond          283      1.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        15601                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            3      0.11%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          259      9.62%     13.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect           95      3.53%     17.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1780     66.15%     83.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          258      9.59%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         2691                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          138      6.29%      8.66% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.67% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1599     72.85%     85.51% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          143      6.51%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          175      7.97%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         2195                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget        21382     59.09%     59.09% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB        13168     36.39%     95.47% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS         1496      4.13%     99.61% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total        36188                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         2005     82.58%     82.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          398     16.39%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         2428                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted            30556                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken        11647                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             2691                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           670                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         2264                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          427                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups               36188                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                1870                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                  18137                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.501188                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           1143                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            840                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits               142                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             698                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          462      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return         1496      4.13%      5.41% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect         1662      4.59%     10.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect          304      0.84%     10.84% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond        30094     83.16%     94.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond         1634      4.52%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond          536      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total        36188                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch          172      0.95%      0.95% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return         1496      8.29%      9.24% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          391      2.17%     11.41% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect          304      1.68%     13.09% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond        14795     81.96%     95.05% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          357      1.98%     97.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond          536      2.97%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total        18051                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          259     13.85%     13.85% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     13.85% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         1353     72.35%     86.20% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          258     13.80%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         1870                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          259     13.85%     13.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         1353     72.35%     86.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          258     13.80%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         1870                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          840                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          698                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords         1121                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                2609                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                  2604                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              1751                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts         103447                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             2354                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       305550                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.656901                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.834102                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         255020     83.46%     83.46% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          11464      3.75%     87.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2           8384      2.74%     89.96% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3           9031      2.96%     92.91% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           3490      1.14%     94.06% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           3451      1.13%     95.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6           1211      0.40%     95.58% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7           1082      0.35%     95.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8          12417      4.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       305550                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples        12417                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 4.080073                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.245094                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                   75085                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               194151                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    41041                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 7560                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  2549                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               12453                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                329190                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2885                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts             266693                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches           24411                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts          39778                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         17156                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.597757                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads        137779                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites        94335                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads         16556                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         9065                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads       327795                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites       194761                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            56934                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads       109175                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches             14806                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       218797                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   6174                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 909                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1429                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        23707                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                    21358                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 1132                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            320386                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.120926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.602545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  263293     82.18%     82.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                    3488      1.09%     83.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    2937      0.92%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    3163      0.99%     85.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    4805      1.50%     86.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                    3223      1.01%     87.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                    4005      1.25%     88.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    2863      0.89%     89.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   32609     10.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              320386                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts               192780                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.432091                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches             36188                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.081111                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles        72457                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     2549                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    100047                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                    3171                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                305556                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 323                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                   42334                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  19266                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      646                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    2178                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         2200                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                2741                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  263535                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 262138                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   196117                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   339696                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.587548                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.577331                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                       2610                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                  14183                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  6011                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   514                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            55.096338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          179.751949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                 22910     81.38%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  50      0.18%     81.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                 113      0.40%     81.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                 144      0.51%     82.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 129      0.46%     82.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 103      0.37%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  54      0.19%     83.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  40      0.14%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  37      0.13%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  58      0.21%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                81      0.29%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                60      0.21%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               125      0.44%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               225      0.80%     85.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               274      0.97%     86.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               351      1.25%     87.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               327      1.16%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               250      0.89%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               227      0.81%     90.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               224      0.80%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               242      0.86%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               201      0.71%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               148      0.53%     93.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               123      0.44%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               107      0.38%     94.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                83      0.29%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               109      0.39%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                78      0.28%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                69      0.25%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                47      0.17%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            1162      4.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                  38252                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  17160                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      600                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  21573                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      447                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  2549                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   78949                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 149450                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          2339                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    44035                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                43064                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                320116                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 1923                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                  9813                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2685                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                 28606                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             586779                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                    1122471                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  418242                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    26187                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  214036                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    34847                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                          595684                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         623253                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu5.numCycles                          457793                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              4.186493                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.238863                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                         306245                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                        271306                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   493                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined              105609                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined           208156                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples             325922                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.832426                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.820518                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   251255     77.09%     77.09% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                    14562      4.47%     81.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                    12161      3.73%     85.29% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                    12464      3.82%     89.11% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                     9873      3.03%     92.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                     9747      2.99%     95.13% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                     7564      2.32%     97.45% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                     4949      1.52%     98.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     3347      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total               325922                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   3081     67.45%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                    17      0.37%     67.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     67.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                    34      0.74%     68.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     68.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     68.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     68.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     68.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  46      1.01%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   758     16.59%     86.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                  551     12.06%     98.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead               38      0.83%     99.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite              43      0.94%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass         2776      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu       201074     74.11%     75.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           20      0.01%     75.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1774      0.65%     75.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          737      0.27%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt           32      0.01%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd          720      0.27%     76.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu         1950      0.72%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt         1809      0.67%     77.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         1329      0.49%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift          817      0.30%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead        37933     13.98%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        16266      6.00%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead         2854      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite         1215      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total        271306                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.592639                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                               4568                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.016837                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                  849666                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                 388881                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses         251812                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                    23929                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                   23139                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses           10940                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                     261077                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                       12021                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                     4082                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            909                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         131871                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads         42444                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores        19228                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads         1059                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores          400                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          465      1.28%      1.28% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return         1517      4.17%      5.45% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect         1665      4.57%     10.02% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect          315      0.87%     10.89% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond        30262     83.14%     94.03% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond         1632      4.48%     98.51% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          541      1.49%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total         36397                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          413      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          664      4.20%      6.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          896      5.67%     12.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          226      1.43%     13.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond        12500     79.06%     92.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          823      5.21%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond          288      1.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total        15810                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch          111      4.07%      4.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            4      0.15%      4.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          260      9.54%     13.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect          100      3.67%     17.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond         1798     66.01%     83.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          261      9.58%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          190      6.98%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total         2724                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          139      6.35%      8.72% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.74% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond         1598     72.97%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          139      6.35%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          174      7.95%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget        21530     59.15%     59.15% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB        13201     36.27%     95.42% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS         1517      4.17%     99.59% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          149      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total        36397                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         2026     82.39%     82.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return          406     16.51%     98.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            4      0.16%     99.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           23      0.94%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total         2459                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted            30727                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        11692                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect             2724                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         2289                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted          435                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups               36397                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                1884                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                  18199                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.500014                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            856                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               149                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             707                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          465      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return         1517      4.17%      5.45% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect         1665      4.57%     10.02% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect          315      0.87%     10.89% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond        30262     83.14%     94.03% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond         1632      4.48%     98.51% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          541      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total        36397                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          178      0.98%      0.98% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return         1517      8.34%      9.31% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          392      2.15%     11.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect          315      1.73%     13.20% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond        14895     81.85%     95.05% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          360      1.98%     97.03% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          541      2.97%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total        18198                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          260     13.80%     13.80% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     13.80% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         1363     72.35%     86.15% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          261     13.85%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         1884                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          260     13.80%     13.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         1363     72.35%     86.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          261     13.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         1884                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          856                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          149                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses          707                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          290                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords         1146                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes                2644                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                  2639                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1786                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts         104156                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts             2402                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples       310922                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.645551                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.820135                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         260399     83.75%     83.75% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1          11469      3.69%     87.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2           8379      2.69%     90.13% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3           8994      2.89%     93.03% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4           3491      1.12%     94.15% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5           3485      1.12%     95.27% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6           1209      0.39%     95.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7           1104      0.36%     96.01% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8          12392      3.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total       310922                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples        12392                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 4.186493                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.238863                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                   76222                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               198340                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                    41232                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                 7529                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  2599                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved               12474                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts                329806                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 2880                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts             267224                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches           24475                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts          39770                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts         17148                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.583722                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads        137854                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites        94442                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads         16448                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites         9017                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads       328010                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites       195288                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs            56918                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads       109391                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches             14867                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                       220628                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   6282                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 618                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1562                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        24682                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                    21508                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 1156                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples            325922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.105353                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.587073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                  268528     82.39%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                    3592      1.10%     83.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                    3002      0.92%     84.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                    3252      1.00%     85.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                    4687      1.44%     86.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                    3250      1.00%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                    4028      1.24%     89.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                    2923      0.90%     89.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                   32660     10.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total              325922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts               193440                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.422549                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches             36397                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.079505                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles        75291                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     2599                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    104172                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                    3961                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                306325                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 318                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                   42444                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                  19228                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      712                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                    2890                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           553                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         2237                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                2790                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                  264166                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                 262752                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                   196660                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                   340405                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.573954                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.577724                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                       2646                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                  14293                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  5973                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   480                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            59.389542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          196.017387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                 22900     81.35%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  54      0.19%     81.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  84      0.30%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 118      0.42%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 133      0.47%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  93      0.33%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  72      0.26%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  63      0.22%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  34      0.12%     83.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  59      0.21%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                58      0.21%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                44      0.16%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               135      0.48%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               225      0.80%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149               259      0.92%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159               268      0.95%     87.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               295      1.05%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               278      0.99%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               290      1.03%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               278      0.99%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               243      0.86%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               164      0.58%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               183      0.65%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               145      0.52%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               119      0.42%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                76      0.27%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                67      0.24%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                72      0.26%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                56      0.20%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                38      0.13%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            1248      4.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                  38367                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  17151                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      655                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      110                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                  21744                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      497                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  2599                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                   80083                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 154279                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          2411                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                    44125                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                42425                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts                320760                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 2395                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                  9775                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3167                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                 27478                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands             588200                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                    1124892                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                  418915                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                    26156                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                  215457                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                    35195                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                          601777                       # The number of ROB reads (Count)
system.cpu5.rob.writes                         624838                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu6.numCycles                          461191                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              4.217567                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.237103                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         305898                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        270988                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   540                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              105262                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           208168                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             328564                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.824765                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.810986                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   253632     77.19%     77.19% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    14755      4.49%     81.68% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    12345      3.76%     85.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    12575      3.83%     89.27% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                     9837      2.99%     92.26% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                     9625      2.93%     95.19% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                     7549      2.30%     97.49% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                     4917      1.50%     98.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     3329      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               328564                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   3121     67.23%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                    19      0.41%     67.64% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     67.64% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    36      0.78%     68.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  49      1.06%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   784     16.89%     86.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  546     11.76%     98.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               38      0.82%     98.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              49      1.06%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         2756      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       200549     74.01%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           20      0.01%     75.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1774      0.65%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          738      0.27%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt           32      0.01%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          714      0.26%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu         1942      0.72%     76.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     76.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1801      0.66%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         1308      0.48%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          822      0.30%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead        38089     14.06%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        16340      6.03%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead         2867      1.06%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         1236      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        270988                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.587583                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               4642                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.017130                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                  851777                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 388144                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         251378                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                    23945                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                   23177                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses           10911                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     260848                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                       12026                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     4027                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            939                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         132627                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads         42473                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        19312                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads         1055                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          393                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          460      1.27%      1.27% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         1498      4.14%      5.41% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         1659      4.58%      9.99% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect          306      0.85%     10.84% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond        30119     83.19%     94.03% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond         1615      4.46%     98.49% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.49% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          548      1.51%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total         36205                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          408      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          645      4.13%      6.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          890      5.70%     12.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          217      1.39%     13.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        12357     79.12%     92.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          806      5.16%     98.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond          295      1.89%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total        15618                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch          112      4.15%      4.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            3      0.11%      4.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          263      9.75%     14.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect           97      3.60%     17.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         1777     65.86%     83.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          258      9.56%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          188      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         2698                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          137      6.25%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect           87      3.97%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         1598     72.93%     85.53% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          142      6.48%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget        21368     59.02%     59.02% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB        13193     36.44%     95.46% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         1498      4.14%     99.60% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect          146      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total        36205                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         2008     82.53%     82.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          400     16.44%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         2433                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted            30579                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        11647                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             2698                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2267                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups               36205                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                1867                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  18147                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.501229                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1149                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            854                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits               146                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             708                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          460      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         1498      4.14%      5.41% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         1659      4.58%      9.99% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect          306      0.85%     10.84% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond        30119     83.19%     94.03% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond         1615      4.46%     98.49% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.49% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          548      1.51%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total        36205                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch          169      0.94%      0.94% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         1498      8.30%      9.23% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          377      2.09%     11.32% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect          306      1.69%     13.01% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        14803     81.97%     94.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          357      1.98%     96.97% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     96.97% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          548      3.03%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        18058                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          263     14.09%     14.09% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     14.09% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1346     72.09%     86.18% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          258     13.82%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         1867                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          263     14.09%     14.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1346     72.09%     86.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          258     13.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         1867                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          854                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits          146                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          708                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords         1139                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                2610                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  2605                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1752                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts         103994                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts             2361                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       313677                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.639881                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.815999                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         263325     83.95%     83.95% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          11397      3.63%     87.58% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2           8322      2.65%     90.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3           8955      2.85%     93.09% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           3434      1.09%     94.18% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5           3472      1.11%     95.29% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           1195      0.38%     95.67% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           1072      0.34%     96.01% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          12505      3.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       313677                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        12505                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 4.217567                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.237103                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                   75450                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               202006                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                    40796                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                 7758                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  2554                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               12463                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  553                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                329382                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2920                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts             266961                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches           24409                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts          39965                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         17223                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.578851                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads        137644                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites        94278                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads         16351                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         8984                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads       328055                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites       194903                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs            57188                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads       109477                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches             14837                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       224935                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   6192                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                1323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1478                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        22566                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    21415                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1138                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            328564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.094560                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.576484                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  271269     82.56%     82.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    3572      1.09%     83.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    3012      0.92%     84.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    3212      0.98%     85.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    4712      1.43%     86.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                    3254      0.99%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    4031      1.23%     89.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                    2919      0.89%     90.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   32583      9.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              328564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts               193179                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.418870                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             36205                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.078503                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles        75166                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     2554                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    108893                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    3408                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                305978                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 306                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                   42473                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  19312                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      724                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    2284                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            83                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           547                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                2758                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  263692                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 262289                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   195972                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                   339627                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.568721                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.577021                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                       2645                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  14322                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 83                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  6057                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   532                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            60.017122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          195.461511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                 22754     80.83%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  50      0.18%     81.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  72      0.26%     81.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 129      0.46%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 174      0.62%     82.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 110      0.39%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  75      0.27%     83.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  67      0.24%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  60      0.21%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  80      0.28%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                72      0.26%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                84      0.30%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                84      0.30%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139               187      0.66%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149               351      1.25%     86.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               309      1.10%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               263      0.93%     88.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               265      0.94%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               233      0.83%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               198      0.70%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               205      0.73%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               174      0.62%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               181      0.64%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               145      0.52%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               125      0.44%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                88      0.31%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                76      0.27%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                88      0.31%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                71      0.25%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                69      0.25%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1312      4.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            3007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                  38348                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  17227                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      642                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      114                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  21636                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      466                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  2554                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                   79416                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 162106                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2309                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                    43850                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                38329                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                320428                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1349                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 10253                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2323                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 23460                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands             587437                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                    1123801                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  418846                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                    26155                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  214694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     80                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    36704                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                          604270                       # The number of ROB reads (Count)
system.cpu6.rob.writes                         624396                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu7.numCycles                          469244                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              4.291212                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.233034                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         305456                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        270535                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   503                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined              104820                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           208204                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             334237                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.809411                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.801381                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   259971     77.78%     77.78% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    14373      4.30%     82.08% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    11952      3.58%     85.66% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    12522      3.75%     89.40% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     9832      2.94%     92.34% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     9783      2.93%     95.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     7542      2.26%     97.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     4899      1.47%     98.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     3363      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               334237                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   3085     67.18%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     1      0.02%     67.20% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    17      0.37%     67.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     67.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    38      0.83%     68.40% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     68.40% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     68.40% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     68.40% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     68.40% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  47      1.02%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     69.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   764     16.64%     86.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  546     11.89%     97.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               34      0.74%     98.69% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              60      1.31%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2738      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       200349     74.06%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1774      0.66%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          738      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          715      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         1954      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt         1791      0.66%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1311      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          825      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        37932     14.02%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        16284      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         2824      1.04%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         1248      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        270535                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.576534                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4592                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.016974                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  856500                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 387219                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         250923                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    23902                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   23225                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           10930                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     260376                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       12013                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     4084                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            933                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         135007                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads         42296                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        19313                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         1050                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores          389                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          457      1.26%      1.26% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         1501      4.15%      5.42% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         1680      4.65%     10.06% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect          302      0.84%     10.90% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond        30085     83.23%     94.13% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond         1609      4.45%     98.58% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.58% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          514      1.42%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total         36148                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          405      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          648      4.16%      6.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          911      5.85%     12.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          213      1.37%     13.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond        12323     79.19%     93.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          800      5.14%     98.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond          261      1.68%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total        15561                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            3      0.11%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          261      9.70%     13.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect           97      3.60%     17.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         1775     65.94%     83.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          261      9.70%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     93.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          185      6.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         2692                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          137      6.24%      8.61% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.63% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         1602     73.02%     85.64% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          140      6.38%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          175      7.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         2194                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget        21349     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB        13158     36.40%     95.46% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         1501      4.15%     99.61% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total        36148                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         2004     82.50%     82.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          400     16.47%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         2429                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted            30542                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken        11670                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             2692                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         2264                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups               36148                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1869                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  18087                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.500360                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           1145                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            816                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               140                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             676                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          457      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         1501      4.15%      5.42% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         1680      4.65%     10.06% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect          302      0.84%     10.90% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond        30085     83.23%     94.13% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond         1609      4.45%     98.58% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.58% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          514      1.42%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total        36148                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch          167      0.92%      0.92% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         1501      8.31%      9.24% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          395      2.19%     11.42% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect          302      1.67%     13.09% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        14825     82.08%     95.18% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          357      1.98%     97.15% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     97.15% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          514      2.85%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        18061                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          261     13.96%     13.96% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     13.96% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         1347     72.07%     86.04% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          261     13.96%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         1869                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          261     13.96%     13.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         1347     72.07%     86.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          261     13.96%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         1869                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          816                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          676                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords         1098                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                2630                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  2625                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1772                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts         103422                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             2353                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       319429                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.628359                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.800996                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         269042     84.23%     84.23% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          11385      3.56%     87.79% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           8368      2.62%     90.41% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           8981      2.81%     93.22% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           3443      1.08%     94.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           3434      1.08%     95.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           1198      0.38%     95.75% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           1102      0.34%     96.09% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          12476      3.91%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       319429                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        12476                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 4.291212                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.233034                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                   78880                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               204215                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    41102                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 7490                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  2550                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               12454                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  557                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                329007                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2920                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts             266451                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches           24351                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts          39769                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts         17180                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.567830                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads        137451                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites        94182                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads         16394                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         8979                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads       327476                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       194617                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs            56949                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads       109136                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches             14799                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       229798                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   6188                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 835                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1448                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        23644                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    21383                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1138                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            334237                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.073945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.556730                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  277069     82.90%     82.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    3559      1.06%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    2982      0.89%     84.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    3243      0.97%     85.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    4682      1.40%     87.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    3247      0.97%     88.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    4008      1.20%     89.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2887      0.86%     90.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   32560      9.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              334237                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts               192787                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.410846                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             36148                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.077035                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles        75418                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     2550                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    110853                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    4147                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                305536                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 327                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   42296                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  19313                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      678                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                    3111                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            90                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                2738                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  263241                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 261853                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   195852                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   339255                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.558032                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.577300                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       2621                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  14145                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 90                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  6058                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   510                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            60.745515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          203.015873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 22867     81.23%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  62      0.22%     81.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  61      0.22%     81.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  67      0.24%     81.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 139      0.49%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  92      0.33%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  81      0.29%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  70      0.25%     83.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  54      0.19%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  61      0.22%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                74      0.26%     83.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                50      0.18%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                73      0.26%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               114      0.40%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149               205      0.73%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               287      1.02%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               243      0.86%     87.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               253      0.90%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               245      0.87%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               243      0.86%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               276      0.98%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               258      0.92%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               208      0.74%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               180      0.64%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               165      0.59%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               126      0.45%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               101      0.36%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                79      0.28%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                78      0.28%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                73      0.26%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            1266      4.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  38229                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  17184                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      679                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  21603                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      496                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  2550                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   82763                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 160776                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          2641                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    43992                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                41515                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                320095                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 2711                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                  9603                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  3189                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 26596                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             586792                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                    1122853                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  418499                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    26136                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  214049                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    35131                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          609479                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         623179                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu8.numCycles                          457222                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.181271                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.239162                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                         306745                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                        271520                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   521                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined              106109                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           209524                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples             322755                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.841257                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.830917                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   248508     77.00%     77.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                    14156      4.39%     81.38% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                    11877      3.68%     85.06% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                    12593      3.90%     88.96% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                     9860      3.05%     92.02% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                     9871      3.06%     95.08% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                     7568      2.34%     97.42% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                     4948      1.53%     98.95% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     3374      1.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total               322755                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   3086     67.12%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                    18      0.39%     67.51% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     67.51% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    36      0.78%     68.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  47      1.02%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   779     16.94%     86.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                  551     11.98%     98.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               38      0.83%     99.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              43      0.94%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         2770      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu       201043     74.04%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           20      0.01%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1774      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd          740      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           32      0.01%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          722      0.27%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu         1954      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt         1811      0.67%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         1328      0.49%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          833      0.31%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead        38050     14.01%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        16347      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead         2885      1.06%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite         1211      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total        271520                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.593847                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                               4598                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.016934                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                  846868                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                 389657                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses         251916                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                    24046                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                   23363                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses           10990                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                     261271                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                       12077                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     4033                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                            901                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         134467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads         42540                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores        19347                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         1057                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores          398                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          459      1.26%      1.26% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return         1502      4.14%      5.40% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect         1658      4.57%      9.97% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect          290      0.80%     10.77% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond        30208     83.21%     93.97% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond         1641      4.52%     98.49% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     98.49% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond          547      1.51%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total         36305                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          407      2.59%      2.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          649      4.13%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          889      5.66%     12.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          201      1.28%     13.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond        12446     79.18%     92.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          832      5.29%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond          294      1.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total        15718                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch          111      4.13%      4.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            1      0.04%      4.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          263      9.79%     13.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect           96      3.57%     17.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond         1768     65.80%     83.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          259      9.64%     92.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     92.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          189      7.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total         2687                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          137      6.26%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect           87      3.97%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond         1600     73.06%     85.66% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          139      6.35%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget        21443     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB        13218     36.41%     95.47% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS         1502      4.14%     99.61% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total        36305                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         2004     82.71%     82.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          396     16.34%     99.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            1      0.04%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total         2423                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted            30667                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken        11728                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect             2687                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         2261                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          426                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups               36305                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                1864                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                  18175                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.500620                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted           1143                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups            837                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits               142                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             695                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          459      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return         1502      4.14%      5.40% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect         1658      4.57%      9.97% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect          290      0.80%     10.77% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond        30208     83.21%     93.97% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond         1641      4.52%     98.49% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     98.49% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond          547      1.51%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total        36305                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch          169      0.93%      0.93% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return         1502      8.28%      9.22% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          391      2.16%     11.37% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect          290      1.60%     12.97% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond        14873     82.04%     95.01% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          358      1.97%     96.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     96.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond          547      3.02%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total        18130                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          263     14.11%     14.11% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     14.11% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         1342     72.00%     86.11% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          259     13.89%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         1864                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          263     14.11%     14.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         1342     72.00%     86.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          259     13.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         1864                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups          837                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses          695                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords         1122                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes                2597                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                  2592                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1739                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts         104690                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts             2344                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples       307815                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.652067                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.827180                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0         257217     83.56%     83.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1          11490      3.73%     87.29% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2           8410      2.73%     90.03% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3           9062      2.94%     92.97% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4           3505      1.14%     94.11% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5           3452      1.12%     95.23% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6           1200      0.39%     95.62% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7           1092      0.35%     95.98% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          12387      4.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total       307815                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        12387                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.181271                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.239162                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                   78577                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles               192846                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                    41343                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles                 7450                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                  2539                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved               12504                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts                330511                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 2888                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts             267487                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches           24444                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts          39919                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts         17215                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.585027                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads        137791                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites        94467                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads         16493                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites         9067                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads       328398                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites       195388                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs            57134                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads       109592                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches             14862                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                       215808                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   6164                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                1512                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1442                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        26394                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                    21429                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 1136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples            322755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.115905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.597371                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                  265393     82.23%     82.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                    3582      1.11%     83.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                    2997      0.93%     84.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                    3246      1.01%     85.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                    4700      1.46%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                    3234      1.00%     87.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                    4025      1.25%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                    2894      0.90%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                   32684     10.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total              322755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts               193469                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.423140                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches             36305                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.079403                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles        74517                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                     2539                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    102680                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                    4244                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                306825                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 303                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                   42540                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                  19347                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      672                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                    3212                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         2204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                2746                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                  264320                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                 262906                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                   196836                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                   340717                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.575007                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.577711                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       2637                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                  14389                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  6092                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   527                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            60.483500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          195.507777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                 22903     81.36%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  65      0.23%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  40      0.14%     81.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 118      0.42%     82.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                 118      0.42%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  82      0.29%     82.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  79      0.28%     83.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  41      0.15%     83.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  63      0.22%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  29      0.10%     83.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                76      0.27%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                90      0.32%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                95      0.34%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139               223      0.79%     85.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149               287      1.02%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159               307      1.09%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               275      0.98%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               227      0.81%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               207      0.74%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               190      0.67%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209               220      0.78%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219               189      0.67%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               168      0.60%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               101      0.36%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               139      0.49%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               123      0.44%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                84      0.30%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               130      0.46%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                47      0.17%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                37      0.13%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            1398      4.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            3089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                  38392                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                  17221                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      640                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      125                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                  21644                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      457                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                  2539                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                   82448                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 154060                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          2516                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                    44176                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles                37016                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts                321458                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                 1664                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 10613                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  1567                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                 23873                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands             589395                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                    1127305                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                  419985                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                    26262                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  216652                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                    34788                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                          599222                       # The number of ROB reads (Count)
system.cpu8.rob.writes                         625843                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu9.numCycles                          458609                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              4.193955                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.238438                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                         306781                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                        271675                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                   533                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined              106145                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined           209258                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples             321425                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.845221                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.833998                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   247056     76.86%     76.86% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                    14273      4.44%     81.30% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                    11874      3.69%     85.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                    12586      3.92%     88.91% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                     9916      3.09%     92.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                     9788      3.05%     95.04% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                     7582      2.36%     97.40% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                     5000      1.56%     98.96% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     3350      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total               321425                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   3152     67.67%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     67.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    17      0.36%     68.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     68.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                    45      0.97%     69.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  51      1.09%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     70.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   760     16.32%     86.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                  537     11.53%     97.94% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               40      0.86%     98.80% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite              56      1.20%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass         2774      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu       201139     74.04%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           20      0.01%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv         1772      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd          737      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd          730      0.27%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu         1953      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt         1832      0.67%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         1327      0.49%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift          833      0.31%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead        38012     13.99%     92.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        16340      6.01%     98.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead         2930      1.08%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite         1244      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total        271675                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.592389                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                               4658                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.017145                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                  845679                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                 389508                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses         251919                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                    24287                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                   23581                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses           11052                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                     261356                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                       12203                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                     4077                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                            968                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         137184                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads         42503                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores        19375                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         1189                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores          530                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          458      1.26%      1.26% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return         1495      4.11%      5.37% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect         1677      4.61%      9.98% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect          310      0.85%     10.84% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond        30227     83.13%     93.97% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond         1662      4.57%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond          531      1.46%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total         36360                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          406      2.57%      2.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          642      4.07%      6.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect          908      5.76%     12.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          221      1.40%     13.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond        12465     79.03%     92.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond          853      5.41%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond          278      1.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total        15773                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch          110      4.06%      4.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            4      0.15%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          264      9.73%     13.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect           97      3.58%     17.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond         1789     65.97%     83.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          260      9.59%     93.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     93.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          188      6.93%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total         2712                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          140      6.39%      8.76% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.77% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond         1599     72.95%     85.72% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          138      6.30%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          175      7.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total         2192                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget        21510     59.16%     59.16% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB        13214     36.34%     95.50% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS         1495      4.11%     99.61% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect          141      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total        36360                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         2023     82.67%     82.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return          398     16.26%     98.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            4      0.16%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total         2447                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted            30685                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        11678                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect             2712                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           679                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted         2284                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups               36360                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                1885                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                  18188                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.500220                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups            841                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits               141                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             700                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          458      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return         1495      4.11%      5.37% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect         1677      4.61%      9.98% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect          310      0.85%     10.84% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond        30227     83.13%     93.97% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond         1662      4.57%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond          531      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total        36360                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          167      0.92%      0.92% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return         1495      8.23%      9.15% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          397      2.18%     11.33% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect          310      1.71%     13.04% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond        14911     82.05%     95.09% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          361      1.99%     97.08% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     97.08% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond          531      2.92%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total        18172                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          264     14.01%     14.01% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     14.01% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         1361     72.20%     86.21% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          260     13.79%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         1885                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          264     14.01%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         1361     72.20%     86.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          260     13.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         1885                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups          841                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits          141                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses          700                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords         1126                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes                2629                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                  2624                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              1771                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts         104732                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts             2380                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples       306368                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.655147                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.833114                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0         255911     83.53%     83.53% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1          11408      3.72%     87.25% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2           8405      2.74%     90.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3           9011      2.94%     92.94% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4           3435      1.12%     94.06% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5           3451      1.13%     95.19% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6           1203      0.39%     95.58% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7           1100      0.36%     95.94% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8          12444      4.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total       306368                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples        12444                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 4.193955                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.238438                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                   76433                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles               193599                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                    41357                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles                 7465                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                  2571                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved               12495                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  559                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts                330317                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 2943                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts             267598                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches           24452                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts          39944                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts         17225                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           0.583499                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads        137782                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites        94438                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads         16579                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites         9101                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads       328505                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites       195381                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs            57169                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads       109650                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches             14850                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                       219239                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                   6236                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                1108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         1524                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        22154                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                    21457                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 1140                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples            321425                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.121540                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.603410                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                  264114     82.17%     82.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                    3520      1.10%     83.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                    2952      0.92%     84.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                    3180      0.99%     85.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                    4791      1.49%     86.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                    3231      1.01%     87.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                    4004      1.25%     88.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                    2880      0.90%     89.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                   32753     10.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total              321425                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts               193590                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.422124                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches             36360                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.079283                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles        74282                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                     2571                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    102983                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                    3021                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                306861                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 308                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                   42503                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                  19375                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      654                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                    2033                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            84                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect         2239                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                2781                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                  264376                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                 262971                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                   196833                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                   340637                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.573410                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.577838                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                       2642                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                  14352                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 84                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                  6120                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                   508                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            62.227878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          202.747799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                 22905     81.36%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  24      0.09%     81.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  55      0.20%     81.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 103      0.37%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                 120      0.43%     82.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 100      0.36%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  76      0.27%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  86      0.31%     83.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  74      0.26%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  85      0.30%     83.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                71      0.25%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                95      0.34%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129               104      0.37%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139               133      0.47%     85.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149               231      0.82%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159               321      1.14%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169               292      1.04%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               284      1.01%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               224      0.80%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199               245      0.87%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209               190      0.67%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               146      0.52%     92.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               148      0.53%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               112      0.40%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249                97      0.34%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                85      0.30%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                70      0.25%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                71      0.25%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289                69      0.25%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299                70      0.25%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            1465      5.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            3150                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                  38419                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                  17231                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                      629                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      105                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                  21687                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      470                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                  2571                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                   80279                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 152550                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          2420                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                    44278                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles                39327                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts                321213                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 1424                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                  9347                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  2033                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                 25713                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands             588465                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                    1126121                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                  419506                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                    26461                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                  215722                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                    34359                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                          597760                       # The number of ROB reads (Count)
system.cpu9.rob.writes                         626043                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples      3004.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000614500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               5944                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       3000                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         4                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     3000                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 3000                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   4                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   1865                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     83                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 192000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                 256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             805539764.08593261                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1074053.01878124                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    237503500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     79062.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       192000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 805539764.085932612419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0         3000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    105657250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     35219.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       192000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        192000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0         3000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           3000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total             4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    805539764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        805539764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0      1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    806613817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       806613817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                3000                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          261                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          256                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          272                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          259                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          119                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          118                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          139                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          123                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          135                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          180                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          237                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          171                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          181                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          191                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          214                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat               49407250                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             15000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         105657250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               16469.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          35219.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               1732                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           57.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         1263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   151.613618                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   105.965861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   187.536611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127          729     57.72%     57.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          351     27.79%     85.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           81      6.41%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           30      2.38%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           13      1.03%     95.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           18      1.43%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            6      0.48%     97.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            5      0.40%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           30      2.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         1263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           192000                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             805.539764                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   6.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               6.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              57.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        4641000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        2462955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy      11195520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    103440180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy      4418880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    144597735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   606.662632                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     10619500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    219930000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        4412520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        2330130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy      10224480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    104105370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy      3858720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    143370420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   601.513408                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      9189750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    221359750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples      3079.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000605250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               6128                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       3077                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         2                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     3077                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 3077                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   2                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   1933                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 196928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                 128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             826215284.69747150                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             537026.50939062                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    237719000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     77206.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       196928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 826215284.697471499443                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1         3077                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    107164750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     34827.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       196928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        196928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1         3077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           3077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total             2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    826215285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        826215285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1       537027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total          537027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    826752311                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       826752311                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                3077                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          263                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          239                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          268                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          251                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          153                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          135                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          143                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          147                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          100                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          141                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          181                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          235                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          228                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          193                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          186                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          214                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat               49471000                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             15385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         107164750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               16077.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          34827.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               1756                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           57.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         1315                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   149.219772                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   105.291355                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   182.933070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127          767     58.33%     58.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          355     27.00%     85.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           97      7.38%     92.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           30      2.28%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           17      1.29%     96.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            7      0.53%     96.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            5      0.38%     97.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            5      0.38%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           32      2.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         1315                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           196928                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             826.215285                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   6.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               6.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              57.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        5097960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        2702040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy      11416860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    104192580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy      3785280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    145633920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   611.009966                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE      8963500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    221586000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        4333980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        2288385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      10552920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    104278080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy      3713280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    143605845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   602.501138                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      8812000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    221737500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples      3099.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000674250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState              6136                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                      3097                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        3                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                    3097                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                3097                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  3                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  1942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                   794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    73                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                198208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            831585549.79137778                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            805539.76408593                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                   238068500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    76796.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       198144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 831317036.536682486534                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10         3097                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    107716250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     34780.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       198208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       198208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10         3097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total          3097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    831585550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       831585550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10       805540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total         805540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    832391090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      832391090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts               3096                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          266                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          245                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          259                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          266                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          117                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          147                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          123                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          147                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          191                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          245                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          225                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          181                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          195                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          200                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat              49666250                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            15480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        107716250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              16042.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         34792.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              1773                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          57.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         1320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   149.915152                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   106.495239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   180.961208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127          754     57.12%     57.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255          377     28.56%     85.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383           90      6.82%     92.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511           33      2.50%     95.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           14      1.06%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           12      0.91%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895            6      0.45%     97.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023            2      0.15%     97.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           32      2.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         1320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          198144                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            831.317037                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  6.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              6.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             57.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy       4833780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy       2565420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy     11345460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy    104752320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy      3313920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy    145250100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   609.399642                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE      7743750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT    222805750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy       4612440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy       2443980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     10759980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    104089410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy      3872160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy    144217170                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   605.065964                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE      9208750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT    221340750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples      3048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000646750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState              6062                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                      3042                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        7                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                    3042                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                3042                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  7                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  1926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                   797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                194688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            816817320.78313565                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            1879592.78286718                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                   238147000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    78106.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       194624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 816548807.528440356255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11         3042                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    107938750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     35482.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       194688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       194688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11         3042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total          3042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    816817321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       816817321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11      1879593                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total        1879593                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    818696914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      818696914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts               3041                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          274                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          269                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          265                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          170                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          137                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          136                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          159                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          106                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          124                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          178                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          226                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          179                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          176                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          187                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat              50920000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            15205000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        107938750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              16744.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         35494.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              1788                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          58.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         1248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   155.538462                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   109.301319                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   188.590395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127          683     54.73%     54.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255          375     30.05%     84.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383           88      7.05%     91.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511           36      2.88%     94.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           14      1.12%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767            8      0.64%     96.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895            6      0.48%     96.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            6      0.48%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           32      2.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         1248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          194624                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            816.548808                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  6.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              6.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             58.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy       4898040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy       2599575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy     11909520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy    103488060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy      4378560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy    145712955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   611.341559                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE     10503000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT    220046500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy       4048380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy       2136585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy      9803220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    104587020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy      3453120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy    142467525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   597.725294                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE      8120750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT    222428750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples      2898.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000636500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState              5761                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                      2894                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        9                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                    2894                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.42                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     1.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                2894                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  9                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  1896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                   721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                   320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                185216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            777077359.08822966                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            2416619.29225780                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                   237108000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    81676.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       184896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 775734792.814753055573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12         2894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12     95037000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     32839.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       185216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       185216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12         2894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total          2894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    777077359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       777077359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12      2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total        2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    779493978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      779493978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts               2889                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          261                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          239                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          252                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          248                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          146                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          131                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          115                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          144                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          108                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          169                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          210                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          190                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          166                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          174                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          203                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat              40868250                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            14445000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat         95037000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              14146.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         32896.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              1720                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          59.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         1164                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   158.295533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   110.550186                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   191.900685                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127          631     54.21%     54.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255          349     29.98%     84.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383           85      7.30%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511           34      2.92%     94.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           12      1.03%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767            8      0.69%     96.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895            9      0.77%     96.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            6      0.52%     97.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           30      2.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         1164                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          184896                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            775.734793                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  6.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              6.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             59.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy       4491060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy       2379465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy     10967040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy    102178770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy      5481120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy    143936655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   603.889058                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE     13375000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT    217174500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy       3855600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy       2037915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy      9660420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    102447240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy      5255040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy    141695415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   594.485892                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE     12851500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT    217698000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples      2873.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000591000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState              5713                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                      2870                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        5                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                    2870                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                2870                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  5                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  1833                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                   747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                   128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                183680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            770633040.97554219                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            1342566.27347655                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                   237551000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    82626.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       183552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 770096014.466151595116                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13         2870                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13     94849000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     33048.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       183680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       183680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13         2870                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total          2870                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    770633041                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       770633041                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13      1342566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total        1342566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    771975607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      771975607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts               2868                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          261                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          231                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          260                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          248                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          149                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          117                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          134                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          114                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          121                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          170                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          215                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          195                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          148                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          173                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          198                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat              41074000                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            14340000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat         94849000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              14321.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         33071.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              1724                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          60.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         1142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   160.168126                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   109.621312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   198.783962                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127          639     55.95%     55.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255          327     28.63%     84.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383           71      6.22%     90.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511           27      2.36%     93.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           18      1.58%     94.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           14      1.23%     95.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           11      0.96%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            5      0.44%     97.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           30      2.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         1142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          183552                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            770.096014                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  6.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              6.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             60.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy       4426800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy       2349105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy     10952760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy    105467100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy      2712000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy    144346965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   605.610522                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE      6146500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT    224403000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy       3741360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy       1984785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy      9524760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    103073670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy      4727520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy    141491295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   593.629502                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE     11478250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT    219071250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples      2952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000585500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState              5827                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                      2949                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                       12                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                    2949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                     12                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    9                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     1.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                2949                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                 12                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  1923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                   707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                   576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                188736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            791845588.09647179                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            3222159.05634373                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                   238182000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    80439.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       188160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 789428968.804213881493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14         2949                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14           12                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14     99170250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     33628.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       188736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       188736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14         2949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total          2949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    791845588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       791845588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14      3222159                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total        3222159                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    795067747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      795067747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts               2940                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          266                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          244                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          266                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          259                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          144                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          122                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          108                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          125                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          101                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          134                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          167                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          198                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          228                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          172                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          213                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat              44045250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            14700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat         99170250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              14981.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         33731.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              1749                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          59.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         1187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   158.139848                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   108.753460                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   197.022535                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127          671     56.53%     56.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255          339     28.56%     85.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383           74      6.23%     91.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511           25      2.11%     93.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           20      1.68%     95.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           13      1.10%     96.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895            7      0.59%     96.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            6      0.51%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           32      2.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         1187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          188160                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            789.428969                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  6.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             59.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy       4476780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy       2375670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy     10952760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy    103836900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy      4084800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy    144166110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   604.851741                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE      9718250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT    220831250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy       4026960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy       2128995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy     10038840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    100738950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy      6693600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy    142066545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   596.042975                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE     16545500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT    214004000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples      2973.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000576500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState              5889                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                      2971                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        5                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                    2971                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                2971                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  5                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  1874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                   782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                190144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            797752879.69976854                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            1342566.27347655                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                   237546000                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    79820.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       189952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 796947339.935682654381                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15         2971                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    101517000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     34169.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       190144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       190144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15         2971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total          2971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    797752880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       797752880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15      1342566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total        1342566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    799095446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      799095446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts               2968                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          253                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          238                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          263                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          274                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          125                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          121                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          141                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8           90                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          117                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          162                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          201                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          219                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          196                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          208                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          205                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat              45867000                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            14840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        101517000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              15453.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         34203.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              1742                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          58.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         1221                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   155.099099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   107.388686                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   191.422871                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127          701     57.41%     57.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255          340     27.85%     85.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383           72      5.90%     91.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511           32      2.62%     93.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           19      1.56%     95.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           13      1.06%     96.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           10      0.82%     97.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            6      0.49%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           28      2.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         1221                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          189952                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            796.947340                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  6.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              6.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             58.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy       4690980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy       2485725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy     11209800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy    105471090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy      2708640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy    145005435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   608.373145                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE      6148500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT    224401000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy       4062660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy       2147970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy      9981720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    103379760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy      4469760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy    142481070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   597.782122                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE     10793250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT    219756250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples      3020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000585250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState               5995                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                       3015                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                     3015                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                 3015                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   1900                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                    802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 192960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             809567462.90636230                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             1611079.52817187                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                    237792500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     78713.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       192896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 809298949.651666998863                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2         3015                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    102005250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     33832.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       192960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        192960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2         3015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total           3015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    809567463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        809567463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2      1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    811178542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       811178542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                3014                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          265                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          260                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          271                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          245                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          148                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          138                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          122                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          151                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          151                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          174                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          226                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          207                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          161                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          179                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          206                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat               45492750                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             15070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         102005250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               15093.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          33843.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               1752                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           58.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         1257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   152.744630                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   106.190896                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   189.056809                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127          735     58.47%     58.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255          328     26.09%     84.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383           90      7.16%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           32      2.55%     94.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           18      1.43%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           11      0.88%     96.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895            8      0.64%     97.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            3      0.24%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           32      2.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         1257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           192896                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             809.298950                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   6.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               6.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              58.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        4740960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        2516085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy      11424000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    103103310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy      4702560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy    144926115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   608.040357                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE     11345750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT    219203750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        4269720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        2254230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy      10095960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    104260980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy      3727680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy    143047770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   600.159723                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE      8823250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT    221726250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples      3095.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000582250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState               6138                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                       3090                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                     3090                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                 3090                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   1981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                    777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 197760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             829705957.00851059                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1611079.52817187                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                    237421000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     76686.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       197696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 829437443.753815293312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3         3090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    107514000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     34794.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       197760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        197760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3         3090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total           3090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    829705957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        829705957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3      1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    831317037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       831317037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                3089                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          268                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          242                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          278                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          263                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          161                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          138                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          131                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          159                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          101                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          137                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          175                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          232                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          213                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          172                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          194                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          225                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat               49595250                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             15445000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         107514000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               16055.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          34805.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               1806                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           58.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         1278                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   154.241002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   107.140595                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   187.282386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127          744     58.22%     58.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255          339     26.53%     84.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383           83      6.49%     91.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           35      2.74%     93.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           20      1.56%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           15      1.17%     96.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           11      0.86%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            4      0.31%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           27      2.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         1278                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           197696                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             829.437444                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   6.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               6.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              58.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        4962300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        2626140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy      11709600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    104459340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy      3560640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy    145757220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   611.527274                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE      8315750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT    222233750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        4198320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        2223870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      10345860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    104740350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy      3324000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy    143271600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   601.098807                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE      7798500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT    222751000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples      3041.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000663750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState               6042                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                       3037                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                     3037                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      1.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                 3037                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   1906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                    792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 194368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             815474754.50965905                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             1611079.52817187                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                    236955500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     77869.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       194240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 814937728.000268459320                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4         3037                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    106254000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     34986.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       194368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        194368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4         3037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total           3037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    815474755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        815474755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4      1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total         1611080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    817085834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       817085834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                3035                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          257                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          250                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          275                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          269                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          153                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          124                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          130                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          146                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8           98                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          134                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          151                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          234                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          235                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          181                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          205                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat               49347750                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             15175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         106254000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               16259.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          35009.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               1755                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           57.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         1274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   152.062794                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   106.159398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   186.731853                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127          741     58.16%     58.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255          350     27.47%     85.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383           76      5.97%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511           33      2.59%     94.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           21      1.65%     95.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           13      1.02%     96.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895            6      0.47%     97.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            3      0.24%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           31      2.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         1274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           194240                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             814.937728                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   6.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               6.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              57.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy        4740960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy        2516085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy      11452560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy    104852070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy      3229920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy    145230795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   609.318648                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE      7527250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT    223022250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy        4398240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy        2318745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy      10217340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    103615740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy      4271040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy    143260305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   601.051418                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE     10264750                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT    220284750                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples      3019.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000656500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState               5998                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                       3016                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         4                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                     3016                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.44                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                 3016                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   4                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   1928                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                    778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 193024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                 256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             809835976.16105759                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             1074053.01878124                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                    237755500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     78726.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       192960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 809567462.906362295151                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5         3016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    103917000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     34455.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       193024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        193024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5         3016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total           3016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total             4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    809835976                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        809835976                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5      1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total         1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    810910029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       810910029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                3015                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          262                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          274                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          264                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          138                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          144                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          105                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          144                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          164                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          241                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          205                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          189                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          192                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          203                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat               47385750                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             15075000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         103917000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               15716.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          34466.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               1731                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           57.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         1277                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   150.602976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   106.321692                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   181.424258                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127          736     57.64%     57.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255          354     27.72%     85.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383           81      6.34%     91.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511           37      2.90%     94.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           18      1.41%     96.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           14      1.10%     97.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895            6      0.47%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            1      0.08%     97.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           30      2.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         1277                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           192960                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             809.567463                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   6.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               6.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              57.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy        4819500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy        2557830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy      11224080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy    103293120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy      4542720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy    144876450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   607.831986                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE     10887000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT    219662500                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy        4348260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy        2288385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      10303020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    102232350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy      5436000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy    143047215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   600.157395                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE     13299000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT    217250500                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples      2952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000602500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState               5860                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                       2950                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         4                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                     2950                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                 2950                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   4                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   1863                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                    802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 188800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                 256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             792114101.35116708                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             1074053.01878124                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                    236092000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     79922.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       188672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 791577074.841776371002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6         2950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    101589250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     34437.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       188800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        188800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6         2950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total           2950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total             4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    792114101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        792114101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6      1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total         1074053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    793188154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       793188154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                2948                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          254                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          246                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          261                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          253                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          125                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          133                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          121                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          130                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          168                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          215                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          207                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          166                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          185                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          201                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat               46314250                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             14740000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         101589250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               15710.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          34460.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               1677                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           56.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         1267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   148.508287                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   104.011534                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   186.632942                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127          747     58.96%     58.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255          355     28.02%     86.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383           71      5.60%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511           21      1.66%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           18      1.42%     95.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           13      1.03%     96.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895            6      0.47%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            5      0.39%     97.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           31      2.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         1267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           188672                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             791.577075                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   6.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               6.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy        4740960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy        2519880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy      11102700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy    102627360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy      5103360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy    144533460                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   606.392965                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE     12377750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT    218171750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy        4333980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy        2288385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy       9946020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    104252430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy      3734880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy    142994895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   599.937885                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE      8880000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT    221669500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples      2932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000618500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState               5818                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                       2931                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         3                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                     2931                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                 2931                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   3                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   1870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                    764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 187584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                 192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             787012349.51195610                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             805539.76408593                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                    236683500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     80669.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       187456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 786475323.002565503120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7         2931                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    101447250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     34611.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       187584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        187584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7         2931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total           2931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total             3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    787012350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        787012350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7       805540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total          805540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    787817889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       787817889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                2929                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          258                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          252                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          259                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          272                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          129                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          131                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          131                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          130                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          140                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          195                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          212                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          178                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          179                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          199                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat               46528500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             14645000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         101447250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               15885.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          34635.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               1689                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           57.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         1236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   151.352751                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   106.308517                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   186.438746                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127          704     56.96%     56.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255          356     28.80%     85.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383           77      6.23%     91.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511           30      2.43%     94.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           20      1.62%     96.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767            9      0.73%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895            3      0.24%     97.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            6      0.49%     97.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           31      2.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         1236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           187456                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             786.475323                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   6.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               6.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              57.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy        4733820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy        2512290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy      11331180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy    103782180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy      4130880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy    144929550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   608.054768                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE      9875500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT    220674000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy        4119780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy        2178330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy       9581880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    103062270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy      4737120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy    142118580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   596.261289                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE     11462750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT    219086750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples      3153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000658500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState               6263                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                       3145                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                     3145                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                 3145                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   1956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                    839                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    239                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 201280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             844474186.01675272                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             2416619.29225780                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                    237798500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     75395.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       201216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 844205672.762057304382                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8         3145                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    114987000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     36561.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       201280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        201280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8         3145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total           3145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    844474186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        844474186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8      2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total         2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    846890805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       846890805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                3144                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          271                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          259                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          274                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          279                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          169                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          131                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          136                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          140                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          104                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          187                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          221                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          230                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          181                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          208                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          221                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat               56037000                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             15720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         114987000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               17823.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          36573.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               1830                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           58.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         1310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   152.916031                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   106.673075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   189.939134                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127          749     57.18%     57.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255          374     28.55%     85.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383           86      6.56%     92.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511           25      1.91%     94.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           16      1.22%     95.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           13      0.99%     96.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895            7      0.53%     96.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            9      0.69%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           31      2.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         1310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           201216                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             844.205673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   6.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               6.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              58.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy        5126520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy        2724810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy      11845260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy    104226210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy      3756960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy    146118960                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   613.044961                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE      8899250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT    221650250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy        4255440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy        2246640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      10602900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    106347750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy      1970400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy    143862330                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   603.577226                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE      4249000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT    226300500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples      3083.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000665500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState               6107                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                       3078                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                     3078                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.54                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      1.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                 3078                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   1910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                    805                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     67                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 196992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             826483797.95216680                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             2416619.29225780                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                    237067000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     76795.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       196736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 825409744.933385610580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9         3078                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    109866750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     35694.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       196992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        196992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9         3078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total           3078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    826483798                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        826483798                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9      2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total         2416619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    828900417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       828900417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                3074                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          266                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          266                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          255                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          153                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          130                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          121                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          142                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          113                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          145                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          181                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          237                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          227                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          178                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat               52229250                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             15370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         109866750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               16990.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          35740.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               1817                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           59.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         1253                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   156.552275                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   108.270833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   193.338159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127          711     56.74%     56.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255          345     27.53%     84.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383           96      7.66%     91.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511           23      1.84%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           13      1.04%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           20      1.60%     96.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895            9      0.72%     97.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            5      0.40%     97.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           31      2.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         1253                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           196736                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             825.409745                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   6.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               6.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              59.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy        4733820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy        2508495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy      11359740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy    107032320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy      1393920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy    145467495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   610.311727                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE      2716750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT    227832750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy        4241160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy        2246640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      10588620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    104942700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy      3153600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy    143611920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   602.526626                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE      7379500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT    223170000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           5119                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            253704                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            36.560894                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           19.584074                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev          109.375741                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      251790     99.25%     99.25% |        1125      0.44%     99.69% |         454      0.18%     99.87% |         229      0.09%     99.96% |          72      0.03%     99.99% |          24      0.01%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              253704                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples       977119                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      3.091559                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     2.173316                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     3.179492                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |      370356     37.90%     37.90% |      369486     37.81%     75.72% |      106048     10.85%     86.57% |       33988      3.48%     90.05% |       25733      2.63%     92.68% |       30655      3.14%     95.82% |       17902      1.83%     97.65% |       10100      1.03%     98.68% |       12851      1.32%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total       977119                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples         981504                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         12.410172                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.309516                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        70.875192                       (Unspecified)
system.ruby.m_latencyHistSeqr            |      978774     99.72%     99.72% |        1944      0.20%     99.92% |         447      0.05%     99.97% |         215      0.02%     99.99% |          80      0.01%    100.00% |          28      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total           981504                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples       930362                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.022359                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.004218                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      2.403945                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |      930306     99.99%     99.99% |          36      0.00%    100.00% |           9      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total        930362                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        51142                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    219.574303                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   163.798234                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   225.887979                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       48417     94.67%     94.67% |        1939      3.79%     98.46% |         447      0.87%     99.34% |         215      0.42%     99.76% |          80      0.16%     99.91% |          28      0.05%     99.97% |          14      0.03%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        51142                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        119726                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        21.046197                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       14.770371                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       32.023408                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      118093     98.64%     98.64% |        1241      1.04%     99.67% |         232      0.19%     99.87% |          98      0.08%     99.95% |          45      0.04%     99.99% |          12      0.01%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          119726                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          512                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         5119                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        133438                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        50.586340                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       25.292145                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev      146.320584                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      131586     98.61%     98.61% |        1063      0.80%     99.41% |         454      0.34%     99.75% |         229      0.17%     99.92% |          72      0.05%     99.97% |          24      0.02%     99.99% |           7      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          133438                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples           540                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        10.607407                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       10.120711                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.079277                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         103     19.07%     19.07% |         194     35.93%     55.00% |         214     39.63%     94.63% |          27      5.00%     99.63% |           2      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total             540                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |        3000      6.23%      6.23% |        3077      6.39%     12.62% |        3015      6.26%     18.88% |        3090      6.42%     25.29% |        3037      6.31%     31.60% |        3016      6.26%     37.86% |        2950      6.13%     43.99% |        2931      6.09%     50.07% |        3145      6.53%     56.60% |        3078      6.39%     62.99% |        3097      6.43%     69.42% |        3042      6.32%     75.74% |        2894      6.01%     81.75% |        2870      5.96%     87.71% |        2949      6.12%     93.83% |        2971      6.17%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        48162                       (Unspecified)
system.ruby.Directory_Controller.Data    |           4      4.26%      4.26% |           2      2.13%      6.38% |           6      6.38%     12.77% |           6      6.38%     19.15% |           6      6.38%     25.53% |           4      4.26%     29.79% |           4      4.26%     34.04% |           3      3.19%     37.23% |           9      9.57%     46.81% |           9      9.57%     56.38% |           3      3.19%     59.57% |           7      7.45%     67.02% |           9      9.57%     76.60% |           5      5.32%     81.91% |          12     12.77%     94.68% |           5      5.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total           94                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |        3000      6.23%      6.23% |        3077      6.39%     12.62% |        3015      6.26%     18.88% |        3090      6.42%     25.29% |        3037      6.31%     31.60% |        3016      6.26%     37.86% |        2950      6.13%     43.99% |        2931      6.09%     50.07% |        3145      6.53%     56.60% |        3078      6.39%     62.99% |        3097      6.43%     69.42% |        3042      6.32%     75.74% |        2894      6.01%     81.75% |        2870      5.96%     87.71% |        2949      6.12%     93.83% |        2971      6.17%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        48162                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |           4      4.26%      4.26% |           2      2.13%      6.38% |           6      6.38%     12.77% |           6      6.38%     19.15% |           6      6.38%     25.53% |           4      4.26%     29.79% |           4      4.26%     34.04% |           3      3.19%     37.23% |           9      9.57%     46.81% |           9      9.57%     56.38% |           3      3.19%     59.57% |           7      7.45%     67.02% |           9      9.57%     76.60% |           5      5.32%     81.91% |          12     12.77%     94.68% |           5      5.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total           94                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |          41      5.83%      5.83% |          41      5.83%     11.66% |          32      4.55%     16.22% |          38      5.41%     21.62% |          44      6.26%     27.88% |          55      7.82%     35.70% |          46      6.54%     42.25% |          46      6.54%     48.79% |          51      7.25%     56.05% |          53      7.54%     63.58% |          48      6.83%     70.41% |          51      7.25%     77.67% |          31      4.41%     82.08% |          37      5.26%     87.34% |          49      6.97%     94.31% |          40      5.69%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total          703                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |        3000      6.23%      6.23% |        3077      6.39%     12.62% |        3015      6.26%     18.88% |        3090      6.42%     25.29% |        3037      6.31%     31.60% |        3016      6.26%     37.86% |        2950      6.13%     43.99% |        2931      6.09%     50.07% |        3145      6.53%     56.60% |        3078      6.39%     62.99% |        3097      6.43%     69.42% |        3042      6.32%     75.74% |        2894      6.01%     81.75% |        2870      5.96%     87.71% |        2949      6.12%     93.83% |        2971      6.17%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        48162                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |           4      4.26%      4.26% |           2      2.13%      6.38% |           6      6.38%     12.77% |           6      6.38%     19.15% |           6      6.38%     25.53% |           4      4.26%     29.79% |           4      4.26%     34.04% |           3      3.19%     37.23% |           9      9.57%     46.81% |           9      9.57%     56.38% |           3      3.19%     59.57% |           7      7.45%     67.02% |           9      9.57%     76.60% |           5      5.32%     81.91% |          12     12.77%     94.68% |           5      5.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total           94                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |          41      5.83%      5.83% |          41      5.83%     11.66% |          32      4.55%     16.22% |          38      5.41%     21.62% |          44      6.26%     27.88% |          55      7.82%     35.70% |          46      6.54%     42.25% |          46      6.54%     48.79% |          51      7.25%     56.05% |          53      7.54%     63.58% |          48      6.83%     70.41% |          51      7.25%     77.67% |          31      4.41%     82.08% |          37      5.26%     87.34% |          49      6.97%     94.31% |          40      5.69%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total          703                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |        3000      6.23%      6.23% |        3077      6.39%     12.62% |        3015      6.26%     18.88% |        3090      6.42%     25.29% |        3037      6.31%     31.60% |        3016      6.26%     37.86% |        2950      6.13%     43.99% |        2931      6.09%     50.07% |        3145      6.53%     56.60% |        3078      6.39%     62.99% |        3097      6.43%     69.42% |        3042      6.32%     75.74% |        2894      6.01%     81.75% |        2870      5.96%     87.71% |        2949      6.12%     93.83% |        2971      6.17%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        48162                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |           4      4.26%      4.26% |           2      2.13%      6.38% |           6      6.38%     12.77% |           6      6.38%     19.15% |           6      6.38%     25.53% |           4      4.26%     29.79% |           4      4.26%     34.04% |           3      3.19%     37.23% |           9      9.57%     46.81% |           9      9.57%     56.38% |           3      3.19%     59.57% |           7      7.45%     67.02% |           9      9.57%     76.60% |           5      5.32%     81.91% |          12     12.77%     94.68% |           5      5.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total           94                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       26385      6.22%      6.22% |       26362      6.22%     12.44% |       26282      6.20%     18.63% |       26390      6.22%     24.85% |       26391      6.22%     31.08% |       26449      6.24%     37.31% |       26398      6.22%     43.54% |       26348      6.21%     49.75% |       26422      6.23%     55.98% |       26448      6.24%     62.21% |       26411      6.23%     68.44% |       26343      6.21%     74.65% |       26274      6.19%     80.85% |       26302      6.20%     87.05% |       27424      6.47%     93.51% |       27512      6.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total       424141                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       20955      6.21%      6.21% |       20988      6.22%     12.42% |       20890      6.19%     18.61% |       21008      6.22%     24.83% |       20927      6.20%     31.03% |       21059      6.24%     37.26% |       20983      6.21%     43.48% |       20950      6.20%     49.68% |       20987      6.22%     55.89% |       21018      6.22%     62.12% |       20997      6.22%     68.34% |       20971      6.21%     74.55% |       20897      6.19%     80.74% |       20986      6.21%     86.95% |       21958      6.50%     93.45% |       22108      6.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total       337682                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       13614      6.19%      6.19% |       13612      6.19%     12.39% |       13611      6.19%     18.58% |       13613      6.19%     24.78% |       13615      6.20%     30.97% |       13607      6.19%     37.16% |       13611      6.19%     43.36% |       13612      6.19%     49.55% |       13627      6.20%     55.75% |       13615      6.20%     61.95% |       13610      6.19%     68.14% |       13611      6.19%     74.33% |       13600      6.19%     80.52% |       13613      6.19%     86.72% |       14592      6.64%     93.36% |       14601      6.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total       219764                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          13      2.41%      2.41% |          67     12.41%     14.81% |          11      2.04%     16.85% |          43      7.96%     24.81% |          40      7.41%     32.22% |          33      6.11%     38.33% |          42      7.78%     46.11% |          21      3.89%     50.00% |          26      4.81%     54.81% |           9      1.67%     56.48% |          86     15.93%     72.41% |           6      1.11%     73.52% |          46      8.52%     82.04% |          30      5.56%     87.59% |          58     10.74%     98.33% |           9      1.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          540                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |        1824      6.35%      6.35% |        1796      6.25%     12.60% |        1784      6.21%     18.82% |        1850      6.44%     25.26% |        1770      6.16%     31.42% |        1845      6.42%     37.84% |        1867      6.50%     44.35% |        1815      6.32%     50.67% |        1783      6.21%     56.87% |        1809      6.30%     63.17% |        1775      6.18%     69.35% |        1820      6.34%     75.69% |        1778      6.19%     81.88% |        1900      6.62%     88.50% |        1618      5.63%     94.13% |        1686      5.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total        28720                       (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement |         714      6.24%      6.24% |         730      6.38%     12.61% |         732      6.39%     19.00% |         709      6.19%     25.20% |         726      6.34%     31.54% |         696      6.08%     37.62% |         713      6.23%     43.84% |         689      6.02%     49.86% |         704      6.15%     56.01% |         725      6.33%     62.34% |         717      6.26%     68.60% |         728      6.36%     74.96% |         713      6.23%     81.19% |         715      6.24%     87.43% |         739      6.45%     93.89% |         700      6.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement::total        11450                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1692      6.37%      6.37% |        1691      6.36%     12.73% |        1654      6.22%     18.96% |        1715      6.45%     25.41% |        1651      6.21%     31.62% |        1685      6.34%     37.96% |        1735      6.53%     44.49% |        1663      6.26%     50.75% |        1640      6.17%     56.92% |        1683      6.33%     63.26% |        1650      6.21%     69.47% |        1681      6.33%     75.79% |        1626      6.12%     81.91% |        1744      6.56%     88.47% |        1525      5.74%     94.21% |        1538      5.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total        26573                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        1858      6.25%      6.25% |        1851      6.23%     12.48% |        1862      6.26%     18.74% |        1853      6.23%     24.98% |        1842      6.20%     31.17% |        1865      6.27%     37.45% |        1847      6.21%     43.66% |        1856      6.24%     49.91% |        1852      6.23%     56.14% |        1865      6.27%     62.41% |        1850      6.22%     68.63% |        1865      6.27%     74.91% |        1875      6.31%     81.22% |        1877      6.31%     87.53% |        1845      6.21%     93.74% |        1861      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        29724                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           1      4.55%      4.55% |           2      9.09%     13.64% |           1      4.55%     18.18% |           2      9.09%     27.27% |           1      4.55%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           2      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |        1759      6.37%      6.37% |        1758      6.36%     12.73% |        1716      6.21%     18.95% |        1783      6.46%     25.40% |        1713      6.20%     31.60% |        1747      6.33%     37.93% |        1789      6.48%     44.41% |        1728      6.26%     50.66% |        1699      6.15%     56.81% |        1744      6.31%     63.13% |        1710      6.19%     69.32% |        1749      6.33%     75.65% |        1695      6.14%     81.79% |        1828      6.62%     88.41% |        1588      5.75%     94.16% |        1614      5.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total        27620                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Load   |         548      6.17%      6.17% |         571      6.43%     12.61% |         570      6.42%     19.03% |         542      6.11%     25.14% |         573      6.46%     31.59% |         543      6.12%     37.71% |         547      6.16%     43.87% |         550      6.20%     50.07% |         543      6.12%     56.19% |         562      6.33%     62.52% |         570      6.42%     68.94% |         538      6.06%     75.00% |         548      6.17%     81.17% |         563      6.34%     87.52% |         567      6.39%     93.90% |         541      6.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Load::total         8876                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch |         290      6.37%      6.37% |         290      6.37%     12.74% |         290      6.37%     19.12% |         290      6.37%     25.49% |         272      5.98%     31.47% |         270      5.93%     37.40% |         284      6.24%     43.64% |         274      6.02%     49.66% |         288      6.33%     55.99% |         294      6.46%     62.45% |         275      6.04%     68.49% |         290      6.37%     74.86% |         284      6.24%     81.10% |         278      6.11%     87.21% |         293      6.44%     93.65% |         289      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch::total         4551                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Store  |         252      6.26%      6.26% |         251      6.24%     12.50% |         251      6.24%     18.74% |         250      6.21%     24.96% |         251      6.24%     31.20% |         251      6.24%     37.43% |         250      6.21%     43.65% |         251      6.24%     49.89% |         251      6.24%     56.13% |         251      6.24%     62.37% |         250      6.21%     68.58% |         251      6.24%     74.82% |         252      6.26%     81.08% |         250      6.21%     87.30% |         255      6.34%     93.64% |         256      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Store::total         4023                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |        1148      6.45%      6.45% |        1126      6.33%     12.79% |        1088      6.12%     18.90% |        1178      6.62%     25.53% |        1084      6.10%     31.62% |        1150      6.47%     38.09% |        1191      6.70%     44.78% |        1117      6.28%     51.07% |        1101      6.19%     57.26% |        1127      6.34%     63.59% |        1085      6.10%     69.69% |        1147      6.45%     76.14% |        1084      6.10%     82.24% |        1188      6.68%     88.92% |         966      5.43%     94.35% |        1005      5.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total        17785                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1011      6.20%      6.20% |        1004      6.16%     12.36% |        1021      6.26%     18.62% |        1007      6.18%     24.79% |        1020      6.25%     31.05% |        1042      6.39%     37.44% |        1022      6.27%     43.71% |        1027      6.30%     50.00% |        1017      6.24%     56.24% |        1021      6.26%     62.50% |        1026      6.29%     68.79% |        1025      6.29%     75.08% |        1034      6.34%     81.42% |        1026      6.29%     87.71% |        1000      6.13%     93.84% |        1004      6.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        16307                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |         327      6.30%      6.30% |         326      6.28%     12.58% |         323      6.22%     18.80% |         329      6.34%     25.14% |         322      6.20%     31.34% |         322      6.20%     37.55% |         313      6.03%     43.58% |         325      6.26%     49.84% |         320      6.16%     56.00% |         321      6.18%     62.18% |         321      6.18%     68.37% |         322      6.20%     74.57% |         328      6.32%     80.89% |         344      6.63%     87.52% |         318      6.13%     93.64% |         330      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total         5191                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |           9      1.94%      1.94% |          58     12.50%     14.44% |          11      2.37%     16.81% |          39      8.41%     25.22% |          39      8.41%     33.62% |          24      5.17%     38.79% |          32      6.90%     45.69% |          17      3.66%     49.35% |          24      5.17%     54.53% |           7      1.51%     56.03% |          74     15.95%     71.98% |           4      0.86%     72.84% |          41      8.84%     81.68% |          30      6.47%     88.15% |          47     10.13%     98.28% |           8      1.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total          464                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load |         545      6.18%      6.18% |         568      6.44%     12.61% |         567      6.42%     19.04% |         540      6.12%     25.16% |         569      6.45%     31.60% |         539      6.11%     37.71% |         544      6.16%     43.88% |         548      6.21%     50.08% |         540      6.12%     56.20% |         559      6.33%     62.54% |         567      6.42%     68.96% |         535      6.06%     75.03% |         545      6.18%     81.20% |         559      6.33%     87.54% |         563      6.38%     93.92% |         537      6.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load::total         8825                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch |         267      6.38%      6.38% |         267      6.38%     12.77% |         267      6.38%     19.15% |         266      6.36%     25.51% |         248      5.93%     31.44% |         248      5.93%     37.37% |         260      6.22%     43.59% |         252      6.03%     49.62% |         264      6.31%     55.93% |         270      6.46%     62.39% |         251      6.00%     68.39% |         267      6.38%     74.77% |         260      6.22%     80.99% |         256      6.12%     87.11% |         270      6.46%     93.57% |         269      6.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch::total         4182                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store |         251      6.28%      6.28% |         250      6.25%     12.53% |         250      6.25%     18.77% |         248      6.20%     24.98% |         250      6.25%     31.23% |         249      6.22%     37.45% |         248      6.20%     43.65% |         250      6.25%     49.90% |         250      6.25%     56.15% |         250      6.25%     62.40% |         249      6.22%     68.63% |         250      6.25%     74.88% |         250      6.25%     81.13% |         248      6.20%     87.33% |         253      6.33%     93.65% |         254      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store::total         4000                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     60.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |           0      0.00%      0.00% |           2      8.00%      8.00% |           0      0.00%      8.00% |           2      8.00%     16.00% |           0      0.00%     16.00% |           1      4.00%     20.00% |           3     12.00%     32.00% |           1      4.00%     36.00% |           2      8.00%     44.00% |           1      4.00%     48.00% |           8     32.00%     80.00% |           0      0.00%     80.00% |           2      8.00%     88.00% |           0      0.00%     88.00% |           2      8.00%     96.00% |           1      4.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          11      5.47%      5.47% |          15      7.46%     12.94% |           4      1.99%     14.93% |          14      6.97%     21.89% |          11      5.47%     27.36% |          15      7.46%     34.83% |           8      3.98%     38.81% |          11      5.47%     44.28% |           7      3.48%     47.76% |           8      3.98%     51.74% |          11      5.47%     57.21% |          11      5.47%     62.69% |          15      7.46%     70.15% |          15      7.46%     77.61% |          22     10.95%     88.56% |          23     11.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          201                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |       19792      6.20%      6.20% |       19831      6.22%     12.42% |       19714      6.18%     18.60% |       19850      6.22%     24.82% |       19773      6.20%     31.02% |       19880      6.23%     37.25% |       19825      6.21%     43.46% |       19784      6.20%     49.66% |       19818      6.21%     55.87% |       19851      6.22%     62.09% |       19832      6.22%     68.31% |       19803      6.21%     74.52% |       19734      6.19%     80.70% |       19823      6.21%     86.92% |       20798      6.52%     93.43% |       20949      6.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total       319057                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           1      4.55%      4.55% |           2      9.09%     13.64% |           1      4.55%     18.18% |           2      9.09%     27.27% |           1      4.55%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           2      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |           1      1.56%      1.56% |           9     14.06%     15.62% |           0      0.00%     15.62% |           3      4.69%     20.31% |           1      1.56%     21.88% |           9     14.06%     35.94% |           4      6.25%     42.19% |           3      4.69%     46.88% |           2      3.12%     50.00% |           2      3.12%     53.12% |          12     18.75%     71.88% |           1      1.56%     73.44% |           5      7.81%     81.25% |           0      0.00%     81.25% |          11     17.19%     98.44% |           1      1.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total           64                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |         665      6.16%      6.16% |         655      6.07%     12.23% |         688      6.38%     18.61% |         664      6.15%     24.77% |         683      6.33%     31.10% |         693      6.42%     37.52% |         676      6.27%     43.79% |         674      6.25%     50.03% |         671      6.22%     56.25% |         677      6.27%     62.53% |         676      6.27%     68.79% |         687      6.37%     75.16% |         682      6.32%     81.48% |         685      6.35%     87.83% |         655      6.07%     93.90% |         658      6.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        10789                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement |         114      6.59%      6.59% |         110      6.36%     12.95% |         112      6.47%     19.42% |         109      6.30%     25.72% |          99      5.72%     31.45% |         100      5.78%     37.23% |         112      6.47%     43.70% |         100      5.78%     49.48% |         115      6.65%     56.13% |         111      6.42%     62.54% |          98      5.66%     68.21% |         112      6.47%     74.68% |         112      6.47%     81.16% |         101      5.84%     86.99% |         112      6.47%     93.47% |         113      6.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement::total         1730                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch |          23      6.23%      6.23% |          23      6.23%     12.47% |          23      6.23%     18.70% |          24      6.50%     25.20% |          24      6.50%     31.71% |          22      5.96%     37.67% |          24      6.50%     44.17% |          22      5.96%     50.14% |          24      6.50%     56.64% |          24      6.50%     63.14% |          24      6.50%     69.65% |          23      6.23%     75.88% |          24      6.50%     82.38% |          22      5.96%     88.35% |          23      6.23%     94.58% |          20      5.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch::total          369                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       12304      6.53%      6.53% |       12447      6.60%     13.13% |       12492      6.63%     19.76% |       12123      6.43%     26.19% |       11431      6.07%     32.26% |       12033      6.38%     38.64% |       12537      6.65%     45.29% |       12487      6.63%     51.92% |       10986      5.83%     57.75% |       12693      6.73%     64.48% |       11918      6.32%     70.81% |        9946      5.28%     76.08% |        9211      4.89%     80.97% |       12002      6.37%     87.34% |       11963      6.35%     93.69% |       11898      6.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total       188471                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |          82      6.17%      6.17% |          83      6.25%     12.42% |          85      6.40%     18.83% |          81      6.10%     24.92% |          83      6.25%     31.17% |          84      6.33%     37.50% |          85      6.40%     43.90% |          81      6.10%     50.00% |          82      6.17%     56.17% |          85      6.40%     62.58% |          85      6.40%     68.98% |          80      6.02%     75.00% |          78      5.87%     80.87% |          89      6.70%     87.58% |          83      6.25%     93.83% |          82      6.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         1328                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |         882      6.49%      6.49% |         862      6.35%     12.84% |         793      5.84%     18.68% |         899      6.62%     25.30% |         799      5.88%     31.18% |         884      6.51%     37.69% |         932      6.86%     44.55% |         878      6.46%     51.02% |         800      5.89%     56.91% |         859      6.33%     63.24% |         852      6.27%     69.51% |         884      6.51%     76.02% |         841      6.19%     82.21% |         956      7.04%     89.25% |         724      5.33%     94.58% |         736      5.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total        13581                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement |         336      6.21%      6.21% |         354      6.54%     12.75% |         382      7.06%     19.80% |         343      6.34%     26.14% |         357      6.60%     32.74% |         341      6.30%     39.04% |         329      6.08%     45.11% |         299      5.52%     50.64% |         356      6.58%     57.21% |         322      5.95%     63.16% |         310      5.73%     68.89% |         343      6.34%     75.23% |         358      6.61%     81.84% |         293      5.41%     87.25% |         344      6.36%     93.61% |         346      6.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement::total         5413                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load |           2      5.71%      5.71% |           2      5.71%     11.43% |           2      5.71%     17.14% |           1      2.86%     20.00% |           3      8.57%     28.57% |           3      8.57%     37.14% |           2      5.71%     42.86% |           1      2.86%     45.71% |           2      5.71%     51.43% |           2      5.71%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           3      8.57%     82.86% |           3      8.57%     91.43% |           3      8.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load::total           35                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |       12478      5.93%      5.93% |       12330      5.86%     11.79% |       12238      5.81%     17.60% |       12631      6.00%     23.60% |       13415      6.37%     29.97% |       12807      6.08%     36.06% |       12215      5.80%     41.86% |       12280      5.83%     47.69% |       13878      6.59%     54.29% |       12183      5.79%     60.08% |       12947      6.15%     66.23% |       14785      7.02%     73.25% |       15519      7.37%     80.62% |       12647      6.01%     86.63% |       14013      6.66%     93.29% |       14126      6.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total       210492                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |       13060      6.20%      6.20% |       13055      6.19%     12.39% |       13046      6.19%     18.58% |       13055      6.19%     24.77% |       13055      6.19%     30.96% |       13049      6.19%     37.15% |       13065      6.20%     43.35% |       13058      6.19%     49.54% |       13073      6.20%     55.74% |       13057      6.19%     61.94% |       13058      6.19%     68.13% |       13057      6.19%     74.33% |       13035      6.18%     80.51% |       13030      6.18%     86.69% |       14029      6.65%     93.34% |       14031      6.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total       210813                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total            9                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |         277      6.41%      6.41% |         277      6.41%     12.82% |         303      7.01%     19.83% |         285      6.59%     26.42% |         287      6.64%     33.06% |         267      6.18%     39.24% |         256      5.92%     45.16% |         261      6.04%     51.20% |         310      7.17%     58.38% |         272      6.29%     64.67% |         239      5.53%     70.20% |         249      5.76%     75.96% |         253      5.85%     81.81% |         258      5.97%     87.78% |         237      5.48%     93.27% |         291      6.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total         4322                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement |         264      6.13%      6.13% |         265      6.16%     12.29% |         238      5.53%     17.82% |         256      5.95%     23.77% |         270      6.27%     30.04% |         255      5.92%     35.97% |         272      6.32%     42.29% |         290      6.74%     49.02% |         233      5.41%     54.44% |         291      6.76%     61.20% |         309      7.18%     68.38% |         273      6.34%     74.72% |         243      5.65%     80.37% |         321      7.46%     87.83% |         283      6.58%     94.40% |         241      5.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement::total         4304                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load::total           16                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           2     10.53%     89.47% |           2     10.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store::total           19                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1589      6.38%      6.38% |        1566      6.29%     12.66% |        1546      6.21%     18.87% |        1616      6.49%     25.36% |        1531      6.15%     31.50% |        1589      6.38%     37.88% |        1634      6.56%     44.44% |        1566      6.29%     50.72% |        1549      6.22%     56.94% |        1560      6.26%     63.20% |        1531      6.15%     69.35% |        1599      6.42%     75.77% |        1525      6.12%     81.89% |        1629      6.54%     88.43% |        1422      5.71%     94.14% |        1461      5.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total        24913                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1162      6.24%      6.24% |        1156      6.21%     12.45% |        1175      6.31%     18.77% |        1157      6.22%     24.99% |        1153      6.20%     31.18% |        1179      6.33%     37.52% |        1158      6.22%     43.74% |        1165      6.26%     50.00% |        1168      6.28%     56.27% |        1167      6.27%     62.54% |        1164      6.25%     68.80% |        1166      6.27%     75.06% |        1162      6.24%     81.31% |        1162      6.24%     87.55% |        1159      6.23%     93.78% |        1158      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        18611                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         471      6.20%      6.20% |         471      6.20%     12.40% |         479      6.31%     18.71% |         473      6.23%     24.93% |         476      6.27%     31.20% |         472      6.21%     37.41% |         460      6.06%     43.47% |         472      6.21%     49.68% |         472      6.21%     55.90% |         472      6.21%     62.11% |         466      6.13%     68.25% |         473      6.23%     74.47% |         485      6.38%     80.86% |         490      6.45%     87.31% |         478      6.29%     93.60% |         486      6.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7596                       (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           1      4.55%      4.55% |           2      9.09%     13.64% |           1      4.55%     18.18% |           2      9.09%     27.27% |           1      4.55%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           2      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           3     13.64%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           2      9.09%     68.18% |           0      0.00%     68.18% |           1      4.55%     72.73% |           6     27.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3      5.45%      5.45% |           4      7.27%     12.73% |           2      3.64%     16.36% |           4      7.27%     23.64% |           3      5.45%     29.09% |           4      7.27%     36.36% |           3      5.45%     41.82% |           3      5.45%     47.27% |           2      3.64%     50.91% |           3      5.45%     56.36% |           3      5.45%     61.82% |           3      5.45%     67.27% |           4      7.27%     74.55% |           4      7.27%     81.82% |           5      9.09%     90.91% |           5      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           55                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1759      6.37%      6.37% |        1758      6.36%     12.73% |        1716      6.21%     18.95% |        1783      6.46%     25.40% |        1713      6.20%     31.60% |        1747      6.33%     37.93% |        1789      6.48%     44.41% |        1728      6.26%     50.66% |        1699      6.15%     56.81% |        1744      6.31%     63.13% |        1710      6.19%     69.32% |        1749      6.33%     75.65% |        1695      6.14%     81.79% |        1828      6.62%     88.41% |        1588      5.75%     94.16% |        1614      5.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        27620                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load |         442      6.17%      6.17% |         443      6.18%     12.35% |         459      6.41%     18.76% |         441      6.15%     24.91% |         449      6.27%     31.18% |         443      6.18%     37.36% |         443      6.18%     43.55% |         451      6.29%     49.84% |         449      6.27%     56.11% |         436      6.09%     62.19% |         448      6.25%     68.44% |         453      6.32%     74.77% |         444      6.20%     80.96% |         444      6.20%     87.16% |         460      6.42%     93.58% |         460      6.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load::total         7165                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch |         149      6.59%      6.59% |         148      6.55%     13.14% |         153      6.77%     19.90% |         147      6.50%     26.40% |         131      5.79%     32.20% |         133      5.88%     38.08% |         133      5.88%     43.96% |         136      6.02%     49.98% |         150      6.63%     56.61% |         143      6.32%     62.94% |         135      5.97%     68.91% |         140      6.19%     75.10% |         125      5.53%     80.63% |         133      5.88%     86.51% |         155      6.86%     93.37% |         150      6.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch::total         2261                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive |         103      6.20%      6.20% |         125      7.53%     13.73% |         108      6.51%     20.24% |          99      5.96%     26.20% |         120      7.23%     33.43% |          96      5.78%     39.22% |         101      6.08%     45.30% |          97      5.84%     51.14% |          91      5.48%     56.63% |         123      7.41%     64.04% |         119      7.17%     71.20% |          82      4.94%     76.14% |         101      6.08%     82.23% |         115      6.93%     89.16% |         103      6.20%     95.36% |          77      4.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive::total         1660                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks |         118      6.14%      6.14% |         119      6.19%     12.34% |         114      5.93%     18.27% |         119      6.19%     24.47% |         117      6.09%     30.56% |         115      5.99%     36.54% |         127      6.61%     43.15% |         116      6.04%     49.19% |         114      5.93%     55.13% |         127      6.61%     61.74% |         116      6.04%     67.78% |         127      6.61%     74.39% |         135      7.03%     81.42% |         123      6.40%     87.82% |         115      5.99%     93.81% |         119      6.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks::total         1921                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store |         144      5.99%      5.99% |         145      6.03%     12.02% |         156      6.49%     18.51% |         144      5.99%     24.50% |         154      6.41%     30.91% |         150      6.24%     37.15% |         146      6.07%     43.22% |         147      6.11%     49.33% |         152      6.32%     55.66% |         151      6.28%     61.94% |         145      6.03%     67.97% |         151      6.28%     74.25% |         157      6.53%     80.78% |         146      6.07%     86.86% |         160      6.66%     93.51% |         156      6.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store::total         2404                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks |         107      6.70%      6.70% |         105      6.58%     13.28% |          94      5.89%     19.17% |         104      6.52%     25.69% |          96      6.02%     31.70% |          99      6.20%     37.91% |         102      6.39%     44.30% |         103      6.45%     50.75% |          98      6.14%     56.89% |          99      6.20%     63.10% |         104      6.52%     69.61% |          99      6.20%     75.81% |          93      5.83%     81.64% |         102      6.39%     88.03% |          93      5.83%     93.86% |          98      6.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks::total         1596                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        20490      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS          26615      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           9192      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX          27622      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement           85      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean          712      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data         48162      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack            797      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data              9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all            531      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        35787      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        18744      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        20947      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         8471      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1674      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS           42      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          528      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           72      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS         5626      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX          691      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement           84      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean          173      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX        27620      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean           11      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack          797      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all          528      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        20947      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        18744      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         8471      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           52      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        35735      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples       424119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    13.943726                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.346069                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    82.357630                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |      422495     99.62%     99.62% |        1096      0.26%     99.88% |         282      0.07%     99.94% |         147      0.03%     99.98% |          63      0.01%     99.99% |          22      0.01%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total       424119                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples       399164                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.001230                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000853                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.035051                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      398673     99.88%     99.88% |         491      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total       399164                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        24955                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   220.963494                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   154.036682                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   264.086509                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       23331     93.49%     93.49% |        1096      4.39%     97.88% |         282      1.13%     99.01% |         147      0.59%     99.60% |          63      0.25%     99.86% |          22      0.09%     99.94% |          13      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        24955                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples       213545                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean    10.201625                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.215968                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    72.024252                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |      212869     99.68%     99.68% |         443      0.21%     99.89% |         146      0.07%     99.96% |          62      0.03%     99.99% |          17      0.01%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total       213545                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples       206183                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.052618                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.016020                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.918872                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |      206156     99.99%     99.99% |           2      0.00%     99.99% |           9      0.00%     99.99% |           9      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total       206183                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         7362                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   266.432220                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   186.197023                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   286.781969                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        6687     90.83%     90.83% |         442      6.00%     96.84% |         146      1.98%     98.82% |          62      0.84%     99.66% |          17      0.23%     99.89% |           6      0.08%     99.97% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         7362                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples       337626                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean    11.951437                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.326407                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    52.544423                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |      335110     99.25%     99.25% |        2092      0.62%     99.87% |         315      0.09%     99.97% |          84      0.02%     99.99% |          12      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total       337626                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples       319057                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000013                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000009                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.003541                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      319053    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total       319057                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        18569                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   200.121439                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   170.010089                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   112.833951                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       16053     86.45%     86.45% |        2092     11.27%     97.72% |         315      1.70%     99.41% |          84      0.45%     99.87% |          12      0.06%     99.93% |           7      0.04%     99.97% |           2      0.01%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        18569                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples         5766                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     8.502775                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.262809                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    43.799075                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |        5607     97.24%     97.24% |         123      2.13%     99.38% |          18      0.31%     99.69% |          12      0.21%     99.90% |           4      0.07%     99.97% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total         5766                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples         5544                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.705988                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.054761                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    25.495787                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |        5513     99.44%     99.44% |          18      0.32%     99.77% |           4      0.07%     99.84% |           5      0.09%     99.93% |           2      0.04%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total         5544                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples          222                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   153.265766                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   113.190909                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   108.831667                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          75     33.78%     33.78% |          19      8.56%     42.34% |          41     18.47%     60.81% |          64     28.83%     89.64% |          10      4.50%     94.14% |           4      1.80%     95.95% |           2      0.90%     96.85% |           5      2.25%     99.10% |           1      0.45%     99.55% |           1      0.45%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total          222                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    17.683036                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.988526                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    46.051662                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         191     85.27%     85.27% |          10      4.46%     89.73% |           5      2.23%     91.96% |           1      0.45%     92.41% |           9      4.02%     96.43% |           5      2.23%     98.66% |           3      1.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          190                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         190    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          190                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           34                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   110.911765                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    92.639132                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    61.430605                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           1      2.94%      2.94% |          10     29.41%     32.35% |           5     14.71%     47.06% |           1      2.94%     50.00% |           9     26.47%     76.47% |           5     14.71%     91.18% |           3      8.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           34                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         224    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         224    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          224                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         3000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.006293                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         3004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.006302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         3045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.006388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         3004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.008925                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count           45                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count         3077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.006455                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count         3079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.006459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count         3120                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.006545                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count         3079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.009164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count           43                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         3097                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.006497                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         3100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.006503                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         3148                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.028911                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      5317000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time  1689.008895                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         3100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.009219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count           51                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         3042                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.006381                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         3049                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.006396                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         3100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.026841                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time      4847500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time  1563.709677                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         3049                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.009065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         2894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.006071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         2903                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.006090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         2934                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.028913                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time      5424500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time  1848.841172                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         2903                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.008649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count           40                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         2870                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.006021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         2875                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.006031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         2912                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.192837                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time     44506500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time 15283.825549                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         2875                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.008571                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count           42                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count         2949                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.006186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count         2961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.006211                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count         3010                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.680889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time    160784500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time 53416.777409                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count         2961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.008805                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count           61                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         2971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.006232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         2976                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.006243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         3016                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.006331                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     0.331565                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         2976                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.008865                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count           45                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count         3015                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.006325                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count         3021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.006337                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count         3053                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.006404                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count         3021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.008975                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count           38                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count         3090                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.006482                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count         3096                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.006495                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count         3134                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.006608                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     2.552648                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count         3096                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.009249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count           44                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count         3037                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.006371                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count         3043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.006383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count         3087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.006658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        43500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    14.091351                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count         3043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.009075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count           50                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count         3016                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.006327                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count         3020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.006335                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         3075                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.006451                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count         3020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.009001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count           59                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         2950                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.006188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         2954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.006197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         3000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.006293                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         2954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.008791                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count           50                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count         2931                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.006149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count         2934                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.006155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count         2980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.008628                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       566500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time   190.100671                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count         2934                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.008742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count           49                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         3145                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.006597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         3154                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.006616                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         3205                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.036117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time      7006000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time  2185.959438                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         3154                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.009385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count           60                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         3078                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.006457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         3087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.006476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         3140                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.070118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time     15142500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time  4822.452229                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         3087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.009181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count           62                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles             618                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples         5323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    15.033440                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    11.399046                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    13.548069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31         4936     92.73%     92.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63          305      5.73%     98.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95           68      1.28%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           10      0.19%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-159            2      0.04%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         5323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits        37935                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses         2212                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses        40147                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits        19792                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         1011                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses        20803                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        60950                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.128370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time       122000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     2.001641                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.optionalQueue.m_msg_count         1090                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.optionalQueue.m_buf_msgs     0.002287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         2487                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         1090                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits          287                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          735                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count         5310                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.029627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time      1751500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   329.849341                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count         5310                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.011139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count         2271                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.004764                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles             606                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples         5369                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    17.835537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    14.044711                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    17.253425                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31         4913     91.51%     91.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63          328      6.11%     97.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           84      1.56%     99.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127           12      0.22%     99.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159           13      0.24%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191           16      0.30%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-223            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total         5369                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits        37930                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses         2190                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses        40120                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits        19831                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1005                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses        20836                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count        60956                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.128553                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time       162500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     2.665857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.optionalQueue.m_msg_count         1112                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.optionalQueue.m_buf_msgs     0.002333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved         2457                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         1112                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits          307                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits          736                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count         5302                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.031659                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time      2244000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   423.236515                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count         5302                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.011122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count         2269                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.004760                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles            599                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples         5297                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    22.986785                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    20.671527                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    13.191830                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31         4678     88.31%     88.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63          494      9.33%     97.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95           99      1.87%     99.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           20      0.38%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            5      0.09%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total         5297                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits        38019                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2135                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses        40154                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        19832                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1027                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        20859                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count        61013                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.128496                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time       120500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.974989                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.optionalQueue.m_msg_count         1095                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.optionalQueue.m_buf_msgs     0.002297                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved         2433                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested         1095                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits          298                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits          728                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         5211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.029606                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time      1845500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time   354.154673                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         5211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.010931                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count         2221                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.004659                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            592                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples         5302                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    24.943040                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    22.746099                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    13.703801                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31         4565     86.10%     86.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63          604     11.39%     97.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95           99      1.87%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127           25      0.47%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159            6      0.11%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total         5302                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        37879                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         2215                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        40094                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        19803                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1025                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        20828                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        60922                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.128205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time        96500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     1.583993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.optionalQueue.m_msg_count         1079                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.optionalQueue.m_buf_msgs     0.002263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved         2495                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested         1079                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits          266                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits          744                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         5297                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.031953                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time      2319000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   437.794978                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         5296                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.011110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count         2254                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.004728                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles            593                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples         5244                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    20.855645                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    18.482921                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    12.687095                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31         4733     90.26%     90.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63          421      8.03%     98.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95           75      1.43%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127            8      0.15%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159            5      0.10%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total         5244                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits        37858                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses         2140                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses        39998                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits        19734                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         1034                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses        20768                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count        60766                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.128083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time       145500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     2.394431                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.optionalQueue.m_msg_count         1084                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.optionalQueue.m_buf_msgs     0.002274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved         2446                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams          102                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested         1084                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits          289                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits          726                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count         5198                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.034869                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time      3113000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   598.884186                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000193                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count         5198                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.010904                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count         2206                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.004628                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles            588                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples         5481                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    23.057836                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    20.717458                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    13.361964                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31         4843     88.36%     88.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63          508      9.27%     97.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95          107      1.95%     99.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127           14      0.26%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159            7      0.13%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total         5481                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits        37783                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses         2257                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses        40040                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits        19823                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1026                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses        20849                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count        60889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.128584                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       203500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     3.342147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.optionalQueue.m_msg_count         1091                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.optionalQueue.m_buf_msgs     0.002289                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         2558                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           96                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested         1091                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits          300                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits          723                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count         5451                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.036816                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time      3324000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   609.796368                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count           30                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count           30                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count         5451                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.011435                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count         2338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.004905                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles            458                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples         5018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    25.159426                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    23.000487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    13.168557                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31         4293     85.55%     85.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63          583     11.62%     97.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95          123      2.45%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127           14      0.28%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159            3      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         5018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits        40110                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2061                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses        42171                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        20798                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1000                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        21798                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count        63969                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.134915                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time       172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     2.696619                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.optionalQueue.m_msg_count         1115                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.optionalQueue.m_buf_msgs     0.002339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved         2284                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested         1115                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits          269                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits          775                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         4960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.029079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time      1971000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time   397.379032                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         4960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.010405                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.004401                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles            471                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples         5024                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    26.635748                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    24.825699                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    12.503166                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31         4069     80.99%     80.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63          848     16.88%     97.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95           84      1.67%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127           13      0.26%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159            7      0.14%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::160-191            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total         5024                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits        40160                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         2103                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses        42263                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        20949                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1004                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        21953                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count        64216                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.135339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       150000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     2.335866                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.optionalQueue.m_msg_count         1086                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.optionalQueue.m_buf_msgs     0.002278                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved         2339                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested         1086                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits          249                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits          766                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         5015                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.027074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time      1438000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   286.739781                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count            9                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count            9                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         5015                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.010520                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count         2124                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.004456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles             587                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples         5244                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    20.134439                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    16.628005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    17.195115                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31         4716     89.93%     89.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63          382      7.28%     97.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           94      1.79%     99.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           22      0.42%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159           16      0.31%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191           13      0.25%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         5244                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits        37865                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2180                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses        40045                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        19714                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1021                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        20735                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count        60780                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.128047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time       130000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     2.138861                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.optionalQueue.m_msg_count         1111                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.optionalQueue.m_buf_msgs     0.002331                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved         2432                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         1111                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits          275                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits          768                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         5233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.028714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time      1611000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   307.854003                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count           11                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count           11                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         5233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.010978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count         2228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.004674                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             628                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples         5396                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    21.297443                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    18.591820                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    13.985678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31         4823     89.38%     89.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63          441      8.17%     97.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           95      1.76%     99.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127           34      0.63%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         5396                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        37904                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         2241                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        40145                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        19850                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1007                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        20857                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        61002                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.128723                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time       180000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     2.950723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.optionalQueue.m_msg_count         1082                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.optionalQueue.m_buf_msgs     0.002270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved         2514                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         1082                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits          282                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits          732                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         5353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.027292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time      1152000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   215.206426                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count           43                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count           43                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         5353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.011229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count         2294                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.004812                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles             588                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples         5247                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    17.358872                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    14.121476                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    13.889159                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31         4800     91.48%     91.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63          350      6.67%     98.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           76      1.45%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127           12      0.23%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            7      0.13%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total         5247                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits        37995                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses         2141                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses        40136                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits        19773                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         1020                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses        20793                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count        60929                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.128744                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time       221500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     3.635379                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.optionalQueue.m_msg_count         1096                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.optionalQueue.m_buf_msgs     0.002299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved         2426                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         1096                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits          292                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits          734                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count         5207                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.034810                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time      3090000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   593.431919                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count           40                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count           40                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count         5207                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.010923                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count         2224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.004665                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles             599                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples         5332                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    19.824081                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    16.749923                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    14.151278                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31         4794     89.91%     89.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63          400      7.50%     97.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          117      2.19%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           19      0.36%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total         5332                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits        37988                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses         2200                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses        40188                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits        19880                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1042                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses        20922                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count        61110                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.128704                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time       121500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     1.988218                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.optionalQueue.m_msg_count         1064                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.optionalQueue.m_buf_msgs     0.002232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved         2514                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         1064                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits          269                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          726                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count         5299                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.030122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time      1880500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   354.878279                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count         5299                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.011116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count         2258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.004737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles             617                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples         5414                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    21.476912                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    18.720547                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    14.404098                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31         4847     89.53%     89.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          433      8.00%     97.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95          101      1.87%     99.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           22      0.41%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            9      0.17%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            1      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         5414                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits        37910                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2231                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses        40141                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        19825                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1022                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        20847                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count        60988                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.128561                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time       148500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     2.434905                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.optionalQueue.m_msg_count         1081                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.optionalQueue.m_buf_msgs     0.002268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved         2530                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         1081                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits          291                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          722                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         5372                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.030130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time      1809500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   336.839166                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count           42                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count           42                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         5372                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.011269                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count         2298                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.004821                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             574                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples         5269                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    23.488138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    20.916085                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    14.354714                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31         4625     87.78%     87.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          478      9.07%     96.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95          138      2.62%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           19      0.36%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            7      0.13%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         5269                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        37917                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         2177                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        40094                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        19784                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1027                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        20811                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        60905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.128654                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time       212000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     3.480831                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.optionalQueue.m_msg_count         1075                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.optionalQueue.m_buf_msgs     0.002255                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved         2469                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         1075                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits          272                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          734                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         5248                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.029509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time      1785500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   340.224848                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         5248                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.011009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count         2239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.004697                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles             590                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples         5217                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    19.386237                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    16.516192                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    13.656674                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31         4729     90.65%     90.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63          372      7.13%     97.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           97      1.86%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127           14      0.27%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159            4      0.08%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total         5217                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits        38026                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses         2172                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses        40198                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits        19818                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         1017                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses        20835                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count        61033                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.128358                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time        77500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     1.269805                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.optionalQueue.m_msg_count         1082                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.optionalQueue.m_buf_msgs     0.002270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved         2438                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams          105                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested         1082                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits          259                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits          751                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count         5191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.040216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time      4394500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   846.561356                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count           26                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count           26                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count         5191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.010889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count         2210                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.004636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles             569                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples         5302                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    21.583931                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    18.847230                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    14.332946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31         4716     88.95%     88.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63          460      8.68%     97.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95           92      1.74%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127           23      0.43%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159           10      0.19%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total         5302                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits        38026                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses         2179                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses        40205                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits        19851                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1021                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses        20872                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count        61077                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.128685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time       133500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     2.185766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.optionalQueue.m_msg_count         1107                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.optionalQueue.m_buf_msgs     0.002322                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         2469                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested         1107                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits          311                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits          730                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count         5293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.034397                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time      2905500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   548.932552                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count            9                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count            9                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count         5293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.011103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count         2255                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.004730                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples       169225                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    44.184594                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    20.322132                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev   132.876795                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-511       167311     98.87%     98.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-1023         1125      0.66%     99.53% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1535          454      0.27%     99.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-2047          229      0.14%     99.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2559           72      0.04%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2560-3071           24      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3072-3583            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3584-4095            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       169225                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        48162                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.202648                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       139000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     2.886093                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count          592                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.001242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        83939                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.176101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.047654                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         8157                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        48162                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        56319                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        84736                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.878322                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    162513500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  1917.880240                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        49499                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.103837                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        35787                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.075073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    238349500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 21696.432712                       (Unspecified)
system.ruby.network.average_flit_network_latency 18659.830315                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  3036.602398                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |11159.207504                       |21761.946521                       | 5731.274259                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1316.778293                       | 3719.760608                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_hops             2.989165                       (Unspecified)
system.ruby.network.average_packet_latency 16428.372480                       (Unspecified)
system.ruby.network.average_packet_network_latency 14231.035839                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  2197.336642                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 8997.021219                       |21682.068760                       | 5731.274259                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1278.374123                       | 3561.027303                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.avg_link_utilization     7.898659                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.937820     11.87%     11.87% |    0.400282      5.07%     16.94% |    0.228423      2.89%     19.83% |    0.169394      2.14%     21.98% |    3.213995     40.69%     62.67% |    1.287284     16.30%     78.97% |    0.737734      9.34%     88.31% |    0.544069      6.89%     95.19% |    0.278725      3.53%     98.72% |    0.057724      0.73%     99.45% |    0.023747      0.30%     99.75% |    0.019463      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       7.898659                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        10565                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         3067                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         3164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         3103                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         3088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         2924                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         2928                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         2958                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         3088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         3058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         3130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         3070                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         3058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         2971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         2957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         7571                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         7432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         7551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         7404                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         7789                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         7058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         7139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         7461                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         7647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         7431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         7557                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         7670                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         7487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         7401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         7548                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         8384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         5347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         5273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         5347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         5256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         5491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         5002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         5076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         5276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         5391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         5251                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         5349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         5431                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         5298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         5240                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         5353                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3112                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         3226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3154                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3146                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         2964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         2970                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3096                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3174                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3021                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3006                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization       754692                       (Unspecified)
system.ruby.network.ext_out_link_utilization       754691                       (Unspecified)
system.ruby.network.flit_network_latency |  1851100500                       | 12023105500                       |   208200000                       |           0                       |           0                       (Unspecified)
system.ruby.network.flit_queueing_latency |   218428500                       |  2055104500                       |    18163500                       |           0                       |           0                       (Unspecified)
system.ruby.network.flits_injected       |      165882     21.98%     21.98% |      552483     73.21%     95.19% |       36327      4.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_injected::total       754692                       (Unspecified)
system.ruby.network.flits_received       |      165881     21.98%     21.98% |      552483     73.21%     95.19% |       36327      4.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_received::total       754691                       (Unspecified)
system.ruby.network.int_link_utilization      2255900                       (Unspecified)
system.ruby.network.packet_network_latency |  1188515500                       |  2910492500                       |   208200000                       |           0                       |           0                       (Unspecified)
system.ruby.network.packet_queueing_latency |   168874500                       |   478014500                       |    18163500                       |           0                       |           0                       (Unspecified)
system.ruby.network.packets_injected     |      132102     43.65%     43.65% |      134235     44.35%     88.00% |       36327     12.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       302664                       (Unspecified)
system.ruby.network.packets_received     |      132101     43.65%     43.65% |      134235     44.35%     88.00% |       36327     12.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_received::total       302663                       (Unspecified)
system.ruby.network.routers00.buffer_reads       754691                       (Unspecified)
system.ruby.network.routers00.buffer_writes       754691                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       754691                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       913171                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       754691                       (Unspecified)
system.ruby.network.routers01.buffer_reads       344267                       (Unspecified)
system.ruby.network.routers01.buffer_writes       344267                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       344267                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       349942                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       344267                       (Unspecified)
system.ruby.network.routers02.buffer_reads       228549                       (Unspecified)
system.ruby.network.routers02.buffer_writes       228549                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       228549                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       231418                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       228549                       (Unspecified)
system.ruby.network.routers03.buffer_reads       114361                       (Unspecified)
system.ruby.network.routers03.buffer_writes       114361                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       114361                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       114786                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       114361                       (Unspecified)
system.ruby.network.routers04.buffer_reads       363251                       (Unspecified)
system.ruby.network.routers04.buffer_writes       363251                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       363251                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       465796                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       363251                       (Unspecified)
system.ruby.network.routers05.buffer_reads       142605                       (Unspecified)
system.ruby.network.routers05.buffer_writes       142605                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       142605                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       148196                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       142605                       (Unspecified)
system.ruby.network.routers06.buffer_reads       116147                       (Unspecified)
system.ruby.network.routers06.buffer_writes       116147                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       116147                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       119204                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       116147                       (Unspecified)
system.ruby.network.routers07.buffer_reads        91153                       (Unspecified)
system.ruby.network.routers07.buffer_writes        91153                       (Unspecified)
system.ruby.network.routers07.crossbar_activity        91153                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity        91566                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity        91153                       (Unspecified)
system.ruby.network.routers08.buffer_reads       241442                       (Unspecified)
system.ruby.network.routers08.buffer_writes       241442                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       241442                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       303479                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       241442                       (Unspecified)
system.ruby.network.routers09.buffer_reads       121475                       (Unspecified)
system.ruby.network.routers09.buffer_writes       121475                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       121475                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       127802                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       121475                       (Unspecified)
system.ruby.network.routers10.buffer_reads        94158                       (Unspecified)
system.ruby.network.routers10.buffer_writes        94158                       (Unspecified)
system.ruby.network.routers10.crossbar_activity        94158                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity        97492                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity        94158                       (Unspecified)
system.ruby.network.routers11.buffer_reads        69457                       (Unspecified)
system.ruby.network.routers11.buffer_writes        69457                       (Unspecified)
system.ruby.network.routers11.crossbar_activity        69457                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity        69962                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity        69457                       (Unspecified)
system.ruby.network.routers12.buffer_reads       119201                       (Unspecified)
system.ruby.network.routers12.buffer_writes       119201                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       119201                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       126619                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       119201                       (Unspecified)
system.ruby.network.routers13.buffer_reads        95106                       (Unspecified)
system.ruby.network.routers13.buffer_writes        95106                       (Unspecified)
system.ruby.network.routers13.crossbar_activity        95106                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       101501                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity        95106                       (Unspecified)
system.ruby.network.routers14.buffer_reads        69012                       (Unspecified)
system.ruby.network.routers14.buffer_writes        69012                       (Unspecified)
system.ruby.network.routers14.crossbar_activity        69012                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity        72842                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity        69012                       (Unspecified)
system.ruby.network.routers15.buffer_reads        45716                       (Unspecified)
system.ruby.network.routers15.buffer_writes        45716                       (Unspecified)
system.ruby.network.routers15.crossbar_activity        45716                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity        46143                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity        45716                       (Unspecified)

---------- End Simulation Statistics   ----------
