<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/x86/include/x86_pci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_e491a0e905f992d3363c11966e61a552.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">x86_pci.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__pci_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014  Ren√© Kijewski  &lt;rene.kijewski@fu-berlin.de&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This library is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modify it under the terms of the GNU Lesser General Public</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * License as published by the Free Software Foundation; either</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * version 2.1 of the License, or (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Lesser General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * License along with this library; if not, write to the Free Software</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef CPU__X86__PCI__H__</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define CPU__X86__PCI__H__</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__pci__init_8h.html">x86_pci_init.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__pic_8h.html">x86_pic.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;machine/endian.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__pci_8h.html#ab499dfbd451ab26b3f52d02a42f060c0">x86_init_pci</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#abb02ab26d01ff087331a9bdd17289336">   49</a></span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adbbb9e42999931abd4324382cc28544b">   50</a></span>&#160;<span class="preprocessor">#define PCI_CONFIG_DATA    (0x0cfc)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#af0c8fad039519a9dd1b8ceeccc17872a">   51</a></span>&#160;<span class="preprocessor">#define PCI_CONFIG_ADDRESS (0x0cf8)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a749e7376a4fe2506a8f68fa1417849d6">   52</a></span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a018afc03853efff400c19365bb2b1f02">   53</a></span>&#160;<span class="preprocessor">#define PCI_IO_ENABLE    (1u &lt;&lt; 31)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a55e3709ef00beffb97434523d24024df">   54</a></span>&#160;<span class="preprocessor">#define PCI_IO_SHIFT_BUS (16u)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a60732311d31ce0932d633b864e43772d">   55</a></span>&#160;<span class="preprocessor">#define PCI_IO_SHIFT_DEV (11u)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a56bb1c7d0217130c16a468f568cce91f">   56</a></span>&#160;<span class="preprocessor">#define PCI_IO_SHIFT_FUN (8u)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a2d8f3f0db1fd16fb6501b4c3636c25c8">   57</a></span>&#160;<span class="preprocessor">#define PCI_IO_SHIFT_REG (0u)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a500d6f4ace31384d69abbec77c739e6f">   58</a></span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a6acc9abcfadbfbf47d2269f323fc36b8">   59</a></span>&#160;<span class="preprocessor">#define PCI_BUS_COUNT (1u &lt;&lt; 8)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a2c5dab19141b203d327ede53c443ccb3">   60</a></span>&#160;<span class="preprocessor">#define PCI_DEV_COUNT (1u &lt;&lt; 5)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a83252e8c5af0528c8a42fedbec9f46fe">   61</a></span>&#160;<span class="preprocessor">#define PCI_FUN_COUNT (1u &lt;&lt; 3)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a358cb45841f86bca1d8cee9c5b17b0d2">   62</a></span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ab893104c109934ad6bd5b6eed3c694a7">   63</a></span>&#160;<span class="preprocessor">#if BYTE_ORDER == LITTLE_ENDIAN</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a355879c0a31166b9f42dc3f352232133">   64</a></span>&#160;<span class="preprocessor">#   define U8_PCItoH(x)  (x)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a185d0d6f489d73082c3cb570b740f20d">   65</a></span>&#160;<span class="preprocessor">#   define U16_PCItoH(x) (x)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ac74f68fbc6ed2373ddc60567cdc30029">   66</a></span>&#160;<span class="preprocessor">#   define U32_PCItoH(x) (x)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aa8735099abaa7efd1b1c2063b33f8e96">   68</a></span>&#160;<span class="preprocessor">#   define U8_HtoPCI(x)  (x)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a26466b2764e446ea326f9c7c78f7484a">   69</a></span>&#160;<span class="preprocessor">#   define U16_HtoPCI(x) (x)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a782705c063daf60e5a537ebe5918132e">   70</a></span>&#160;<span class="preprocessor">#   define U32_HtoPCI(x) (x)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#   error &quot;Only BYTE_ORDER == LITTLE_ENDIAN is supported right now&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aa9945d689569df282945f4a8958c4cc0">   73</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ab527f1e989ad416cd21354d4eee276e2">   74</a></span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// &quot;PCI LOCAL BUS SPECIFICATION, REV. 3.0&quot;; Appendix 6.1.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="unionpci__reg__0x00.html">   80</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unionpci__reg__0x00.html">pci_reg_0x00</a> {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    __extension__ <span class="keyword">struct </span>{</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#abd60aba7846c925f784c3e89e2f54e45">   88</a></span>&#160;        uint16_t <a class="code" href="unionpci__reg__0x00.html#abd60aba7846c925f784c3e89e2f54e45">vendor_id</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adc401e0e7465eda38f9444eeb6169a10">   89</a></span>&#160;        uint16_t <a class="code" href="unionpci__reg__0x00.html#adc401e0e7465eda38f9444eeb6169a10">device_id</a>; </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aa8d082f2c673eb9270372f6c3ecb5139">   90</a></span>&#160;    } <a class="code" href="unionpci__reg__0x00.html#a00cedce092d4a021dd774fb7592c25d0">__attribute__</a>((<a class="code" href="unionpci__reg__0x00.html#a18e911137f39a5785b77c26a9432565f">packed</a>));</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionpci__reg__0x00.html#a18e911137f39a5785b77c26a9432565f">   91</a></span>&#160;    uint32_t <a class="code" href="unionpci__reg__0x00.html#a18e911137f39a5785b77c26a9432565f">packed</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_reg_0x00_t;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="unionpci__reg__0x04.html">   97</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unionpci__reg__0x04.html">pci_reg_0x04</a> {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    __extension__ <span class="keyword">struct </span>{</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a4635796d5c7e7a2639b11dfe83718acc">   99</a></span>&#160;        uint16_t <a class="code" href="unionpci__reg__0x04.html#a4635796d5c7e7a2639b11dfe83718acc">command</a>; </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a5393c99e246925076b1dfd69a64177ef">  100</a></span>&#160;        uint16_t <a class="code" href="unionpci__reg__0x04.html#a5393c99e246925076b1dfd69a64177ef">status</a>; </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    } <a class="code" href="unionpci__reg__0x04.html#afa332fc1e2d15da9a84b03c8838a8ea6">__attribute__</a>((<a class="code" href="unionpci__reg__0x04.html#a18e911137f39a5785b77c26a9432565f">packed</a>));</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="unionpci__reg__0x04.html#a18e911137f39a5785b77c26a9432565f">  102</a></span>&#160;    uint32_t <a class="code" href="unionpci__reg__0x04.html#a18e911137f39a5785b77c26a9432565f">packed</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_reg_0x04_t;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="unionpci__reg__0x08.html">  108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unionpci__reg__0x08.html">pci_reg_0x08</a> {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    __extension__ <span class="keyword">struct </span>{</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a35ddd40031619fb82067768abd9297b6">  110</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x08.html#a35ddd40031619fb82067768abd9297b6">revision_id</a>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a309725a70f72455a46270d424426400b">  111</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x08.html#a309725a70f72455a46270d424426400b">programming_interface</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ae592bae1ce9861e6f59b456b8794e2b3">  112</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x08.html#ae592bae1ce9861e6f59b456b8794e2b3">subclass</a>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adef1e51fd614994e33ed455b49c4bba3">  113</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x08.html#adef1e51fd614994e33ed455b49c4bba3">baseclass</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    } <a class="code" href="unionpci__reg__0x08.html#acc09546cfcace78a4e2b676eff3dd7ca">__attribute__</a>((<a class="code" href="unionpci__reg__0x08.html#a18e911137f39a5785b77c26a9432565f">packed</a>));</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="unionpci__reg__0x08.html#a18e911137f39a5785b77c26a9432565f">  115</a></span>&#160;    uint32_t <a class="code" href="unionpci__reg__0x08.html#a18e911137f39a5785b77c26a9432565f">packed</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_reg_0x08_t;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="unionpci__reg__0x0c.html">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unionpci__reg__0x0c.html">pci_reg_0x0c</a> {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __extension__ <span class="keyword">struct </span>{</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a3c193c14bce8c62f141d10ba655d0290">  123</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x0c.html#a3c193c14bce8c62f141d10ba655d0290">cache_line_size</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a3c2d82e294e03d7ece68e05599f3a22c">  124</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x0c.html#a3c2d82e294e03d7ece68e05599f3a22c">latency_timer</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a62423694a30a338ad7a3afe2e5a8254e">  125</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x0c.html#a62423694a30a338ad7a3afe2e5a8254e">header_type</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a7f3d51d8b6e847d44dfee5c6ab10e1d8">  126</a></span>&#160;        uint8_t <a class="code" href="unionpci__reg__0x0c.html#a7f3d51d8b6e847d44dfee5c6ab10e1d8">builtin_selftest</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    } <a class="code" href="unionpci__reg__0x0c.html#adb361ea6de3e3ca1999dec64a2832b0e">__attribute__</a>((<a class="code" href="unionpci__reg__0x0c.html#a18e911137f39a5785b77c26a9432565f">packed</a>));</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="unionpci__reg__0x0c.html#a18e911137f39a5785b77c26a9432565f">  128</a></span>&#160;    uint32_t <a class="code" href="unionpci__reg__0x0c.html#a18e911137f39a5785b77c26a9432565f">packed</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_reg_0x0c_t;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structpci__config.html">  134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structpci__config.html">pci_config</a> {</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structpci__config.html#abb02ab26d01ff087331a9bdd17289336">  135</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x00.html">pci_reg_0x00</a> <a class="code" href="structpci__config.html#abb02ab26d01ff087331a9bdd17289336">reg_0x00</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structpci__config.html#adbbb9e42999931abd4324382cc28544b">  136</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x04.html">pci_reg_0x04</a> <a class="code" href="structpci__config.html#adbbb9e42999931abd4324382cc28544b">reg_0x04</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structpci__config.html#af0c8fad039519a9dd1b8ceeccc17872a">  137</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x08.html">pci_reg_0x08</a> <a class="code" href="structpci__config.html#af0c8fad039519a9dd1b8ceeccc17872a">reg_0x08</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structpci__config.html#a749e7376a4fe2506a8f68fa1417849d6">  138</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x0c.html">pci_reg_0x0c</a> <a class="code" href="structpci__config.html#a749e7376a4fe2506a8f68fa1417849d6">reg_0x0c</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* reg = 0x10 */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structpci__config.html#a86d8781d3591be7460ed55b94f138843">  141</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#a86d8781d3591be7460ed55b94f138843">header_type_specific1</a>[0x34 - 0x10];</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">/* reg = 0x34 */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structpci__config.html#a500d6f4ace31384d69abbec77c739e6f">  144</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#a500d6f4ace31384d69abbec77c739e6f">capatibilities_pointer</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structpci__config.html#ab61f4cb1a1521d6a8d0cb95f42dec442">  145</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#ab61f4cb1a1521d6a8d0cb95f42dec442">header_type_specific2</a>[0x3c - 0x35];</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">/* reg = 0x3C */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structpci__config.html#a358cb45841f86bca1d8cee9c5b17b0d2">  148</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#a358cb45841f86bca1d8cee9c5b17b0d2">interrupt_line</a>;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structpci__config.html#ab893104c109934ad6bd5b6eed3c694a7">  149</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#ab893104c109934ad6bd5b6eed3c694a7">interrupt_pin</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structpci__config.html#a7893c6d3349ff4a397e9805cb52be1df">  151</a></span>&#160;    uint8_t <a class="code" href="structpci__config.html#a7893c6d3349ff4a397e9805cb52be1df">header_type_specific3</a>[0x40 - 0x3e];</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_config_t;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structpci__config__standard.html">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structpci__config__standard.html">pci_config_standard</a> {</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#abb02ab26d01ff087331a9bdd17289336">  158</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x00.html">pci_reg_0x00</a> <a class="code" href="structpci__config__standard.html#abb02ab26d01ff087331a9bdd17289336">reg_0x00</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#adbbb9e42999931abd4324382cc28544b">  159</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x04.html">pci_reg_0x04</a> <a class="code" href="structpci__config__standard.html#adbbb9e42999931abd4324382cc28544b">reg_0x04</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#af0c8fad039519a9dd1b8ceeccc17872a">  160</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x08.html">pci_reg_0x08</a> <a class="code" href="structpci__config__standard.html#af0c8fad039519a9dd1b8ceeccc17872a">reg_0x08</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a749e7376a4fe2506a8f68fa1417849d6">  161</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x0c.html">pci_reg_0x0c</a> <a class="code" href="structpci__config__standard.html#a749e7376a4fe2506a8f68fa1417849d6">reg_0x0c</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">/* reg = 0x10 */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#ad2d7aee2e9a6dc39ce23b6933f83a47a">  164</a></span>&#160;    uint32_t <a class="code" href="structpci__config__standard.html#ad2d7aee2e9a6dc39ce23b6933f83a47a">bar</a>[6];</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">/* reg = 0x28 */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#ad39e1ff60ff0986eb4822c091d1b634c">  166</a></span>&#160;    uint32_t <a class="code" href="structpci__config__standard.html#ad39e1ff60ff0986eb4822c091d1b634c">cardbus_cis_pointer</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">/* reg = 0x2c */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a6acc9abcfadbfbf47d2269f323fc36b8">  168</a></span>&#160;    uint16_t <a class="code" href="structpci__config__standard.html#a6acc9abcfadbfbf47d2269f323fc36b8">subsystem_vendor_id</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a2c5dab19141b203d327ede53c443ccb3">  169</a></span>&#160;    uint16_t <a class="code" href="structpci__config__standard.html#a2c5dab19141b203d327ede53c443ccb3">subsystem_id</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">// reg = 0x30 */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a8d081d6a3fa7b4cf861f1c8085048e04">  171</a></span>&#160;    uint32_t <a class="code" href="structpci__config__standard.html#a8d081d6a3fa7b4cf861f1c8085048e04">expansion_rom_address</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">/* reg = 0x34 */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a500d6f4ace31384d69abbec77c739e6f">  174</a></span>&#160;    uint8_t <a class="code" href="structpci__config__standard.html#a500d6f4ace31384d69abbec77c739e6f">capatibilities_pointer</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#ab61f4cb1a1521d6a8d0cb95f42dec442">  175</a></span>&#160;    uint8_t <a class="code" href="structpci__config__standard.html#ab61f4cb1a1521d6a8d0cb95f42dec442">header_type_specific2</a>[0x3c - 0x35];</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">/* reg = 0x3C */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a358cb45841f86bca1d8cee9c5b17b0d2">  178</a></span>&#160;    uint8_t <a class="code" href="structpci__config__standard.html#a358cb45841f86bca1d8cee9c5b17b0d2">interrupt_line</a>;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#ab893104c109934ad6bd5b6eed3c694a7">  179</a></span>&#160;    uint8_t <a class="code" href="structpci__config__standard.html#ab893104c109934ad6bd5b6eed3c694a7">interrupt_pin</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structpci__config__standard.html#a7893c6d3349ff4a397e9805cb52be1df">  181</a></span>&#160;    uint8_t <a class="code" href="structpci__config__standard.html#a7893c6d3349ff4a397e9805cb52be1df">header_type_specific3</a>[0x40 - 0x3e];</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_config_standard_t;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structpci__config__bridge.html">pci_config_bridge</a> {</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#abb02ab26d01ff087331a9bdd17289336">  188</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x00.html">pci_reg_0x00</a> <a class="code" href="structpci__config__bridge.html#abb02ab26d01ff087331a9bdd17289336">reg_0x00</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#adbbb9e42999931abd4324382cc28544b">  189</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x04.html">pci_reg_0x04</a> <a class="code" href="structpci__config__bridge.html#adbbb9e42999931abd4324382cc28544b">reg_0x04</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#af0c8fad039519a9dd1b8ceeccc17872a">  190</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x08.html">pci_reg_0x08</a> <a class="code" href="structpci__config__bridge.html#af0c8fad039519a9dd1b8ceeccc17872a">reg_0x08</a>;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a749e7376a4fe2506a8f68fa1417849d6">  191</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionpci__reg__0x0c.html">pci_reg_0x0c</a> <a class="code" href="structpci__config__bridge.html#a749e7376a4fe2506a8f68fa1417849d6">reg_0x0c</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">/* reg = 0x10 */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a3f2b72b5e1a07c2969f62e66745cab22">  194</a></span>&#160;    uint32_t <a class="code" href="structpci__config__bridge.html#a3f2b72b5e1a07c2969f62e66745cab22">bar</a>[2];</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/* reg = 0x18 */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ae8155e6e94098bb9f3bc45db8fcb9d20">  197</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#ae8155e6e94098bb9f3bc45db8fcb9d20">bus_primary</a>;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a3f133ea8eeb9c45b0867362c39c34d3c">  198</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a3f133ea8eeb9c45b0867362c39c34d3c">bus_secondary</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ae3d5ebd87975955e4dc717501d27b6d4">  199</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#ae3d5ebd87975955e4dc717501d27b6d4">bus_subordinary</a>;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a6aeae99885a5b760523311553e88ecaf">  200</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a6aeae99885a5b760523311553e88ecaf">bus_secondary_latency_timer</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">/* reg = 0x1c */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a2e6a43de7e26b09e04c9afe39fdf649b">  203</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a2e6a43de7e26b09e04c9afe39fdf649b">io_lower_base</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a4480eff28069b3e97a21fdbf44748f2f">  204</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a4480eff28069b3e97a21fdbf44748f2f">io_lower_limit</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ae2bce4a8f6a3413004b52a63448997f8">  205</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#ae2bce4a8f6a3413004b52a63448997f8">status_secondary</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/* reg = 0x20 */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a46173bd845b75467f570afc1372ecf18">  208</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#a46173bd845b75467f570afc1372ecf18">memory_base</a>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ac081624e40334fff331eb8d943f24fc7">  209</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#ac081624e40334fff331eb8d943f24fc7">memory_limit</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* reg = 0x24 */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#aa9945d689569df282945f4a8958c4cc0">  212</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#aa9945d689569df282945f4a8958c4cc0">prefetchable_lower_base</a>;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ab527f1e989ad416cd21354d4eee276e2">  213</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#ab527f1e989ad416cd21354d4eee276e2">prefetchable_lower_limit</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// reg = 0x28</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a96aa84834372e66eb3f51b330223b66a">  216</a></span>&#160;    uint32_t <a class="code" href="structpci__config__bridge.html#a96aa84834372e66eb3f51b330223b66a">prefetchable_upper_base</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// reg = 0x2c</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ab7860f5f1a34a07e45a6e23262490350">  218</a></span>&#160;    uint32_t <a class="code" href="structpci__config__bridge.html#ab7860f5f1a34a07e45a6e23262490350">prefetchable_upper_limit</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// reg = 0x30</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a7c52bea18732cbeed90e93d0ed8a7b4c">  221</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#a7c52bea18732cbeed90e93d0ed8a7b4c">io_upper_base</a>;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a2cb5339c0cf6755428aa514ef6972a12">  222</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#a2cb5339c0cf6755428aa514ef6972a12">io_upper_limit</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// reg = 0x34</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a500d6f4ace31384d69abbec77c739e6f">  225</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a500d6f4ace31384d69abbec77c739e6f">capatibilities_pointer</a>;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ab14cbc509f16f514e805b53d91e1ee05">  226</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#ab14cbc509f16f514e805b53d91e1ee05">header_type_specific2</a>[0x38 - 0x35];</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// reg = 0x38</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#aa8d082f2c673eb9270372f6c3ecb5139">  229</a></span>&#160;    uint32_t <a class="code" href="structpci__config__bridge.html#aa8d082f2c673eb9270372f6c3ecb5139">extension_ron_address</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">// reg = 0x3C</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#a358cb45841f86bca1d8cee9c5b17b0d2">  232</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#a358cb45841f86bca1d8cee9c5b17b0d2">interrupt_line</a>;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#ab893104c109934ad6bd5b6eed3c694a7">  233</a></span>&#160;    uint8_t <a class="code" href="structpci__config__bridge.html#ab893104c109934ad6bd5b6eed3c694a7">interrupt_pin</a>;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structpci__config__bridge.html#acf7dcfb68670440df77b235b351a279b">  234</a></span>&#160;    uint16_t <a class="code" href="structpci__config__bridge.html#acf7dcfb68670440df77b235b351a279b">bridge_control</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;} <a class="code" href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a>((<a class="code" href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a>)) pci_config_bridge_t;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ad16c6a0611a46520372a77343d446bef">  237</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_VENDOR_ID_INVALID      (0x0000u)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aafa8eb28f090d569746bbc03e09e98cc">  238</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_VENDOR_ID_UNRESPONSIVE (0x0001u)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a34a69ce84f092b5fdc89adfc26ee4c2a">  239</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_VENDOR_ID_ABSENT       (0xffffu)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#acc0f81aacce302f4673502b78039794b">  241</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_GENERAL_DEVICE (0x00u)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ad8e741ca14aec81566cefb1936f16510">  242</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_BRIDGE         (0x01u)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a5c66a24141551e4402cd4ac6aafd5129">  243</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_CARD_BUS       (0x02u)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a1b31403db1c4e51b06a3f3727a1c6355">  245</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_MULTI_FUNCTION (0x80u)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a97717f520fd3c6fe32c44a729efcda61">  246</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_MASK (0x7fu)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a0b995dde77f525b92fe8b2a790b84822">  248</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_IO_SPACE            (1u &lt;&lt;  0)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a0d11378b802661ef948e9c6923d135d7">  249</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_MEMORY_SPACE        (1u &lt;&lt;  1)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a060fa0ce84f18350877eb3bd0aab6488">  250</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_BUS_MASTER          (1u &lt;&lt;  2)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a2ddfe5aa713b387965dfcaba112acda8">  251</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_SPECIAL_CYCLES      (1u &lt;&lt;  3)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a9c36fef15d66c5fdfda0a97751de865d">  252</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_MEM_WRITE_AND_INV   (1u &lt;&lt;  4)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a25039b6ceda2546de037b4e8cd3d560a">  253</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_VGA_PALETTE_SNOOP   (1u &lt;&lt;  5)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a52214bbf4b7fae10e2d5dc41579ebd9c">  254</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_PARITY_ERR_RESPONSE (1u &lt;&lt;  6)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a2cae05e25337ac0295ce8fff67f22d51">  255</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_SERR                (1u &lt;&lt;  8)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adf1540f3b8e5eca3288434d0fece9986">  256</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_FAST_B2B            (1u &lt;&lt;  9)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a97ea8df7cb0b49af1f4564cb4c1ac2a3">  257</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND_INTERRUPT_DISABLE   (1u &lt;&lt; 10)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ade5f02a449d857baca945c3b3798150d">  259</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_INTERRUPT           (1u &lt;&lt;  3)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a078c46bbd453cf3ef3d69912849034b4">  260</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_CAPATIBILITIES      (1u &lt;&lt;  4)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a8eabdcce2ff8ed951d201daea5ffe0ae">  261</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_66MHZ               (1u &lt;&lt;  5)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a827c30c5ca526a97365470d9f7429964">  262</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_FAST_B2B            (1u &lt;&lt;  7)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a08d32a9f7a9a3530fdc860f4c7d6e4ef">  263</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_MASTER_PARITY_ERROR (1u &lt;&lt;  8)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a59b92b301135e56100ffc89af6a6eb00">  264</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_DEVSEL_FAST         (0u &lt;&lt;  9)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ac3c7a6719c4b5751fcafc329c09ed73f">  265</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_DEVSEL_MEDIUM       (1u &lt;&lt;  9)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a8918f303bcd6ccfef2b843ef2ee6a6fd">  266</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_DEVSEL_SLOW         (3u &lt;&lt;  9)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a0156daf58efc674c2b32c4024000d0a2">  267</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_DEVSEL_MASK         (3u &lt;&lt;  9)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a9c5d961c3b5125dead8612b51e784eef">  268</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_SIG_TARGET_ABORT    (1u &lt;&lt; 11)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#addb961254549219a8dbc6c3d6525a2bc">  269</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_RECV_TARGET_ABORT   (1u &lt;&lt; 12)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a6a3b737acbd69289144d7a94520b8c8e">  270</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_RECV_MASTER_ABORT   (1u &lt;&lt; 13)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#af43bb403d1b4c4ee5e692683484f22f5">  271</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_SIG_SYSTEM_ERROR    (1u &lt;&lt; 14)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a512461db00bd46687846459bf2442458">  272</a></span>&#160;<span class="preprocessor">#define PRI_STATUS_PARITY_ERROR        (1u &lt;&lt; 15)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a1d4c3af2edf34ceb51ba373a38ea73f5">  274</a></span>&#160;<span class="preprocessor">#define PCI_CAPS_PTR_MIN (0x40u)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a2c3b1753c40fd8f565ef7284e2908304">  275</a></span>&#160;<span class="preprocessor">#define PCI_CAPS_PTR_MAX (0xf0u)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a09c8bae76350bc367183c396b65b228b">  277</a></span>&#160;<span class="preprocessor">#define PCI_INTR_PIN_NONE (0x00u)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#af871ab9755484826fc484976cfba13d4">  278</a></span>&#160;<span class="preprocessor">#define PCI_INTR_PIN_A    (0x01u)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aa44885c55f269cd5b52de2f0a1a988e5">  279</a></span>&#160;<span class="preprocessor">#define PCI_INTR_PIN_B    (0x02u)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a9b0181b19261c26bdaa5c77e69b91987">  280</a></span>&#160;<span class="preprocessor">#define PCI_INTR_PIN_C    (0x03u)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a63617f47cb7750d595e9b495562cd8bd">  281</a></span>&#160;<span class="preprocessor">#define PCI_INTR_PIN_D    (0x04u)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a348b539cc59e8889f9b109b3406b2576">  283</a></span>&#160;<span class="preprocessor">#define PCI_BAR_IO_SPACE     (1u &lt;&lt; 0)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a332baded1d0f39458294c156994b28db">  284</a></span>&#160;<span class="preprocessor">#define PCI_BAR_SPACE_32     (0u &lt;&lt; 1)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a1d9ac50866d2b1def133e650a7ebccd8">  285</a></span>&#160;<span class="preprocessor">#define PCI_BAR_SPACE_1M     (1u &lt;&lt; 1)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#af2210ebdec2f6d4ed31f3feb40ce1721">  286</a></span>&#160;<span class="preprocessor">#define PCI_BAR_SPACE_64     (2u &lt;&lt; 1)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a67efab1f720617b2625022fe8469b7d2">  287</a></span>&#160;<span class="preprocessor">#define PCI_BAR_SPACE_MASK   (3u &lt;&lt; 1)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#ab854eaf3ac5f9c33245c84ddd1eeb42b">  288</a></span>&#160;<span class="preprocessor">#define PCI_BAR_PREFETCHABLE (1u &lt;&lt; 3)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a195d32d0cbf3dd8bea2ee17b42911831">  289</a></span>&#160;<span class="preprocessor">#define PCI_BAR_ADDR_OFFS_MEM (4u)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#af367f2e77a1f51d18347c01d0193b550">  290</a></span>&#160;<span class="preprocessor">#define PCI_BAR_ADDR_OFFS_IO  (2u)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13a24edb8a1055c8671e66b5889688b5a2f">  296</a></span>&#160;    <a class="code" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13a24edb8a1055c8671e66b5889688b5a2f">PCI_IO_INVALID</a> = 0, </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa1972338b5b4f02c8950205cf3437c0e">  297</a></span>&#160;    <a class="code" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa1972338b5b4f02c8950205cf3437c0e">PCI_IO_MEM</a>, </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa8c4fed48d48e9f269292a055d52e7cd">  298</a></span>&#160;    <a class="code" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa8c4fed48d48e9f269292a055d52e7cd">PCI_IO_PORT</a>, </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;} <a class="code" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13">x86_pci_io_type_t</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structx86__pci__io.html">  304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structx86__pci__io.html">x86_pci_io</a> {</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structx86__pci__io.html#ad4a5192c7d2de34759fba620c0a85ad9">  305</a></span>&#160;    <a class="code" href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13">x86_pci_io_type_t</a> <a class="code" href="structx86__pci__io.html#ad4a5192c7d2de34759fba620c0a85ad9">type</a>; </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structx86__pci__io.html#a9ee64c7b918513891b3834b93ad0e501">  306</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="structx86__pci__io.html#a9ee64c7b918513891b3834b93ad0e501">length</a>; </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structx86__pci__io.html#add9af9569af79ec26dd741fb226b38ba">  308</a></span>&#160;        <span class="keywordtype">void</span> *<a class="code" href="structx86__pci__io.html#add9af9569af79ec26dd741fb226b38ba">ptr</a>; </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structx86__pci__io.html#a63c89c04d1feae07ca35558055155ffb">  309</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="structx86__pci__io.html#a63c89c04d1feae07ca35558055155ffb">port</a>; </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    } <a class="code" href="structx86__pci__io.html#a865aeac2972205d3b2461cf0fa3ac648">addr</a>; </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structx86__pci__io.html#a8e3821ea6451204786f6fb1344b95196">  311</a></span>&#160;    uint8_t <a class="code" href="structx86__pci__io.html#a8e3821ea6451204786f6fb1344b95196">bar_num</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;} <a class="code" href="x86__pci_8h.html#a978fd5b10e5174eaea8c652a725968c6">x86_pci_io_t</a>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">struct </span><a class="code" href="structx86__known__pci__device.html">x86_known_pci_device</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adc42e3968a5c7cd44feb1796fe457e76">  325</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="x86__pci_8h.html#adc42e3968a5c7cd44feb1796fe457e76">x86_pci_irq_handler_t</a>)(<span class="keyword">struct </span><a class="code" href="structx86__known__pci__device.html">x86_known_pci_device</a> *d);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html">  330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structx86__known__pci__device.html">x86_known_pci_device</a> {</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">  331</a></span>&#160;    uint8_t <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <a class="code" href="structx86__known__pci__device.html#a7b961d65d312336ec024ed8305372545">dev</a>, <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a25b86ad20a61acdbb79e308b964e8d0d">  332</a></span>&#160;    pci_reg_0x00_t <a class="code" href="structx86__known__pci__device.html#a25b86ad20a61acdbb79e308b964e8d0d">vendor</a>;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a205ad023a0026697f6e68f228aee18dc">  333</a></span>&#160;    pci_reg_0x08_t <span class="keyword">class</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#adada8db752295bb2014e579534a6c7c6">  335</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#adada8db752295bb2014e579534a6c7c6">io_count</a>; </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a513c46c16aa9489639bbb744d7f3be2a">  336</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structx86__pci__io.html">x86_pci_io</a> **<a class="code" href="structx86__known__pci__device.html#a513c46c16aa9489639bbb744d7f3be2a">io</a>; </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a8ff69266b2f44d218fdfe0c9d6950409">  338</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structx86__known__pci__device.html#a8ff69266b2f44d218fdfe0c9d6950409">managed</a>; </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#ac7d628db60f5a9394d996e4314d6ee83">  339</a></span>&#160;    uint8_t <a class="code" href="structx86__known__pci__device.html#ac7d628db60f5a9394d996e4314d6ee83">irq</a>; </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="structx86__known__pci__device.html#a6a97f8733bfe596da4702d7aa095dc4e">  340</a></span>&#160;    <a class="code" href="x86__pci_8h.html#adc42e3968a5c7cd44feb1796fe457e76">x86_pci_irq_handler_t</a> <a class="code" href="structx86__known__pci__device.html#a6a97f8733bfe596da4702d7aa095dc4e">irq_handler</a>; </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} <a class="code" href="x86__pci_8h.html#af492fea25e704fcb3d1faa2b2d374e6b">x86_known_pci_device_t</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">struct </span><a class="code" href="structx86__known__pci__device.html">x86_known_pci_device</a> **<a class="code" href="x86__pci_8h.html#a7f0cf195a78cf9a33627ee29ccfba993">x86_enumerate_unmanaged_pci_devices</a>(<span class="keywordtype">unsigned</span> *index);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structx86__known__pci__device.html">x86_known_pci_device</a> *<a class="code" href="x86__pci_8h.html#a68b66e960fff0505fe2010369b3ef24f">x86_enumerate_pci_devices</a>(<span class="keywordtype">unsigned</span> *index);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;uint32_t <a class="code" href="x86__pci_8h.html#ae92d74b5256d424a0bb01be36aec909c">x86_pci_read</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;uint8_t <a class="code" href="x86__pci_8h.html#a88530a16401754225c1f997d95a015ab">x86_pci_read8</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;uint16_t <a class="code" href="x86__pci_8h.html#a0d415f24892b5efbd431bf22cbe105ea">x86_pci_read16</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__pci_8h.html#acdf2f929ed236a907389627261472762">x86_pci_write</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg, uint32_t datum);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__pci_8h.html#ab7845da6c3ce7525e0b921d922d9f9da">x86_pci_write8</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg, uint8_t datum);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__pci_8h.html#ae455cc4312e39a7b9aac475107a42506">x86_pci_write16</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>, <span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">fun</a>, <span class="keywordtype">unsigned</span> reg, uint16_t datum);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a17c1f9cb433576f35013227bec178169">  401</a></span>&#160;<span class="preprocessor">#define x86_pci_read_reg(REG, BUS, DEV, FUN) \</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">    ((union pci_reg_##REG) { .packed = x86_pci_read((BUS), (DEV), (FUN), (REG)) })</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#acd080be74038978152f7b03d94570f47">  404</a></span>&#160;<span class="preprocessor">#define PCI_IRQ_ACPI       (PIC_NUM_LPT2)  </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#a23b300efbcae4a463ead81c074408ed1">  405</a></span>&#160;<span class="preprocessor">#define PCI_IRQ_NETWORKING (PIC_NUM_9)     </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#adc5f11ce5b2f3b958df53a4196cfe2ad">  406</a></span>&#160;<span class="preprocessor">#define PCI_IRQ_DEFAULT    (PIC_NUM_ATA_4) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="x86__pci_8h.html#aa0518cc7a8e4d723f89f4a31b910743a">  407</a></span>&#160;<span class="preprocessor">#define PCI_IRQ_USB        (PIC_NUM_ATA_3) </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">void x86_pci_set_irq(struct x86_known_pci_device *d, uint8_t irq_num);</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="ttc" id="unionpci__reg__0x04_html_a5393c99e246925076b1dfd69a64177ef"><div class="ttname"><a href="unionpci__reg__0x04.html#a5393c99e246925076b1dfd69a64177ef">pci_reg_0x04::status</a></div><div class="ttdeci">uint16_t status</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00100">x86_pci.h:100</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a749e7376a4fe2506a8f68fa1417849d6"><div class="ttname"><a href="structpci__config__bridge.html#a749e7376a4fe2506a8f68fa1417849d6">pci_config_bridge::reg_0x0c</a></div><div class="ttdeci">union pci_reg_0x0c reg_0x0c</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00191">x86_pci.h:191</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_a18e911137f39a5785b77c26a9432565f"><div class="ttname"><a href="unionpci__reg__0x0c.html#a18e911137f39a5785b77c26a9432565f">pci_reg_0x0c::packed</a></div><div class="ttdeci">uint32_t packed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00128">x86_pci.h:128</a></div></div>
<div class="ttc" id="structpci__config__standard_html_ad2d7aee2e9a6dc39ce23b6933f83a47a"><div class="ttname"><a href="structpci__config__standard.html#ad2d7aee2e9a6dc39ce23b6933f83a47a">pci_config_standard::bar</a></div><div class="ttdeci">uint32_t bar[6]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00164">x86_pci.h:164</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ab7860f5f1a34a07e45a6e23262490350"><div class="ttname"><a href="structpci__config__bridge.html#ab7860f5f1a34a07e45a6e23262490350">pci_config_bridge::prefetchable_upper_limit</a></div><div class="ttdeci">uint32_t prefetchable_upper_limit</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00218">x86_pci.h:218</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a969953dad2f281e0686b8083f27d8c13"><div class="ttname"><a href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13">x86_pci_io_type_t</a></div><div class="ttdeci">x86_pci_io_type_t</div><div class="ttdoc">Address type of a struct x86_pci_io. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00295">x86_pci.h:295</a></div></div>
<div class="ttc" id="structx86__pci__io_html_ad4a5192c7d2de34759fba620c0a85ad9"><div class="ttname"><a href="structx86__pci__io.html#ad4a5192c7d2de34759fba620c0a85ad9">x86_pci_io::type</a></div><div class="ttdeci">x86_pci_io_type_t type</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00305">x86_pci.h:305</a></div></div>
<div class="ttc" id="structx86__pci__io_html_a9ee64c7b918513891b3834b93ad0e501"><div class="ttname"><a href="structx86__pci__io.html#a9ee64c7b918513891b3834b93ad0e501">x86_pci_io::length</a></div><div class="ttdeci">unsigned long length</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00306">x86_pci.h:306</a></div></div>
<div class="ttc" id="unionpci__reg__0x00_html_a00cedce092d4a021dd774fb7592c25d0"><div class="ttname"><a href="unionpci__reg__0x00.html#a00cedce092d4a021dd774fb7592c25d0">pci_reg_0x00::__attribute__</a></div><div class="ttdeci">__extension__ struct pci_reg_0x00::@2324 __attribute__((packed))</div></div>
<div class="ttc" id="structpci__config_html_a358cb45841f86bca1d8cee9c5b17b0d2"><div class="ttname"><a href="structpci__config.html#a358cb45841f86bca1d8cee9c5b17b0d2">pci_config::interrupt_line</a></div><div class="ttdeci">uint8_t interrupt_line</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00148">x86_pci.h:148</a></div></div>
<div class="ttc" id="structpci__config_html_a7893c6d3349ff4a397e9805cb52be1df"><div class="ttname"><a href="structpci__config.html#a7893c6d3349ff4a397e9805cb52be1df">pci_config::header_type_specific3</a></div><div class="ttdeci">uint8_t header_type_specific3[0x40 - 0x3e]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00151">x86_pci.h:151</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a18e911137f39a5785b77c26a9432565f"><div class="ttname"><a href="x86__pci_8h.html#a18e911137f39a5785b77c26a9432565f">packed</a></div><div class="ttdeci">uint32_t packed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00059">x86_pci.h:59</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a3f2b72b5e1a07c2969f62e66745cab22"><div class="ttname"><a href="structpci__config__bridge.html#a3f2b72b5e1a07c2969f62e66745cab22">pci_config_bridge::bar</a></div><div class="ttdeci">uint32_t bar[2]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00194">x86_pci.h:194</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a96aa84834372e66eb3f51b330223b66a"><div class="ttname"><a href="structpci__config__bridge.html#a96aa84834372e66eb3f51b330223b66a">pci_config_bridge::prefetchable_upper_base</a></div><div class="ttdeci">uint32_t prefetchable_upper_base</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00216">x86_pci.h:216</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a5262d4a80e6a0b6dce6fd57d4656786d"><div class="ttname"><a href="structx86__known__pci__device.html#a5262d4a80e6a0b6dce6fd57d4656786d">x86_known_pci_device::bus</a></div><div class="ttdeci">uint8_t bus</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00331">x86_pci.h:331</a></div></div>
<div class="ttc" id="structx86__pci__io_html_a63c89c04d1feae07ca35558055155ffb"><div class="ttname"><a href="structx86__pci__io.html#a63c89c04d1feae07ca35558055155ffb">x86_pci_io::port</a></div><div class="ttdeci">int port</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00309">x86_pci.h:309</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html"><div class="ttname"><a href="unionpci__reg__0x0c.html">pci_reg_0x0c</a></div><div class="ttdoc">The registers 0x0c through 0x0f of a PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00121">x86_pci.h:121</a></div></div>
<div class="ttc" id="structpci__config__standard_html_a749e7376a4fe2506a8f68fa1417849d6"><div class="ttname"><a href="structpci__config__standard.html#a749e7376a4fe2506a8f68fa1417849d6">pci_config_standard::reg_0x0c</a></div><div class="ttdeci">union pci_reg_0x0c reg_0x0c</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00161">x86_pci.h:161</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ab893104c109934ad6bd5b6eed3c694a7"><div class="ttname"><a href="structpci__config__bridge.html#ab893104c109934ad6bd5b6eed3c694a7">pci_config_bridge::interrupt_pin</a></div><div class="ttdeci">uint8_t interrupt_pin</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00233">x86_pci.h:233</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_aa8d082f2c673eb9270372f6c3ecb5139"><div class="ttname"><a href="structpci__config__bridge.html#aa8d082f2c673eb9270372f6c3ecb5139">pci_config_bridge::extension_ron_address</a></div><div class="ttdeci">uint32_t extension_ron_address</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00229">x86_pci.h:229</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a2e6a43de7e26b09e04c9afe39fdf649b"><div class="ttname"><a href="structpci__config__bridge.html#a2e6a43de7e26b09e04c9afe39fdf649b">pci_config_bridge::io_lower_base</a></div><div class="ttdeci">uint8_t io_lower_base</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00203">x86_pci.h:203</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a6a97f8733bfe596da4702d7aa095dc4e"><div class="ttname"><a href="structx86__known__pci__device.html#a6a97f8733bfe596da4702d7aa095dc4e">x86_known_pci_device::irq_handler</a></div><div class="ttdeci">x86_pci_irq_handler_t irq_handler</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00340">x86_pci.h:340</a></div></div>
<div class="ttc" id="structpci__config_html_adbbb9e42999931abd4324382cc28544b"><div class="ttname"><a href="structpci__config.html#adbbb9e42999931abd4324382cc28544b">pci_config::reg_0x04</a></div><div class="ttdeci">union pci_reg_0x04 reg_0x04</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00136">x86_pci.h:136</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_acc09546cfcace78a4e2b676eff3dd7ca"><div class="ttname"><a href="unionpci__reg__0x08.html#acc09546cfcace78a4e2b676eff3dd7ca">pci_reg_0x08::__attribute__</a></div><div class="ttdeci">__extension__ struct pci_reg_0x08::@2328 __attribute__((packed))</div></div>
<div class="ttc" id="structx86__known__pci__device_html_a7ac5e895c0da7794fb85b348266f0824"><div class="ttname"><a href="structx86__known__pci__device.html#a7ac5e895c0da7794fb85b348266f0824">x86_known_pci_device::fun</a></div><div class="ttdeci">uint8_t fun</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00331">x86_pci.h:331</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_adef1e51fd614994e33ed455b49c4bba3"><div class="ttname"><a href="unionpci__reg__0x08.html#adef1e51fd614994e33ed455b49c4bba3">pci_reg_0x08::baseclass</a></div><div class="ttdeci">uint8_t baseclass</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00113">x86_pci.h:113</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_aa9945d689569df282945f4a8958c4cc0"><div class="ttname"><a href="structpci__config__bridge.html#aa9945d689569df282945f4a8958c4cc0">pci_config_bridge::prefetchable_lower_base</a></div><div class="ttdeci">uint16_t prefetchable_lower_base</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00212">x86_pci.h:212</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_a3c2d82e294e03d7ece68e05599f3a22c"><div class="ttname"><a href="unionpci__reg__0x0c.html#a3c2d82e294e03d7ece68e05599f3a22c">pci_reg_0x0c::latency_timer</a></div><div class="ttdeci">uint8_t latency_timer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00124">x86_pci.h:124</a></div></div>
<div class="ttc" id="structpci__config_html_ab893104c109934ad6bd5b6eed3c694a7"><div class="ttname"><a href="structpci__config.html#ab893104c109934ad6bd5b6eed3c694a7">pci_config::interrupt_pin</a></div><div class="ttdeci">uint8_t interrupt_pin</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00149">x86_pci.h:149</a></div></div>
<div class="ttc" id="unionpci__reg__0x04_html_a18e911137f39a5785b77c26a9432565f"><div class="ttname"><a href="unionpci__reg__0x04.html#a18e911137f39a5785b77c26a9432565f">pci_reg_0x04::packed</a></div><div class="ttdeci">uint32_t packed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00102">x86_pci.h:102</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ae2bce4a8f6a3413004b52a63448997f8"><div class="ttname"><a href="structpci__config__bridge.html#ae2bce4a8f6a3413004b52a63448997f8">pci_config_bridge::status_secondary</a></div><div class="ttdeci">uint16_t status_secondary</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00205">x86_pci.h:205</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_a62423694a30a338ad7a3afe2e5a8254e"><div class="ttname"><a href="unionpci__reg__0x0c.html#a62423694a30a338ad7a3afe2e5a8254e">pci_reg_0x0c::header_type</a></div><div class="ttdeci">uint8_t header_type</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00125">x86_pci.h:125</a></div></div>
<div class="ttc" id="unionpci__reg__0x04_html"><div class="ttname"><a href="unionpci__reg__0x04.html">pci_reg_0x04</a></div><div class="ttdoc">The registers 0x04 through 0x07 of a PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00097">x86_pci.h:97</a></div></div>
<div class="ttc" id="structpci__config_html_af0c8fad039519a9dd1b8ceeccc17872a"><div class="ttname"><a href="structpci__config.html#af0c8fad039519a9dd1b8ceeccc17872a">pci_config::reg_0x08</a></div><div class="ttdeci">union pci_reg_0x08 reg_0x08</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00137">x86_pci.h:137</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a4480eff28069b3e97a21fdbf44748f2f"><div class="ttname"><a href="structpci__config__bridge.html#a4480eff28069b3e97a21fdbf44748f2f">pci_config_bridge::io_lower_limit</a></div><div class="ttdeci">uint8_t io_lower_limit</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00204">x86_pci.h:204</a></div></div>
<div class="ttc" id="structpci__config_html_abb02ab26d01ff087331a9bdd17289336"><div class="ttname"><a href="structpci__config.html#abb02ab26d01ff087331a9bdd17289336">pci_config::reg_0x00</a></div><div class="ttdeci">union pci_reg_0x00 reg_0x00</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00135">x86_pci.h:135</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_adbbb9e42999931abd4324382cc28544b"><div class="ttname"><a href="structpci__config__bridge.html#adbbb9e42999931abd4324382cc28544b">pci_config_bridge::reg_0x04</a></div><div class="ttdeci">union pci_reg_0x04 reg_0x04</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00189">x86_pci.h:189</a></div></div>
<div class="ttc" id="structpci__config__standard_html_abb02ab26d01ff087331a9bdd17289336"><div class="ttname"><a href="structpci__config__standard.html#abb02ab26d01ff087331a9bdd17289336">pci_config_standard::reg_0x00</a></div><div class="ttdeci">union pci_reg_0x00 reg_0x00</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00158">x86_pci.h:158</a></div></div>
<div class="ttc" id="x86__pci_8h_html_ae455cc4312e39a7b9aac475107a42506"><div class="ttname"><a href="x86__pci_8h.html#ae455cc4312e39a7b9aac475107a42506">x86_pci_write16</a></div><div class="ttdeci">void x86_pci_write16(unsigned bus, unsigned dev, unsigned fun, unsigned reg, uint16_t datum)</div><div class="ttdoc">Write a short word to the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00092">x86_pci.c:92</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_a18e911137f39a5785b77c26a9432565f"><div class="ttname"><a href="unionpci__reg__0x08.html#a18e911137f39a5785b77c26a9432565f">pci_reg_0x08::packed</a></div><div class="ttdeci">uint32_t packed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00115">x86_pci.h:115</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a969953dad2f281e0686b8083f27d8c13aa8c4fed48d48e9f269292a055d52e7cd"><div class="ttname"><a href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa8c4fed48d48e9f269292a055d52e7cd">PCI_IO_PORT</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00298">x86_pci.h:298</a></div></div>
<div class="ttc" id="x86__pci_8h_html_ae92d74b5256d424a0bb01be36aec909c"><div class="ttname"><a href="x86__pci_8h.html#ae92d74b5256d424a0bb01be36aec909c">x86_pci_read</a></div><div class="ttdeci">uint32_t x86_pci_read(unsigned bus, unsigned dev, unsigned fun, unsigned reg)</div><div class="ttdoc">Read a long word from the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00055">x86_pci.c:55</a></div></div>
<div class="ttc" id="structpci__config_html"><div class="ttname"><a href="structpci__config.html">pci_config</a></div><div class="ttdoc">Generic layout of the port space of a PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00134">x86_pci.h:134</a></div></div>
<div class="ttc" id="structpci__config__standard_html_a358cb45841f86bca1d8cee9c5b17b0d2"><div class="ttname"><a href="structpci__config__standard.html#a358cb45841f86bca1d8cee9c5b17b0d2">pci_config_standard::interrupt_line</a></div><div class="ttdeci">uint8_t interrupt_line</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00178">x86_pci.h:178</a></div></div>
<div class="ttc" id="structx86__pci__io_html"><div class="ttname"><a href="structx86__pci__io.html">x86_pci_io</a></div><div class="ttdoc">One IO port of a struct x86_known_pci_device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00304">x86_pci.h:304</a></div></div>
<div class="ttc" id="structpci__config__standard_html_a2c5dab19141b203d327ede53c443ccb3"><div class="ttname"><a href="structpci__config__standard.html#a2c5dab19141b203d327ede53c443ccb3">pci_config_standard::subsystem_id</a></div><div class="ttdeci">uint16_t subsystem_id</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00169">x86_pci.h:169</a></div></div>
<div class="ttc" id="structpci__config__standard_html_a8d081d6a3fa7b4cf861f1c8085048e04"><div class="ttname"><a href="structpci__config__standard.html#a8d081d6a3fa7b4cf861f1c8085048e04">pci_config_standard::expansion_rom_address</a></div><div class="ttdeci">uint32_t expansion_rom_address</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00171">x86_pci.h:171</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html"><div class="ttname"><a href="unionpci__reg__0x08.html">pci_reg_0x08</a></div><div class="ttdoc">The registers 0x08 through 0x0b of a PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00108">x86_pci.h:108</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a978fd5b10e5174eaea8c652a725968c6"><div class="ttname"><a href="x86__pci_8h.html#a978fd5b10e5174eaea8c652a725968c6">x86_pci_io_t</a></div><div class="ttdeci">struct x86_pci_io x86_pci_io_t</div><div class="ttdoc">One IO port of a struct x86_known_pci_device. </div></div>
<div class="ttc" id="structpci__config__standard_html_a7893c6d3349ff4a397e9805cb52be1df"><div class="ttname"><a href="structpci__config__standard.html#a7893c6d3349ff4a397e9805cb52be1df">pci_config_standard::header_type_specific3</a></div><div class="ttdeci">uint8_t header_type_specific3[0x40 - 0x3e]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00181">x86_pci.h:181</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a6aeae99885a5b760523311553e88ecaf"><div class="ttname"><a href="structpci__config__bridge.html#a6aeae99885a5b760523311553e88ecaf">pci_config_bridge::bus_secondary_latency_timer</a></div><div class="ttdeci">uint8_t bus_secondary_latency_timer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00200">x86_pci.h:200</a></div></div>
<div class="ttc" id="x86__pci_8h_html_adc42e3968a5c7cd44feb1796fe457e76"><div class="ttname"><a href="x86__pci_8h.html#adc42e3968a5c7cd44feb1796fe457e76">x86_pci_irq_handler_t</a></div><div class="ttdeci">void(* x86_pci_irq_handler_t)(struct x86_known_pci_device *d)</div><div class="ttdoc">A callback handler if there was an IRQ on the IRQ line of this device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00325">x86_pci.h:325</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a2cb5339c0cf6755428aa514ef6972a12"><div class="ttname"><a href="structpci__config__bridge.html#a2cb5339c0cf6755428aa514ef6972a12">pci_config_bridge::io_upper_limit</a></div><div class="ttdeci">uint16_t io_upper_limit</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00222">x86_pci.h:222</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_a7f3d51d8b6e847d44dfee5c6ab10e1d8"><div class="ttname"><a href="unionpci__reg__0x0c.html#a7f3d51d8b6e847d44dfee5c6ab10e1d8">pci_reg_0x0c::builtin_selftest</a></div><div class="ttdeci">uint8_t builtin_selftest</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00126">x86_pci.h:126</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a513c46c16aa9489639bbb744d7f3be2a"><div class="ttname"><a href="structx86__known__pci__device.html#a513c46c16aa9489639bbb744d7f3be2a">x86_known_pci_device::io</a></div><div class="ttdeci">struct x86_pci_io ** io</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00336">x86_pci.h:336</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_a3c193c14bce8c62f141d10ba655d0290"><div class="ttname"><a href="unionpci__reg__0x0c.html#a3c193c14bce8c62f141d10ba655d0290">pci_reg_0x0c::cache_line_size</a></div><div class="ttdeci">uint8_t cache_line_size</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00123">x86_pci.h:123</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_ae592bae1ce9861e6f59b456b8794e2b3"><div class="ttname"><a href="unionpci__reg__0x08.html#ae592bae1ce9861e6f59b456b8794e2b3">pci_reg_0x08::subclass</a></div><div class="ttdeci">uint8_t subclass</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00112">x86_pci.h:112</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_abb02ab26d01ff087331a9bdd17289336"><div class="ttname"><a href="structpci__config__bridge.html#abb02ab26d01ff087331a9bdd17289336">pci_config_bridge::reg_0x00</a></div><div class="ttdeci">union pci_reg_0x00 reg_0x00</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00188">x86_pci.h:188</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a8ff69266b2f44d218fdfe0c9d6950409"><div class="ttname"><a href="structx86__known__pci__device.html#a8ff69266b2f44d218fdfe0c9d6950409">x86_known_pci_device::managed</a></div><div class="ttdeci">bool managed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00338">x86_pci.h:338</a></div></div>
<div class="ttc" id="structx86__pci__io_html_a8e3821ea6451204786f6fb1344b95196"><div class="ttname"><a href="structx86__pci__io.html#a8e3821ea6451204786f6fb1344b95196">x86_pci_io::bar_num</a></div><div class="ttdeci">uint8_t bar_num</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00311">x86_pci.h:311</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a25b86ad20a61acdbb79e308b964e8d0d"><div class="ttname"><a href="structx86__known__pci__device.html#a25b86ad20a61acdbb79e308b964e8d0d">x86_known_pci_device::vendor</a></div><div class="ttdeci">pci_reg_0x00_t vendor</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00332">x86_pci.h:332</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_af0c8fad039519a9dd1b8ceeccc17872a"><div class="ttname"><a href="structpci__config__bridge.html#af0c8fad039519a9dd1b8ceeccc17872a">pci_config_bridge::reg_0x08</a></div><div class="ttdeci">union pci_reg_0x08 reg_0x08</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00190">x86_pci.h:190</a></div></div>
<div class="ttc" id="x86__pci_8h_html_aeab68f17dc686a2f7dc72ab2b712e464"><div class="ttname"><a href="x86__pci_8h.html#aeab68f17dc686a2f7dc72ab2b712e464">__attribute__</a></div><div class="ttdeci">typedef __attribute__</div></div>
<div class="ttc" id="structpci__config__bridge_html_ae3d5ebd87975955e4dc717501d27b6d4"><div class="ttname"><a href="structpci__config__bridge.html#ae3d5ebd87975955e4dc717501d27b6d4">pci_config_bridge::bus_subordinary</a></div><div class="ttdeci">uint8_t bus_subordinary</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00199">x86_pci.h:199</a></div></div>
<div class="ttc" id="unionpci__reg__0x00_html_adc401e0e7465eda38f9444eeb6169a10"><div class="ttname"><a href="unionpci__reg__0x00.html#adc401e0e7465eda38f9444eeb6169a10">pci_reg_0x00::device_id</a></div><div class="ttdeci">uint16_t device_id</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00089">x86_pci.h:89</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ae8155e6e94098bb9f3bc45db8fcb9d20"><div class="ttname"><a href="structpci__config__bridge.html#ae8155e6e94098bb9f3bc45db8fcb9d20">pci_config_bridge::bus_primary</a></div><div class="ttdeci">uint8_t bus_primary</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00197">x86_pci.h:197</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a7f0cf195a78cf9a33627ee29ccfba993"><div class="ttname"><a href="x86__pci_8h.html#a7f0cf195a78cf9a33627ee29ccfba993">x86_enumerate_unmanaged_pci_devices</a></div><div class="ttdeci">struct x86_known_pci_device ** x86_enumerate_unmanaged_pci_devices(unsigned *index)</div><div class="ttdoc">Enumerate unmanaged PCI devices. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00310">x86_pci.c:310</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html"><div class="ttname"><a href="structx86__known__pci__device.html">x86_known_pci_device</a></div><div class="ttdoc">A PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00330">x86_pci.h:330</a></div></div>
<div class="ttc" id="structpci__config__standard_html"><div class="ttname"><a href="structpci__config__standard.html">pci_config_standard</a></div><div class="ttdoc">Layout of the port space for PCI devices with header_type == PCI_HEADER_TYPE_GENERAL_DEVICE. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00157">x86_pci.h:157</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_a309725a70f72455a46270d424426400b"><div class="ttname"><a href="unionpci__reg__0x08.html#a309725a70f72455a46270d424426400b">pci_reg_0x08::programming_interface</a></div><div class="ttdeci">uint8_t programming_interface</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00111">x86_pci.h:111</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a500d6f4ace31384d69abbec77c739e6f"><div class="ttname"><a href="structpci__config__bridge.html#a500d6f4ace31384d69abbec77c739e6f">pci_config_bridge::capatibilities_pointer</a></div><div class="ttdeci">uint8_t capatibilities_pointer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00225">x86_pci.h:225</a></div></div>
<div class="ttc" id="x86__pic_8h_html"><div class="ttname"><a href="x86__pic_8h.html">x86_pic.h</a></div></div>
<div class="ttc" id="structpci__config_html_a86d8781d3591be7460ed55b94f138843"><div class="ttname"><a href="structpci__config.html#a86d8781d3591be7460ed55b94f138843">pci_config::header_type_specific1</a></div><div class="ttdeci">uint8_t header_type_specific1[0x34 - 0x10]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00141">x86_pci.h:141</a></div></div>
<div class="ttc" id="x86__pci_8h_html_acdf2f929ed236a907389627261472762"><div class="ttname"><a href="x86__pci_8h.html#acdf2f929ed236a907389627261472762">x86_pci_write</a></div><div class="ttdeci">void x86_pci_write(unsigned bus, unsigned dev, unsigned fun, unsigned reg, uint32_t datum)</div><div class="ttdoc">Write a long word to the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00080">x86_pci.c:80</a></div></div>
<div class="ttc" id="unionpci__reg__0x08_html_a35ddd40031619fb82067768abd9297b6"><div class="ttname"><a href="unionpci__reg__0x08.html#a35ddd40031619fb82067768abd9297b6">pci_reg_0x08::revision_id</a></div><div class="ttdeci">uint8_t revision_id</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00110">x86_pci.h:110</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ab14cbc509f16f514e805b53d91e1ee05"><div class="ttname"><a href="structpci__config__bridge.html#ab14cbc509f16f514e805b53d91e1ee05">pci_config_bridge::header_type_specific2</a></div><div class="ttdeci">uint8_t header_type_specific2[0x38 - 0x35]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00226">x86_pci.h:226</a></div></div>
<div class="ttc" id="structpci__config__standard_html_ad39e1ff60ff0986eb4822c091d1b634c"><div class="ttname"><a href="structpci__config__standard.html#ad39e1ff60ff0986eb4822c091d1b634c">pci_config_standard::cardbus_cis_pointer</a></div><div class="ttdeci">uint32_t cardbus_cis_pointer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00166">x86_pci.h:166</a></div></div>
<div class="ttc" id="unionpci__reg__0x00_html_abd60aba7846c925f784c3e89e2f54e45"><div class="ttname"><a href="unionpci__reg__0x00.html#abd60aba7846c925f784c3e89e2f54e45">pci_reg_0x00::vendor_id</a></div><div class="ttdeci">uint16_t vendor_id</div><div class="ttdoc">Vendor ID of the device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00088">x86_pci.h:88</a></div></div>
<div class="ttc" id="structpci__config__standard_html_a500d6f4ace31384d69abbec77c739e6f"><div class="ttname"><a href="structpci__config__standard.html#a500d6f4ace31384d69abbec77c739e6f">pci_config_standard::capatibilities_pointer</a></div><div class="ttdeci">uint8_t capatibilities_pointer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00174">x86_pci.h:174</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_adada8db752295bb2014e579534a6c7c6"><div class="ttname"><a href="structx86__known__pci__device.html#adada8db752295bb2014e579534a6c7c6">x86_known_pci_device::io_count</a></div><div class="ttdeci">unsigned io_count</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00335">x86_pci.h:335</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_ac7d628db60f5a9394d996e4314d6ee83"><div class="ttname"><a href="structx86__known__pci__device.html#ac7d628db60f5a9394d996e4314d6ee83">x86_known_pci_device::irq</a></div><div class="ttdeci">uint8_t irq</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00339">x86_pci.h:339</a></div></div>
<div class="ttc" id="structx86__pci__io_html_a865aeac2972205d3b2461cf0fa3ac648"><div class="ttname"><a href="structx86__pci__io.html#a865aeac2972205d3b2461cf0fa3ac648">x86_pci_io::addr</a></div><div class="ttdeci">union x86_pci_io::@2332 addr</div></div>
<div class="ttc" id="structpci__config__standard_html_a6acc9abcfadbfbf47d2269f323fc36b8"><div class="ttname"><a href="structpci__config__standard.html#a6acc9abcfadbfbf47d2269f323fc36b8">pci_config_standard::subsystem_vendor_id</a></div><div class="ttdeci">uint16_t subsystem_vendor_id</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00168">x86_pci.h:168</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a969953dad2f281e0686b8083f27d8c13a24edb8a1055c8671e66b5889688b5a2f"><div class="ttname"><a href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13a24edb8a1055c8671e66b5889688b5a2f">PCI_IO_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00296">x86_pci.h:296</a></div></div>
<div class="ttc" id="x86__pci_8h_html_ab7845da6c3ce7525e0b921d922d9f9da"><div class="ttname"><a href="x86__pci_8h.html#ab7845da6c3ce7525e0b921d922d9f9da">x86_pci_write8</a></div><div class="ttdeci">void x86_pci_write8(unsigned bus, unsigned dev, unsigned fun, unsigned reg, uint8_t datum)</div><div class="ttdoc">Write a byte to the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00086">x86_pci.c:86</a></div></div>
<div class="ttc" id="unionpci__reg__0x00_html"><div class="ttname"><a href="unionpci__reg__0x00.html">pci_reg_0x00</a></div><div class="ttdoc">The registers 0x00 through 0x03 of a PCI device. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00080">x86_pci.h:80</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a969953dad2f281e0686b8083f27d8c13aa1972338b5b4f02c8950205cf3437c0e"><div class="ttname"><a href="x86__pci_8h.html#a969953dad2f281e0686b8083f27d8c13aa1972338b5b4f02c8950205cf3437c0e">PCI_IO_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00297">x86_pci.h:297</a></div></div>
<div class="ttc" id="structx86__known__pci__device_html_a7b961d65d312336ec024ed8305372545"><div class="ttname"><a href="structx86__known__pci__device.html#a7b961d65d312336ec024ed8305372545">x86_known_pci_device::dev</a></div><div class="ttdeci">uint8_t dev</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00331">x86_pci.h:331</a></div></div>
<div class="ttc" id="structpci__config_html_a500d6f4ace31384d69abbec77c739e6f"><div class="ttname"><a href="structpci__config.html#a500d6f4ace31384d69abbec77c739e6f">pci_config::capatibilities_pointer</a></div><div class="ttdeci">uint8_t capatibilities_pointer</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00144">x86_pci.h:144</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a358cb45841f86bca1d8cee9c5b17b0d2"><div class="ttname"><a href="structpci__config__bridge.html#a358cb45841f86bca1d8cee9c5b17b0d2">pci_config_bridge::interrupt_line</a></div><div class="ttdeci">uint8_t interrupt_line</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00232">x86_pci.h:232</a></div></div>
<div class="ttc" id="unionpci__reg__0x04_html_afa332fc1e2d15da9a84b03c8838a8ea6"><div class="ttname"><a href="unionpci__reg__0x04.html#afa332fc1e2d15da9a84b03c8838a8ea6">pci_reg_0x04::__attribute__</a></div><div class="ttdeci">__extension__ struct pci_reg_0x04::@2326 __attribute__((packed))</div></div>
<div class="ttc" id="unionpci__reg__0x04_html_a4635796d5c7e7a2639b11dfe83718acc"><div class="ttname"><a href="unionpci__reg__0x04.html#a4635796d5c7e7a2639b11dfe83718acc">pci_reg_0x04::command</a></div><div class="ttdeci">uint16_t command</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00099">x86_pci.h:99</a></div></div>
<div class="ttc" id="tests_2periph__spi_2main_8c_html_ad55ecfacc43495fef791d8c2eec7a002"><div class="ttname"><a href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a></div><div class="ttdeci">spi_t dev</div><div class="ttdef"><b>Definition:</b> <a href="tests_2periph__spi_2main_8c_source.html#l00054">main.c:54</a></div></div>
<div class="ttc" id="x86__pci__init_8h_html"><div class="ttname"><a href="x86__pci__init_8h.html">x86_pci_init.h</a></div></div>
<div class="ttc" id="structpci__config_html_ab61f4cb1a1521d6a8d0cb95f42dec442"><div class="ttname"><a href="structpci__config.html#ab61f4cb1a1521d6a8d0cb95f42dec442">pci_config::header_type_specific2</a></div><div class="ttdeci">uint8_t header_type_specific2[0x3c - 0x35]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00145">x86_pci.h:145</a></div></div>
<div class="ttc" id="x86__pci_8h_html_ab499dfbd451ab26b3f52d02a42f060c0"><div class="ttname"><a href="x86__pci_8h.html#ab499dfbd451ab26b3f52d02a42f060c0">x86_init_pci</a></div><div class="ttdeci">void x86_init_pci(void)</div><div class="ttdoc">Initialize the Peripheral Component Interconnect. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00293">x86_pci.c:293</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ac081624e40334fff331eb8d943f24fc7"><div class="ttname"><a href="structpci__config__bridge.html#ac081624e40334fff331eb8d943f24fc7">pci_config_bridge::memory_limit</a></div><div class="ttdeci">uint16_t memory_limit</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00209">x86_pci.h:209</a></div></div>
<div class="ttc" id="x86__pci_8h_html_af492fea25e704fcb3d1faa2b2d374e6b"><div class="ttname"><a href="x86__pci_8h.html#af492fea25e704fcb3d1faa2b2d374e6b">x86_known_pci_device_t</a></div><div class="ttdeci">struct x86_known_pci_device x86_known_pci_device_t</div><div class="ttdoc">A PCI device. </div></div>
<div class="ttc" id="structpci__config__bridge_html_acf7dcfb68670440df77b235b351a279b"><div class="ttname"><a href="structpci__config__bridge.html#acf7dcfb68670440df77b235b351a279b">pci_config_bridge::bridge_control</a></div><div class="ttdeci">uint16_t bridge_control</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00234">x86_pci.h:234</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a7c52bea18732cbeed90e93d0ed8a7b4c"><div class="ttname"><a href="structpci__config__bridge.html#a7c52bea18732cbeed90e93d0ed8a7b4c">pci_config_bridge::io_upper_base</a></div><div class="ttdeci">uint16_t io_upper_base</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00221">x86_pci.h:221</a></div></div>
<div class="ttc" id="structpci__config__standard_html_ab61f4cb1a1521d6a8d0cb95f42dec442"><div class="ttname"><a href="structpci__config__standard.html#ab61f4cb1a1521d6a8d0cb95f42dec442">pci_config_standard::header_type_specific2</a></div><div class="ttdeci">uint8_t header_type_specific2[0x3c - 0x35]</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00175">x86_pci.h:175</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a88530a16401754225c1f997d95a015ab"><div class="ttname"><a href="x86__pci_8h.html#a88530a16401754225c1f997d95a015ab">x86_pci_read8</a></div><div class="ttdeci">uint8_t x86_pci_read8(unsigned bus, unsigned dev, unsigned fun, unsigned reg)</div><div class="ttdoc">Read a byte from the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00061">x86_pci.c:61</a></div></div>
<div class="ttc" id="structpci__config_html_a749e7376a4fe2506a8f68fa1417849d6"><div class="ttname"><a href="structpci__config.html#a749e7376a4fe2506a8f68fa1417849d6">pci_config::reg_0x0c</a></div><div class="ttdeci">union pci_reg_0x0c reg_0x0c</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00138">x86_pci.h:138</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a46173bd845b75467f570afc1372ecf18"><div class="ttname"><a href="structpci__config__bridge.html#a46173bd845b75467f570afc1372ecf18">pci_config_bridge::memory_base</a></div><div class="ttdeci">uint16_t memory_base</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00208">x86_pci.h:208</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_a3f133ea8eeb9c45b0867362c39c34d3c"><div class="ttname"><a href="structpci__config__bridge.html#a3f133ea8eeb9c45b0867362c39c34d3c">pci_config_bridge::bus_secondary</a></div><div class="ttdeci">uint8_t bus_secondary</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00198">x86_pci.h:198</a></div></div>
<div class="ttc" id="unionpci__reg__0x0c_html_adb361ea6de3e3ca1999dec64a2832b0e"><div class="ttname"><a href="unionpci__reg__0x0c.html#adb361ea6de3e3ca1999dec64a2832b0e">pci_reg_0x0c::__attribute__</a></div><div class="ttdeci">__extension__ struct pci_reg_0x0c::@2330 __attribute__((packed))</div></div>
<div class="ttc" id="structpci__config__standard_html_adbbb9e42999931abd4324382cc28544b"><div class="ttname"><a href="structpci__config__standard.html#adbbb9e42999931abd4324382cc28544b">pci_config_standard::reg_0x04</a></div><div class="ttdeci">union pci_reg_0x04 reg_0x04</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00159">x86_pci.h:159</a></div></div>
<div class="ttc" id="unionpci__reg__0x00_html_a18e911137f39a5785b77c26a9432565f"><div class="ttname"><a href="unionpci__reg__0x00.html#a18e911137f39a5785b77c26a9432565f">pci_reg_0x00::packed</a></div><div class="ttdeci">uint32_t packed</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00091">x86_pci.h:91</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a0d415f24892b5efbd431bf22cbe105ea"><div class="ttname"><a href="x86__pci_8h.html#a0d415f24892b5efbd431bf22cbe105ea">x86_pci_read16</a></div><div class="ttdeci">uint16_t x86_pci_read16(unsigned bus, unsigned dev, unsigned fun, unsigned reg)</div><div class="ttdoc">Read a short word from the PCI configuration space. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00067">x86_pci.c:67</a></div></div>
<div class="ttc" id="x86__pci_8h_html_a68b66e960fff0505fe2010369b3ef24f"><div class="ttname"><a href="x86__pci_8h.html#a68b66e960fff0505fe2010369b3ef24f">x86_enumerate_pci_devices</a></div><div class="ttdeci">const struct x86_known_pci_device * x86_enumerate_pci_devices(unsigned *index)</div><div class="ttdoc">Enumerate all PCI devices. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8c_source.html#l00322">x86_pci.c:322</a></div></div>
<div class="ttc" id="structpci__config__bridge_html_ab527f1e989ad416cd21354d4eee276e2"><div class="ttname"><a href="structpci__config__bridge.html#ab527f1e989ad416cd21354d4eee276e2">pci_config_bridge::prefetchable_lower_limit</a></div><div class="ttdeci">uint16_t prefetchable_lower_limit</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00213">x86_pci.h:213</a></div></div>
<div class="ttc" id="structpci__config__standard_html_af0c8fad039519a9dd1b8ceeccc17872a"><div class="ttname"><a href="structpci__config__standard.html#af0c8fad039519a9dd1b8ceeccc17872a">pci_config_standard::reg_0x08</a></div><div class="ttdeci">union pci_reg_0x08 reg_0x08</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00160">x86_pci.h:160</a></div></div>
<div class="ttc" id="structx86__pci__io_html_add9af9569af79ec26dd741fb226b38ba"><div class="ttname"><a href="structx86__pci__io.html#add9af9569af79ec26dd741fb226b38ba">x86_pci_io::ptr</a></div><div class="ttdeci">void * ptr</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00308">x86_pci.h:308</a></div></div>
<div class="ttc" id="structpci__config__standard_html_ab893104c109934ad6bd5b6eed3c694a7"><div class="ttname"><a href="structpci__config__standard.html#ab893104c109934ad6bd5b6eed3c694a7">pci_config_standard::interrupt_pin</a></div><div class="ttdeci">uint8_t interrupt_pin</div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00179">x86_pci.h:179</a></div></div>
<div class="ttc" id="structpci__config__bridge_html"><div class="ttname"><a href="structpci__config__bridge.html">pci_config_bridge</a></div><div class="ttdoc">Layout of the port space for PCI devices with header_type == PCI_HEADER_TYPE_BRIDGE. </div><div class="ttdef"><b>Definition:</b> <a href="x86__pci_8h_source.html#l00187">x86_pci.h:187</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:05 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
