5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (expand4.2.vcd) 2 -o (expand4.2.cdd) 2 -v (expand4.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 expand4.2.v 1 23 1
2 1 0 8 100013 1 21004 0 0 1 16 0 0
2 2 0 8 e000e 1 1008 0 0 32 48 1 0
2 3 0 8 c000c 1 1008 0 0 32 48 3 0
2 4 6 8 c000e 1 1208 2 3 32 18 0 ffffffff fffffffc 0 2 1
2 5 25 8 b0015 1 1104 1 4 4 18 0 f f 0 0 0
2 6 1 8 70007 0 1410 0 0 4 1 a
2 7 35 8 70015 2 6 5 6
1 a 1 5 6000b 1 0 3 0 4 17 f f 0 0 0 0
1 b 2 6 7000b 1 0 0 0 1 17 0 1 0 0 0 0
4 7 8 7 f 7 7 7
3 1 main.$u0 "main.$u0" 0 expand4.2.v 0 21 1
