// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module single_block_AES_encrypt_aes_key_expansion (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w_address0,
        w_ce0,
        w_we0,
        w_d0,
        w_q0,
        w_address1,
        w_ce1,
        w_we1,
        w_d1,
        w_q1
);

parameter    ap_ST_st1_fsm_0 = 18'b1;
parameter    ap_ST_st2_fsm_1 = 18'b10;
parameter    ap_ST_st3_fsm_2 = 18'b100;
parameter    ap_ST_st4_fsm_3 = 18'b1000;
parameter    ap_ST_st5_fsm_4 = 18'b10000;
parameter    ap_ST_st6_fsm_5 = 18'b100000;
parameter    ap_ST_st7_fsm_6 = 18'b1000000;
parameter    ap_ST_st8_fsm_7 = 18'b10000000;
parameter    ap_ST_st9_fsm_8 = 18'b100000000;
parameter    ap_ST_st10_fsm_9 = 18'b1000000000;
parameter    ap_ST_st11_fsm_10 = 18'b10000000000;
parameter    ap_ST_st12_fsm_11 = 18'b100000000000;
parameter    ap_ST_st13_fsm_12 = 18'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 18'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 18'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 18'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 18'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv6_4 = 6'b100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv6_2C = 6'b101100;
parameter    ap_const_lv8_FC = 8'b11111100;
parameter    ap_const_lv8_FD = 8'b11111101;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv8_1B = 8'b11011;
parameter    ap_const_lv8_F0 = 8'b11110000;
parameter    ap_const_lv8_F1 = 8'b11110001;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv8_F2 = 8'b11110010;
parameter    ap_const_lv8_F3 = 8'b11110011;
parameter    ap_const_lv8_3 = 8'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] w_address0;
output   w_ce0;
output   w_we0;
output  [7:0] w_d0;
input  [7:0] w_q0;
output  [7:0] w_address1;
output   w_ce1;
output   w_we1;
output  [7:0] w_d1;
input  [7:0] w_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] w_address0;
reg w_ce0;
reg w_we0;
reg[7:0] w_d0;
reg[7:0] w_address1;
reg w_ce1;
reg w_we1;
reg[7:0] w_d1;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_35;
reg   [3:0] key_address0;
reg    key_ce0;
wire   [7:0] key_q0;
reg   [3:0] key_address1;
reg    key_ce1;
wire   [7:0] key_q1;
wire   [7:0] s_box_address0;
reg    s_box_ce0;
wire   [7:0] s_box_q0;
reg   [1:0] R_address0;
reg    R_ce0;
reg    R_we0;
reg   [7:0] R_d0;
wire   [7:0] R_q0;
reg   [1:0] R_address1;
reg    R_ce1;
wire   [7:0] R_q1;
wire   [2:0] i_7_fu_559_p2;
reg   [2:0] i_7_reg_1144;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_91;
wire   [3:0] tmp_s_fu_569_p3;
reg   [3:0] tmp_s_reg_1149;
wire   [0:0] exitcond1_fu_553_p2;
wire   [63:0] tmp_4_fu_577_p1;
reg   [63:0] tmp_4_reg_1155;
wire   [63:0] tmp_6_fu_588_p1;
reg   [63:0] tmp_6_reg_1165;
wire   [63:0] tmp_8_fu_598_p1;
reg   [63:0] tmp_8_reg_1175;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_114;
wire   [63:0] tmp_2_fu_608_p1;
reg   [63:0] tmp_2_reg_1185;
wire   [7:0] tmp_3_fu_619_p3;
reg   [7:0] tmp_3_reg_1198;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_129;
wire   [0:0] exitcond_fu_613_p2;
reg   [7:0] tmp_52_reg_1222;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_144;
reg   [7:0] tmp_1_reg_1229;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_157;
reg   [7:0] tmp_3_1_reg_1251;
wire   [0:0] tmp_18_fu_673_p2;
reg   [0:0] tmp_18_reg_1257;
wire   [1:0] i_8_fu_685_p2;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_169;
wire   [0:0] write_flag_1_i_fu_718_p2;
wire   [0:0] exitcond_i2_fu_679_p2;
wire   [7:0] w_3_read_assign_3_fu_724_p3;
wire   [7:0] w_3_read_assign_5_fu_740_p3;
wire   [7:0] w_3_read_assign_7_fu_756_p3;
wire   [7:0] tmp_0_1_fu_764_p3;
wire   [2:0] i_9_fu_777_p2;
reg   [2:0] i_9_reg_1297;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_193;
wire   [1:0] tmp_45_fu_783_p1;
reg   [1:0] tmp_45_reg_1302;
wire   [0:0] exitcond_i_fu_771_p2;
wire   [7:0] i_assign_cast1_fu_816_p1;
wire   [0:0] icmp_fu_836_p2;
reg   [0:0] icmp_reg_1322;
wire   [0:0] tmp_19_fu_820_p2;
wire   [7:0] tmp_3_21_fu_871_p3;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_219;
wire   [7:0] tmp_3_4_fu_887_p3;
wire   [7:0] tmp_3_7_fu_903_p3;
wire   [7:0] tmp_3_8_fu_911_p3;
wire   [7:0] i_assign_1_fu_919_p2;
reg   [7:0] i_assign_1_reg_1346;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_234;
wire   [3:0] i_10_fu_947_p2;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_245;
wire   [7:0] p_0_i_24_fu_965_p2;
wire   [0:0] exitcond_i1_fu_941_p2;
wire   [7:0] a_assign_5_fu_991_p3;
wire   [4:0] b_assign_fu_1009_p1;
wire   [7:0] tmp_1_3_fu_1013_p2;
reg   [7:0] tmp_1_3_reg_1377;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_263;
wire   [7:0] tmp_2_3_fu_1019_p2;
reg   [7:0] tmp_2_3_reg_1382;
wire   [7:0] tmp_0_fu_1025_p2;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_274;
wire   [7:0] tmp_3_9_fu_1031_p2;
wire   [5:0] i_11_fu_1057_p2;
reg   [5:0] i_11_reg_1407;
wire   [7:0] tmp_22_fu_1063_p2;
reg   [7:0] tmp_22_reg_1412;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_294;
wire   [7:0] tmp_27_fu_1069_p2;
reg   [7:0] tmp_27_reg_1417;
wire   [7:0] tmp_32_fu_1109_p2;
reg   [7:0] tmp_32_reg_1432;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_309;
wire   [7:0] tmp_37_fu_1115_p2;
reg   [7:0] tmp_37_reg_1437;
reg   [2:0] i_reg_321;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_324;
reg   [5:0] i_1_reg_332;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_333;
reg   [0:0] write_flag_i_reg_344;
reg   [7:0] w_3_read_assign_2_reg_355;
reg   [7:0] tmp_2_1_reg_366;
reg   [7:0] tmp_1_1_reg_376;
reg   [1:0] i_i2_reg_386;
reg   [7:0] a_3_read_assign_reg_397;
reg   [7:0] a_2_read_assign_reg_407;
reg   [7:0] tmp_3_3_reg_418;
reg   [7:0] tmp_3_6_reg_429;
reg   [2:0] i_i_reg_439;
reg   [7:0] a_assign_reg_450;
reg   [7:0] p_0_in_i_reg_463;
reg   [3:0] i_i1_reg_472;
wire   [0:0] icmp1_fu_935_p2;
reg   [7:0] p_i_reg_483;
reg   [4:0] p_i_22_reg_496;
reg   [7:0] p_0_i_reg_507;
reg   [7:0] tmp_1_s_reg_517;
reg   [7:0] tmp_0_s_reg_526;
reg   [7:0] tmp_3_s_reg_535;
reg   [7:0] tmp_2_3_2_reg_544;
wire   [63:0] tmp_11_fu_633_p1;
wire   [63:0] tmp_13_fu_644_p1;
wire   [63:0] tmp_15_fu_654_p1;
wire   [63:0] tmp_17_fu_664_p1;
wire   [63:0] tmp_1_i_fu_801_p1;
wire   [63:0] tmp_21_fu_1042_p1;
wire   [63:0] tmp_26_fu_1052_p1;
wire   [63:0] tmp_31_fu_1080_p1;
wire   [63:0] tmp_36_fu_1090_p1;
wire   [63:0] tmp_24_fu_1095_p1;
wire   [63:0] tmp_29_fu_1104_p1;
wire   [63:0] tmp_34_fu_1126_p1;
wire   [63:0] tmp_39_fu_1136_p1;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_442;
wire   [1:0] tmp_23_fu_565_p1;
wire   [3:0] tmp_5_fu_582_p2;
wire   [3:0] tmp_7_fu_593_p2;
wire   [3:0] tmp_9_fu_603_p2;
wire   [7:0] tmp_10_fu_627_p2;
wire   [7:0] tmp_12_fu_638_p2;
wire   [7:0] tmp_14_fu_649_p2;
wire   [7:0] tmp_16_fu_659_p2;
wire   [1:0] tmp_44_fu_669_p1;
wire   [0:0] sel_tmp_i_fu_691_p2;
wire   [0:0] sel_tmp2_i_fu_704_p2;
wire   [7:0] w_3_read_assign_fu_697_p3;
wire   [7:0] w_3_read_assign_1_fu_710_p3;
wire   [7:0] w_3_read_assign_4_fu_732_p3;
wire   [7:0] w_3_read_assign_6_fu_748_p3;
wire   [1:0] tmp_fu_787_p5;
wire   [7:0] tmp_fu_787_p6;
wire   [3:0] i_assign_fu_806_p4;
wire   [2:0] tmp_46_fu_826_p4;
wire   [0:0] sel_tmp2_fu_852_p2;
wire   [0:0] sel_tmp8_fu_847_p2;
wire   [0:0] sel_tmp_fu_842_p2;
wire   [0:0] or_cond_fu_857_p2;
wire   [7:0] newSel_fu_863_p3;
wire   [7:0] newSel5_fu_879_p3;
wire   [7:0] tmp_3_5_fu_895_p3;
wire   [6:0] tmp_47_fu_925_p4;
wire   [0:0] tmp_48_fu_953_p1;
wire   [7:0] tmp_18_i_fu_957_p3;
wire   [7:0] tmp_49_fu_971_p2;
wire   [0:0] tmp_50_fu_977_p3;
wire   [7:0] a_assign_4_fu_985_p2;
wire   [3:0] tmp_51_fu_999_p4;
wire   [7:0] tmp_20_fu_1037_p2;
wire   [7:0] tmp_25_fu_1047_p2;
wire   [7:0] tmp_30_fu_1075_p2;
wire   [7:0] tmp_35_fu_1085_p2;
wire   [7:0] tmp_28_fu_1099_p2;
wire   [7:0] tmp_33_fu_1121_p2;
wire   [7:0] tmp_38_fu_1131_p2;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
end

single_block_AES_encrypt_aes_key_expansion_key #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
key_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(key_address0),
    .ce0(key_ce0),
    .q0(key_q0),
    .address1(key_address1),
    .ce1(key_ce1),
    .q1(key_q1)
);

single_block_AES_encrypt_aes_key_expansion_s_box #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
s_box_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_box_address0),
    .ce0(s_box_ce0),
    .q0(s_box_q0)
);

single_block_AES_encrypt_aes_key_expansion_R #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
R_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(R_address0),
    .ce0(R_ce0),
    .we0(R_we0),
    .d0(R_d0),
    .q0(R_q0),
    .address1(R_address1),
    .ce1(R_ce1),
    .q1(R_q1)
);

single_block_AES_encrypt_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
single_block_AES_encrypt_mux_4to1_sel2_8_1_U0(
    .din1(tmp_3_6_reg_429),
    .din2(tmp_3_3_reg_418),
    .din3(a_2_read_assign_reg_407),
    .din4(a_3_read_assign_reg_397),
    .din5(tmp_fu_787_p5),
    .dout(tmp_fu_787_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        a_2_read_assign_reg_407 <= tmp_3_4_fu_887_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond_i2_fu_679_p2))) begin
        a_2_read_assign_reg_407 <= tmp_2_1_reg_366;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        a_3_read_assign_reg_397 <= tmp_3_21_fu_871_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond_i2_fu_679_p2))) begin
        a_3_read_assign_reg_397 <= tmp_52_reg_1222;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(1'b0 == exitcond_i1_fu_941_p2))) begin
        a_assign_reg_450 <= p_i_reg_483;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == exitcond_i_fu_771_p2) & (1'b0 == tmp_19_fu_820_p2) & (1'b0 == icmp_fu_836_p2))) begin
        a_assign_reg_450 <= ap_const_lv8_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_553_p2 == 1'b0))) begin
        i_1_reg_332 <= ap_const_lv6_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        i_1_reg_332 <= i_11_reg_1407;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322) & (1'b0 == icmp1_fu_935_p2))) begin
        i_i1_reg_472 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & (1'b0 == exitcond_i1_fu_941_p2))) begin
        i_i1_reg_472 <= i_10_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == tmp_18_fu_673_p2))) begin
        i_i2_reg_386 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond_i2_fu_679_p2))) begin
        i_i2_reg_386 <= i_8_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        i_i_reg_439 <= i_9_reg_1297;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond_i2_fu_679_p2))) begin
        i_i_reg_439 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_reg_321 <= i_7_reg_1144;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_321 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322) & (1'b0 == icmp1_fu_935_p2))) begin
        p_0_i_reg_507 <= a_assign_reg_450;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & (1'b0 == exitcond_i1_fu_941_p2))) begin
        p_0_i_reg_507 <= a_assign_5_fu_991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(1'b0 == exitcond_i1_fu_941_p2))) begin
        p_0_in_i_reg_463 <= i_assign_1_reg_1346;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == exitcond_i_fu_771_p2) & (1'b0 == tmp_19_fu_820_p2) & (1'b0 == icmp_fu_836_p2))) begin
        p_0_in_i_reg_463 <= i_assign_cast1_fu_816_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322) & (1'b0 == icmp1_fu_935_p2))) begin
                p_i_22_reg_496[0] <= 1'b0;
        p_i_22_reg_496[1] <= 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & (1'b0 == exitcond_i1_fu_941_p2))) begin
                p_i_22_reg_496[1 : 0] <= b_assign_fu_1009_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322) & (1'b0 == icmp1_fu_935_p2))) begin
        p_i_reg_483 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & (1'b0 == exitcond_i1_fu_941_p2))) begin
        p_i_reg_483 <= p_0_i_24_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == tmp_18_fu_673_p2))) begin
        tmp_0_s_reg_526 <= tmp_52_reg_1222;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == tmp_18_reg_1257))) begin
        tmp_0_s_reg_526 <= tmp_0_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == tmp_18_fu_673_p2))) begin
        tmp_1_1_reg_376 <= tmp_1_reg_1229;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond_i2_fu_679_p2))) begin
        tmp_1_1_reg_376 <= w_3_read_assign_7_fu_756_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == tmp_18_fu_673_p2))) begin
        tmp_1_s_reg_517 <= tmp_1_reg_1229;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == tmp_18_reg_1257))) begin
        tmp_1_s_reg_517 <= tmp_1_3_reg_1377;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == tmp_18_fu_673_p2))) begin
        tmp_2_1_reg_366 <= w_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond_i2_fu_679_p2))) begin
        tmp_2_1_reg_366 <= w_3_read_assign_5_fu_740_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == tmp_18_fu_673_p2))) begin
        tmp_2_3_2_reg_544 <= w_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == tmp_18_reg_1257))) begin
        tmp_2_3_2_reg_544 <= tmp_2_3_reg_1382;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_3_3_reg_418 <= tmp_3_7_fu_903_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond_i2_fu_679_p2))) begin
        tmp_3_3_reg_418 <= tmp_1_1_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_3_6_reg_429 <= tmp_3_8_fu_911_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond_i2_fu_679_p2))) begin
        tmp_3_6_reg_429 <= tmp_0_1_fu_764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == tmp_18_fu_673_p2))) begin
        tmp_3_s_reg_535 <= w_q1;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == tmp_18_reg_1257))) begin
        tmp_3_s_reg_535 <= tmp_3_9_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == tmp_18_fu_673_p2))) begin
        write_flag_i_reg_344 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond_i2_fu_679_p2))) begin
        write_flag_i_reg_344 <= write_flag_1_i_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        i_11_reg_1407 <= i_11_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_7_reg_1144 <= i_7_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        i_9_reg_1297 <= i_9_fu_777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322))) begin
        i_assign_1_reg_1346 <= i_assign_1_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == exitcond_i_fu_771_p2) & (1'b0 == tmp_19_fu_820_p2))) begin
        icmp_reg_1322 <= icmp_fu_836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_18_reg_1257 <= tmp_18_fu_673_p2;
        tmp_3_1_reg_1251 <= w_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_1_3_reg_1377 <= tmp_1_3_fu_1013_p2;
        tmp_2_3_reg_1382 <= tmp_2_3_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_1_reg_1229 <= w_q1;
        tmp_52_reg_1222 <= w_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tmp_22_reg_1412 <= tmp_22_fu_1063_p2;
        tmp_27_reg_1417 <= tmp_27_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_2_reg_1185[3 : 2] <= tmp_2_fu_608_p1[3 : 2];
        tmp_8_reg_1175[3 : 2] <= tmp_8_fu_598_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        tmp_32_reg_1432 <= tmp_32_fu_1109_p2;
        tmp_37_reg_1437 <= tmp_37_fu_1115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == exitcond_fu_613_p2))) begin
        tmp_3_reg_1198[7 : 2] <= tmp_3_fu_619_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & (1'b0 == exitcond_i_fu_771_p2))) begin
        tmp_45_reg_1302 <= tmp_45_fu_783_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_553_p2 == 1'b0))) begin
        tmp_4_reg_1155[3 : 2] <= tmp_4_fu_577_p1[3 : 2];
        tmp_6_reg_1165[3 : 2] <= tmp_6_fu_588_p1[3 : 2];
        tmp_s_reg_1149[3 : 2] <= tmp_s_fu_569_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond_i2_fu_679_p2))) begin
        w_3_read_assign_2_reg_355 <= w_3_read_assign_3_fu_724_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        R_address0 = ap_const_lv2_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        R_address0 = ap_const_lv2_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        R_address0 = ap_const_lv2_1;
    end else begin
        R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        R_address1 = ap_const_lv2_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        R_address1 = ap_const_lv2_2;
    end else begin
        R_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        R_ce0 = 1'b1;
    end else begin
        R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        R_ce1 = 1'b1;
    end else begin
        R_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        R_d0 = a_assign_reg_450;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        R_d0 = ap_const_lv8_1;
    end else begin
        R_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == exitcond_i_fu_771_p2) & ~(1'b0 == tmp_19_fu_820_p2)) | ((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == icmp_reg_1322) & ~(1'b0 == icmp1_fu_935_p2)))) begin
        R_we0 = 1'b1;
    end else begin
        R_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_fu_613_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_fu_613_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_219) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_234) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_245) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_442) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_263) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_274) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_294) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_309) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_333) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_91) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_114) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_324) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_129) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_144) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_157) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_169) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_193) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        key_address0 = tmp_8_fu_598_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        key_address0 = tmp_4_fu_577_p1;
    end else begin
        key_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        key_address1 = tmp_2_fu_608_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        key_address1 = tmp_6_fu_588_p1;
    end else begin
        key_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        key_ce0 = 1'b1;
    end else begin
        key_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        key_ce1 = 1'b1;
    end else begin
        key_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        s_box_ce0 = 1'b1;
    end else begin
        s_box_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_address0 = tmp_34_fu_1126_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_address0 = tmp_24_fu_1095_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        w_address0 = tmp_8_reg_1175;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        w_address0 = tmp_4_reg_1155;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        w_address0 = tmp_31_fu_1080_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        w_address0 = tmp_21_fu_1042_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        w_address0 = tmp_15_fu_654_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        w_address0 = tmp_11_fu_633_p1;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_address1 = tmp_39_fu_1136_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_address1 = tmp_29_fu_1104_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        w_address1 = tmp_2_reg_1185;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        w_address1 = tmp_6_reg_1165;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        w_address1 = tmp_36_fu_1090_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        w_address1 = tmp_26_fu_1052_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        w_address1 = tmp_17_fu_664_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        w_address1 = tmp_13_fu_644_p1;
    end else begin
        w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        w_ce0 = 1'b1;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        w_ce1 = 1'b1;
    end else begin
        w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_d0 = tmp_32_reg_1432;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_d0 = tmp_22_reg_1412;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        w_d0 = key_q0;
    end else begin
        w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_d1 = tmp_37_reg_1437;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_d1 = tmp_27_reg_1417;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        w_d1 = key_q1;
    end else begin
        w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        w_we0 = 1'b1;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        w_we1 = 1'b1;
    end else begin
        w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(exitcond1_fu_553_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == exitcond_fu_613_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            if ((1'b0 == tmp_18_fu_673_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == exitcond_i2_fu_679_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            if ((~(1'b0 == exitcond_i_fu_771_p2) & ~(1'b0 == tmp_19_fu_820_p2))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if ((~(1'b0 == exitcond_i_fu_771_p2) & (1'b0 == tmp_19_fu_820_p2))) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st11_fsm_10 : begin
            if ((~(1'b0 == icmp1_fu_935_p2) | ~(1'b0 == icmp_reg_1322))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : begin
            if ((1'b0 == exitcond_i1_fu_941_p2)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_assign_4_fu_985_p2 = (tmp_49_fu_971_p2 ^ ap_const_lv8_1B);

assign a_assign_5_fu_991_p3 = ((tmp_50_fu_977_p3[0:0] === 1'b1) ? a_assign_4_fu_985_p2 : tmp_49_fu_971_p2);

always @ (*) begin
    ap_sig_114 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_129 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_144 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_157 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_169 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_193 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_219 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_234 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_245 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_263 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_274 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_294 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_309 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_324 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_333 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_35 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_442 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_91 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign b_assign_fu_1009_p1 = tmp_51_fu_999_p4;

assign exitcond1_fu_553_p2 = ((i_reg_321 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_fu_613_p2 = ((i_1_reg_332 == ap_const_lv6_2C) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_941_p2 = ((i_i1_reg_472 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_679_p2 = ((i_i2_reg_386 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign exitcond_i_fu_771_p2 = ((i_i_reg_439 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign i_10_fu_947_p2 = (i_i1_reg_472 + ap_const_lv4_1);

assign i_11_fu_1057_p2 = (i_1_reg_332 + ap_const_lv6_1);

assign i_7_fu_559_p2 = (i_reg_321 + ap_const_lv3_1);

assign i_8_fu_685_p2 = (i_i2_reg_386 + ap_const_lv2_1);

assign i_9_fu_777_p2 = (i_i_reg_439 + ap_const_lv3_1);

assign i_assign_1_fu_919_p2 = ($signed(p_0_in_i_reg_463) + $signed(ap_const_lv8_FF));

assign i_assign_cast1_fu_816_p1 = i_assign_fu_806_p4;

assign i_assign_fu_806_p4 = {{i_1_reg_332[ap_const_lv32_5 : ap_const_lv32_2]}};

assign icmp1_fu_935_p2 = ((tmp_47_fu_925_p4 == ap_const_lv7_0) ? 1'b1 : 1'b0);

assign icmp_fu_836_p2 = ((tmp_46_fu_826_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign newSel5_fu_879_p3 = ((sel_tmp_fu_842_p2[0:0] === 1'b1) ? s_box_q0 : a_2_read_assign_reg_407);

assign newSel_fu_863_p3 = ((sel_tmp_fu_842_p2[0:0] === 1'b1) ? a_3_read_assign_reg_397 : s_box_q0);

assign or_cond_fu_857_p2 = (sel_tmp2_fu_852_p2 | sel_tmp8_fu_847_p2);

assign p_0_i_24_fu_965_p2 = (tmp_18_i_fu_957_p3 ^ p_i_reg_483);

assign s_box_address0 = tmp_1_i_fu_801_p1;

assign sel_tmp2_fu_852_p2 = ((tmp_45_reg_1302 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp2_i_fu_704_p2 = ((i_i2_reg_386 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_847_p2 = ((tmp_45_reg_1302 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp_fu_842_p2 = ((tmp_45_reg_1302 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_691_p2 = ((i_i2_reg_386 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign tmp_0_1_fu_764_p3 = ((write_flag_i_reg_344[0:0] === 1'b1) ? w_3_read_assign_2_reg_355 : tmp_52_reg_1222);

assign tmp_0_fu_1025_p2 = (R_q1 ^ tmp_3_6_reg_429);

assign tmp_10_fu_627_p2 = ($signed(ap_const_lv8_FC) + $signed(tmp_3_fu_619_p3));

assign tmp_11_fu_633_p1 = tmp_10_fu_627_p2;

assign tmp_12_fu_638_p2 = ($signed(ap_const_lv8_FD) + $signed(tmp_3_fu_619_p3));

assign tmp_13_fu_644_p1 = tmp_12_fu_638_p2;

assign tmp_14_fu_649_p2 = ($signed(ap_const_lv8_FE) + $signed(tmp_3_reg_1198));

assign tmp_15_fu_654_p1 = tmp_14_fu_649_p2;

assign tmp_16_fu_659_p2 = ($signed(ap_const_lv8_FF) + $signed(tmp_3_reg_1198));

assign tmp_17_fu_664_p1 = tmp_16_fu_659_p2;

assign tmp_18_fu_673_p2 = ((tmp_44_fu_669_p1 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_18_i_fu_957_p3 = ((tmp_48_fu_953_p1[0:0] === 1'b1) ? p_0_i_reg_507 : ap_const_lv8_0);

assign tmp_19_fu_820_p2 = ((i_assign_fu_806_p4 == ap_const_lv4_1) ? 1'b1 : 1'b0);

assign tmp_1_3_fu_1013_p2 = (R_q0 ^ tmp_3_3_reg_418);

assign tmp_1_i_fu_801_p1 = tmp_fu_787_p6;

assign tmp_20_fu_1037_p2 = ($signed(tmp_3_reg_1198) + $signed(ap_const_lv8_F0));

assign tmp_21_fu_1042_p1 = tmp_20_fu_1037_p2;

assign tmp_22_fu_1063_p2 = (w_q0 ^ tmp_0_s_reg_526);

assign tmp_23_fu_565_p1 = i_reg_321[1:0];

assign tmp_24_fu_1095_p1 = tmp_3_reg_1198;

assign tmp_25_fu_1047_p2 = ($signed(tmp_3_reg_1198) + $signed(ap_const_lv8_F1));

assign tmp_26_fu_1052_p1 = tmp_25_fu_1047_p2;

assign tmp_27_fu_1069_p2 = (w_q1 ^ tmp_1_s_reg_517);

assign tmp_28_fu_1099_p2 = (tmp_3_reg_1198 | ap_const_lv8_1);

assign tmp_29_fu_1104_p1 = tmp_28_fu_1099_p2;

assign tmp_2_3_fu_1019_p2 = (R_q1 ^ a_2_read_assign_reg_407);

assign tmp_2_fu_608_p1 = tmp_9_fu_603_p2;

assign tmp_30_fu_1075_p2 = ($signed(tmp_3_reg_1198) + $signed(ap_const_lv8_F2));

assign tmp_31_fu_1080_p1 = tmp_30_fu_1075_p2;

assign tmp_32_fu_1109_p2 = (w_q0 ^ tmp_2_3_2_reg_544);

assign tmp_33_fu_1121_p2 = (tmp_3_reg_1198 | ap_const_lv8_2);

assign tmp_34_fu_1126_p1 = tmp_33_fu_1121_p2;

assign tmp_35_fu_1085_p2 = ($signed(tmp_3_reg_1198) + $signed(ap_const_lv8_F3));

assign tmp_36_fu_1090_p1 = tmp_35_fu_1085_p2;

assign tmp_37_fu_1115_p2 = (w_q1 ^ tmp_3_s_reg_535);

assign tmp_38_fu_1131_p2 = (tmp_3_reg_1198 | ap_const_lv8_3);

assign tmp_39_fu_1136_p1 = tmp_38_fu_1131_p2;

assign tmp_3_21_fu_871_p3 = ((or_cond_fu_857_p2[0:0] === 1'b1) ? a_3_read_assign_reg_397 : newSel_fu_863_p3);

assign tmp_3_4_fu_887_p3 = ((or_cond_fu_857_p2[0:0] === 1'b1) ? a_2_read_assign_reg_407 : newSel5_fu_879_p3);

assign tmp_3_5_fu_895_p3 = ((sel_tmp8_fu_847_p2[0:0] === 1'b1) ? s_box_q0 : tmp_3_3_reg_418);

assign tmp_3_7_fu_903_p3 = ((sel_tmp2_fu_852_p2[0:0] === 1'b1) ? tmp_3_3_reg_418 : tmp_3_5_fu_895_p3);

assign tmp_3_8_fu_911_p3 = ((sel_tmp2_fu_852_p2[0:0] === 1'b1) ? s_box_q0 : tmp_3_6_reg_429);

assign tmp_3_9_fu_1031_p2 = (R_q0 ^ a_3_read_assign_reg_397);

assign tmp_3_fu_619_p3 = {{i_1_reg_332}, {ap_const_lv2_0}};

assign tmp_44_fu_669_p1 = i_1_reg_332[1:0];

assign tmp_45_fu_783_p1 = i_i_reg_439[1:0];

assign tmp_46_fu_826_p4 = {{i_1_reg_332[ap_const_lv32_5 : ap_const_lv32_3]}};

assign tmp_47_fu_925_p4 = {{i_assign_1_fu_919_p2[ap_const_lv32_7 : ap_const_lv32_1]}};

assign tmp_48_fu_953_p1 = p_i_22_reg_496[0:0];

assign tmp_49_fu_971_p2 = p_0_i_reg_507 << ap_const_lv8_1;

assign tmp_4_fu_577_p1 = tmp_s_fu_569_p3;

assign tmp_50_fu_977_p3 = p_0_i_reg_507[ap_const_lv32_7];

assign tmp_51_fu_999_p4 = {{p_i_22_reg_496[ap_const_lv32_4 : ap_const_lv32_1]}};

assign tmp_5_fu_582_p2 = (tmp_s_fu_569_p3 | ap_const_lv4_1);

assign tmp_6_fu_588_p1 = tmp_5_fu_582_p2;

assign tmp_7_fu_593_p2 = (tmp_s_reg_1149 | ap_const_lv4_2);

assign tmp_8_fu_598_p1 = tmp_7_fu_593_p2;

assign tmp_9_fu_603_p2 = (tmp_s_reg_1149 | ap_const_lv4_3);

assign tmp_fu_787_p5 = i_i_reg_439[1:0];

assign tmp_s_fu_569_p3 = {{tmp_23_fu_565_p1}, {ap_const_lv2_0}};

assign w_3_read_assign_1_fu_710_p3 = ((sel_tmp2_i_fu_704_p2[0:0] === 1'b1) ? tmp_1_1_reg_376 : w_3_read_assign_fu_697_p3);

assign w_3_read_assign_3_fu_724_p3 = ((sel_tmp2_i_fu_704_p2[0:0] === 1'b1) ? tmp_1_1_reg_376 : w_3_read_assign_2_reg_355);

assign w_3_read_assign_4_fu_732_p3 = ((sel_tmp_i_fu_691_p2[0:0] === 1'b1) ? tmp_2_1_reg_366 : w_3_read_assign_1_fu_710_p3);

assign w_3_read_assign_5_fu_740_p3 = ((sel_tmp2_i_fu_704_p2[0:0] === 1'b1) ? tmp_2_1_reg_366 : w_3_read_assign_4_fu_732_p3);

assign w_3_read_assign_6_fu_748_p3 = ((sel_tmp_i_fu_691_p2[0:0] === 1'b1) ? w_3_read_assign_1_fu_710_p3 : tmp_1_1_reg_376);

assign w_3_read_assign_7_fu_756_p3 = ((sel_tmp2_i_fu_704_p2[0:0] === 1'b1) ? tmp_1_1_reg_376 : w_3_read_assign_6_fu_748_p3);

assign w_3_read_assign_fu_697_p3 = ((sel_tmp_i_fu_691_p2[0:0] === 1'b1) ? tmp_2_1_reg_366 : tmp_3_1_reg_1251);

assign write_flag_1_i_fu_718_p2 = (sel_tmp2_i_fu_704_p2 | write_flag_i_reg_344);

always @ (posedge ap_clk) begin
    tmp_s_reg_1149[1:0] <= 2'b00;
    tmp_4_reg_1155[1:0] <= 2'b00;
    tmp_4_reg_1155[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_6_reg_1165[1:0] <= 2'b01;
    tmp_6_reg_1165[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_8_reg_1175[1:0] <= 2'b10;
    tmp_8_reg_1175[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_2_reg_1185[1:0] <= 2'b11;
    tmp_2_reg_1185[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_3_reg_1198[1:0] <= 2'b00;
    p_i_22_reg_496[4:2] <= 3'b000;
end

endmodule //single_block_AES_encrypt_aes_key_expansion
