Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-4OJJTR2
Date:        Sat Mar 19 22:47:19 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch shiftLR00_shiftLR0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Sat Mar 19 22:47:20 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: shiftLR0 in foreground

Running proj_1|shiftLR0

Running Flow: compile (Compile) on proj_1|shiftLR0
# Sat Mar 19 22:47:20 2022

Running Flow: compile_flow (Compile Process) on proj_1|shiftLR0
# Sat Mar 19 22:47:20 2022

Running: compiler (Compile Input) on proj_1|shiftLR0
# Sat Mar 19 22:47:20 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_comp.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs

compiler completed
# Sat Mar 19 22:47:23 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftLR0
# Sat Mar 19 22:47:23 2022

multi_srs_gen completed
# Sat Mar 19 22:47:24 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_mult.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Compile Process on proj_1|shiftLR0

Running: premap (Premap) on proj_1|shiftLR0
# Sat Mar 19 22:47:24 2022

premap completed with warnings
# Sat Mar 19 22:47:26 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|shiftLR0

Running Flow: map (Map) on proj_1|shiftLR0
# Sat Mar 19 22:47:26 2022

Running: fpga_mapper (Map & Optimize) on proj_1|shiftLR0
# Sat Mar 19 22:47:26 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_m.srm to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srm

fpga_mapper completed with warnings
# Sat Mar 19 22:47:34 2022

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on proj_1|shiftLR0
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Logic Synthesis on proj_1|shiftLR0
TCL script complete: "shiftLR00_shiftLR0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\braya\Downloads\06-proyectDiamond-1erParc\12-shiftLR00\shiftLR0\proj_1.prj
batch mode default:no
