module logic_gate(input a,b, output and_g,or_g,not_g,nand_g,nor_g,xor_g,xnor_g);
assign and_g = a&b;
assign or_g = a|b;
assign not_g = ~a;
assign nand_g = ~(a&b);
assign nor_g = ~(a|b);
assign xor_g = a^b;
assign xnor_g = ~(a^b);
endmodule
