INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/100days/Day01/Behavioural_Modeling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_assign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/100days/Day01/Behavioural_Modeling_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/100days/Day01/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
