{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715848485234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715848485234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:34:45 2024 " "Processing started: Thu May 16 15:34:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715848485234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715848485234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off speed_module -c speed_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715848485234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715848486045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/da/da1/verilog/uart_interface/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/da/da1/verilog/uart_interface/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed.v 1 1 " "Found 1 design units, including 1 entities, in source file speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed " "Found entity 1: speed" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_tb " "Found entity 1: speed_tb" {  } { { "speed_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file location_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 location_mem " "Found entity 1: location_mem" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_mem " "Found entity 1: speed_mem" {  } { { "speed_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486080 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "speed_module.v(83) " "Verilog HDL Module Instantiation warning at speed_module.v(83): ignored dangling comma in List of Port Connections" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1715848486081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module " "Found entity 1: speed_module" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module_tb " "Found entity 1: speed_module_tb" {  } { { "speed_module_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848486089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848486089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s speed.v(238) " "Verilog HDL Implicit Net warning at speed.v(238): created implicit net for \"s\"" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_data speed_module.v(73) " "Verilog HDL Implicit Net warning at speed_module.v(73): created implicit net for \"id_data\"" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(11) " "Verilog HDL Parameter Declaration warning at uart_rx.v(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "speed_module speed_module.v(16) " "Verilog HDL Parameter Declaration warning at speed_module.v(16): Parameter Declaration in module \"speed_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1715848486091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715848486132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart\"" {  } { { "top.v" "uart" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486135 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486135 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (3)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486135 "|top|uart_rx:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(84) " "Verilog HDL assignment warning at uart_rx.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../uart_interface/uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486135 "|top|uart_rx:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_module speed_module:speed " "Elaborating entity \"speed_module\" for hierarchy \"speed_module:speed\"" {  } { { "top.v" "speed" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed speed_module:speed\|speed:inst_speed " "Elaborating entity \"speed\" for hierarchy \"speed_module:speed\|speed:inst_speed\"" {  } { { "speed_module.v" "inst_speed" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s speed.v(238) " "Verilog HDL or VHDL warning at speed.v(238): object \"s\" assigned a value but never read" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715848486139 "|top|speed_module:speed|speed:inst_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 speed.v(110) " "Verilog HDL assignment warning at speed.v(110): truncated value with size 32 to match size of target (9)" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486140 "|top|speed_module:speed|speed:inst_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 speed.v(238) " "Verilog HDL assignment warning at speed.v(238): truncated value with size 3 to match size of target (1)" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486142 "|top|speed_module:speed|speed:inst_speed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "location_mem speed_module:speed\|location_mem:inst_location_mem " "Elaborating entity \"location_mem\" for hierarchy \"speed_module:speed\|location_mem:inst_location_mem\"" {  } { { "speed_module.v" "inst_location_mem" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486163 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i location_mem.v(20) " "Verilog HDL Always Construct warning at location_mem.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715848486182 "|top|speed_module:speed|location_mem:inst_location_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_mem speed_module:speed\|speed_mem:inst_speed_mem " "Elaborating entity \"speed_mem\" for hierarchy \"speed_module:speed\|speed_mem:inst_speed_mem\"" {  } { { "speed_module.v" "inst_speed_mem" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486184 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i speed_mem.v(23) " "Verilog HDL Always Construct warning at speed_mem.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_mem.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715848486192 "|top|speed_module:speed|speed_mem:inst_speed_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "top.v" "lcd" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486194 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_data1 lcd.v(157) " "Verilog HDL Always Construct warning at lcd.v(157): inferring latch(es) for variable \"prev_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_data2 lcd.v(157) " "Verilog HDL Always Construct warning at lcd.v(157): inferring latch(es) for variable \"prev_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[0\] lcd.v(157) " "Inferred latch for \"prev_data2\[0\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[1\] lcd.v(157) " "Inferred latch for \"prev_data2\[1\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[2\] lcd.v(157) " "Inferred latch for \"prev_data2\[2\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[3\] lcd.v(157) " "Inferred latch for \"prev_data2\[3\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[4\] lcd.v(157) " "Inferred latch for \"prev_data2\[4\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[5\] lcd.v(157) " "Inferred latch for \"prev_data2\[5\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[6\] lcd.v(157) " "Inferred latch for \"prev_data2\[6\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data2\[7\] lcd.v(157) " "Inferred latch for \"prev_data2\[7\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[0\] lcd.v(157) " "Inferred latch for \"prev_data1\[0\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[1\] lcd.v(157) " "Inferred latch for \"prev_data1\[1\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[2\] lcd.v(157) " "Inferred latch for \"prev_data1\[2\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[3\] lcd.v(157) " "Inferred latch for \"prev_data1\[3\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[4\] lcd.v(157) " "Inferred latch for \"prev_data1\[4\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[5\] lcd.v(157) " "Inferred latch for \"prev_data1\[5\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[6\] lcd.v(157) " "Inferred latch for \"prev_data1\[6\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_data1\[7\] lcd.v(157) " "Inferred latch for \"prev_data1\[7\]\" at lcd.v(157)" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715848486195 "|top|lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display lcd:lcd\|number_display:number0 " "Elaborating entity \"number_display\" for hierarchy \"lcd:lcd\|number_display:number0\"" {  } { { "lcd.v" "number0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848486196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(15) " "Verilog HDL assignment warning at number_display.v(15): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(32) " "Verilog HDL assignment warning at number_display.v(32): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(49) " "Verilog HDL assignment warning at number_display.v(49): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(66) " "Verilog HDL assignment warning at number_display.v(66): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(83) " "Verilog HDL assignment warning at number_display.v(83): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 number_display.v(100) " "Verilog HDL assignment warning at number_display.v(100): truncated value with size 32 to match size of target (4)" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715848486197 "|lcd|number_display:number"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod3\"" {  } { { "number_display.v" "Mod3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod2\"" {  } { { "number_display.v" "Mod2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div3\"" {  } { { "number_display.v" "Div3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div2\"" {  } { { "number_display.v" "Div2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div0\"" {  } { { "number_display.v" "Div0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod0\"" {  } { { "number_display.v" "Mod0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div1\"" {  } { { "number_display.v" "Div1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod1\"" {  } { { "number_display.v" "Mod1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div0\"" {  } { { "number_display.v" "Div0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod3\"" {  } { { "number_display.v" "Mod3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Mod2\"" {  } { { "number_display.v" "Mod2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div3\"" {  } { { "number_display.v" "Div3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod0\"" {  } { { "number_display.v" "Mod0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Div1\"" {  } { { "number_display.v" "Div1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number0\|Div2\"" {  } { { "number_display.v" "Div2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd:lcd\|number_display:number1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd:lcd\|number_display:number1\|Mod1\"" {  } { { "number_display.v" "Mod1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490724 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1715848490724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Mod3\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Mod3 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490750 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715848490750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Mod2\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Mod2 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490898 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715848490898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848490957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848490957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Div3\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848490965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Div3 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848490966 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715848490966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848491005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848491005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848491014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848491014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848491025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848491025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd:lcd\|number_display:number1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcd:lcd\|number_display:number1\|lpm_divide:Div2\"" {  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848491033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd:lcd\|number_display:number1\|lpm_divide:Div2 " "Instantiated megafunction \"lcd:lcd\|number_display:number1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848491033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848491033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848491033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715848491033 ""}  } { { "number_display.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/number_display.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715848491033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715848491072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715848491072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715848491615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715848493463 "|top|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715848493463 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715848493463 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715848497072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715848497766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715848497766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8958 " "Implemented 8958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715848498221 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715848498221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8943 " "Implemented 8943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715848498221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715848498221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715848498258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:34:58 2024 " "Processing ended: Thu May 16 15:34:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715848498258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715848498258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715848498258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715848498258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715848499148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715848499148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:34:58 2024 " "Processing started: Thu May 16 15:34:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715848499148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715848499148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off speed_module -c speed_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715848499149 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715848499208 ""}
{ "Info" "0" "" "Project  = speed_module" {  } {  } 0 0 "Project  = speed_module" 0 0 "Fitter" 0 0 1715848499209 ""}
{ "Info" "0" "" "Revision = speed_module" {  } {  } 0 0 "Revision = speed_module" 0 0 "Fitter" 0 0 1715848499209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715848499523 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "speed_module EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"speed_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715848499561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715848499576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715848499577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715848499674 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715848499681 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715848500065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715848500065 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715848500065 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 13167 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715848500075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 13168 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715848500075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 13169 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715848500075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715848500075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1715848500629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "speed_module.sdc " "Synopsys Design Constraints File file not found: 'speed_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715848500639 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715848500639 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715848500706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715848500987 ""}  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 6 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715848500987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:lcd\|state_c.IDLE  " "Automatically promoted node lcd:lcd\|state_c.IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[0\] " "Destination node lcd:lcd\|cnt_15ms\[0\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[1\] " "Destination node lcd:lcd\|cnt_15ms\[1\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[2\] " "Destination node lcd:lcd\|cnt_15ms\[2\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[3\] " "Destination node lcd:lcd\|cnt_15ms\[3\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[4\] " "Destination node lcd:lcd\|cnt_15ms\[4\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[5\] " "Destination node lcd:lcd\|cnt_15ms\[5\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[6\] " "Destination node lcd:lcd\|cnt_15ms\[6\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[7\] " "Destination node lcd:lcd\|cnt_15ms\[7\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[8\] " "Destination node lcd:lcd\|cnt_15ms\[8\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[9\] " "Destination node lcd:lcd\|cnt_15ms\[9\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715848500988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1715848500988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715848500988 ""}  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 17 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|state_c.IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715848500988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715848501487 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715848501493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715848501493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715848501500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715848501509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715848501515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715848501516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715848501521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715848501765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715848501773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715848501773 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[0\] " "Node \"i_rdaddr_speed\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[1\] " "Node \"i_rdaddr_speed\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[2\] " "Node \"i_rdaddr_speed\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[3\] " "Node \"i_rdaddr_speed\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[4\] " "Node \"i_rdaddr_speed\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[5\] " "Node \"i_rdaddr_speed\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[6\] " "Node \"i_rdaddr_speed\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[7\] " "Node \"i_rdaddr_speed\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715848501844 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715848501844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715848501845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715848502633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715848504258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715848504296 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715848513214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715848513214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715848513902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715848519644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715848519644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715848530488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715848530493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715848530493 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.89 " "Total time spent on timing analysis during the Fitter is 3.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715848530662 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715848530675 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715848530778 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1715848530778 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715848531138 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715848531453 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715848531928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715848532344 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715848532545 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1715848532546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UIT/DA/DA1/verilog/Speed_module/output_files/speed_module.fit.smsg " "Generated suppressed messages file D:/Study/UIT/DA/DA1/verilog/Speed_module/output_files/speed_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715848533025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5907 " "Peak virtual memory: 5907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715848534195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:35:34 2024 " "Processing ended: Thu May 16 15:35:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715848534195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715848534195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715848534195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715848534195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715848534978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715848534978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:35:34 2024 " "Processing started: Thu May 16 15:35:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715848534978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715848534978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off speed_module -c speed_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715848534978 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715848536122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715848536161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715848536544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:35:36 2024 " "Processing ended: Thu May 16 15:35:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715848536544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715848536544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715848536544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715848536544 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715848537209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715848537508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715848537509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:35:37 2024 " "Processing started: Thu May 16 15:35:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715848537509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715848537509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta speed_module -c speed_module " "Command: quartus_sta speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715848537509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715848537574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715848537807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715848537830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715848537830 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1715848538164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "speed_module.sdc " "Synopsys Design Constraints File file not found: 'speed_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715848538230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715848538231 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538253 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd:lcd\|state_c.IDLE lcd:lcd\|state_c.IDLE " "create_clock -period 1.000 -name lcd:lcd\|state_c.IDLE lcd:lcd\|state_c.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538253 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538253 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715848538300 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1715848538310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715848538406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.689 " "Worst-case setup slack is -13.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.689    -24856.274 clk  " "  -13.689    -24856.274 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545       -30.442 lcd:lcd\|state_c.IDLE  " "   -3.545       -30.442 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.517 " "Worst-case hold slack is -2.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517       -27.064 clk  " "   -2.517       -27.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777         0.000 lcd:lcd\|state_c.IDLE  " "    0.777         0.000 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715848538437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715848538439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -4418.380 clk  " "   -1.380     -4418.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lcd:lcd\|state_c.IDLE  " "    0.500         0.000 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538442 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715848538715 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1715848538716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715848538916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.334 " "Worst-case setup slack is -5.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.334     -9586.884 clk  " "   -5.334     -9586.884 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167        -6.847 lcd:lcd\|state_c.IDLE  " "   -1.167        -6.847 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.564 " "Worst-case hold slack is -1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564       -22.803 clk  " "   -1.564       -22.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514         0.000 lcd:lcd\|state_c.IDLE  " "    0.514         0.000 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715848538949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715848538952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -4418.380 clk  " "   -1.380     -4418.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lcd:lcd\|state_c.IDLE  " "    0.500         0.000 lcd:lcd\|state_c.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715848538957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715848538957 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715848539176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715848539579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715848539584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715848539727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:35:39 2024 " "Processing ended: Thu May 16 15:35:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715848539727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715848539727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715848539727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715848539727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715848540558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715848540558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:35:40 2024 " "Processing started: Thu May 16 15:35:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715848540558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715848540558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off speed_module -c speed_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off speed_module -c speed_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715848540558 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "speed_module.vho\", \"speed_module_fast.vho speed_module_vhd.sdo speed_module_vhd_fast.sdo D:/Study/UIT/DA/DA1/verilog/Speed_module/simulation/modelsim/ simulation " "Generated files \"speed_module.vho\", \"speed_module_fast.vho\", \"speed_module_vhd.sdo\" and \"speed_module_vhd_fast.sdo\" in directory \"D:/Study/UIT/DA/DA1/verilog/Speed_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1715848543384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715848543509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:35:43 2024 " "Processing ended: Thu May 16 15:35:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715848543509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715848543509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715848543509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715848543509 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715848544105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715849025258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715849025258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:43:45 2024 " "Processing started: Thu May 16 15:43:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715849025258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715849025258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp speed_module -c speed_module --netlist_type=sgate " "Command: quartus_rpp speed_module -c speed_module --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715849025258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4481 " "Peak virtual memory: 4481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715849026262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:43:46 2024 " "Processing ended: Thu May 16 15:43:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715849026262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715849026262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715849026262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715849026262 ""}
