#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  7 09:40:26 2019
# Process ID: 20218
# Current directory: /media/psf/raid/simon/src/verilog/xls
# Command line: vivado xls.xpr
# Log file: /media/psf/raid/simon/src/verilog/xls/vivado.log
# Journal file: /media/psf/raid/simon/src/verilog/xls/vivado.jou
#-----------------------------------------------------------
start_gui
open_project xls.xpr
update_compile_order -fileset sources_1
create_peripheral user.org user xlio 1.0 -dir /media/psf/raid/simon/src/verilog/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:xlio:1.0]
set_property VALUE 64 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:xlio:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:xlio:1.0]
write_peripheral [ipx::find_open_core user.org:user:xlio:1.0]
set_property  ip_repo_paths  /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_xlio_v1_0 -directory /media/psf/raid/simon/src/verilog/ip_repo /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/component.xml
update_compile_order -fileset sources_1
close_project
create_peripheral user.org user xlio 1.0 -dir /media/psf/raid/simon/src/verilog/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core user.org:user:xlio:1.0]
set_property VALUE 128 [ipx::get_bus_parameters WIZ_MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:xlio:1.0]]]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design -force [ipx::find_open_core user.org:user:xlio:1.0]
write_peripheral [ipx::find_open_core user.org:user:xlio:1.0]
set_property  ip_repo_paths  {/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0 /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_xlio_v1_0 -directory /media/psf/raid/simon/src/verilog/ip_repo /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/component.xml
update_compile_order -fileset sources_1
close_project
