window.SIDEBAR_ITEMS = {"fn":[["configure_translation_registers","Configures paging for Theseus."],["disable_mmu","Disable the MMU using aarch64 registers"],["enable_mmu","Enable the MMU using aarch64 registers"],["find_section_memory_bounds","Finds the addresses in memory of the main kernel sections, as specified by the given boot information. "],["get_p4","Returns the current top-level page table address."],["set_as_active_page_table_root","Sets the given `page_table` as active by updating the TTBR0 register."],["tlb_flush_by_theseus_asid","Flushes all TLB entries with Theseus’ ASID (=0)."],["tlb_flush_virt_addr","Flushes the specific virtual address in TLB."]],"struct":[["AggregatedSectionMemoryBounds","The address bounds and flags of the initial kernel sections that need mapping. "],["SectionMemoryBounds","The address bounds and mapping flags of a section’s memory region."]]};