Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\my_design\de1soc-soc-example\hw\soc_system.qsys --synthesis=VERILOG --output-directory=C:\my_design\de1soc-soc-example\hw\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0001_button_pio_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0002_dipsw_pio_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0003_led_pio_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0003_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/mfischer/AppData/Local/Temp/alt6773_7308944192690005532.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/my_design/de1soc-soc-example/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 35 modules, 93 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
