{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704663231587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704663231587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 14:33:51 2024 " "Processing started: Sun Jan 07 14:33:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704663231587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663231587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generic_rca -c generic_rca " "Command: quartus_map --read_settings_files=on --write_settings_files=off generic_rca -c generic_rca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663231587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704663231946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704663231946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrtan/desktop/tanveer_test/ripple_carry_adder/ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mrtan/desktop/tanveer_test/ripple_carry_adder/ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-struct " "Found design unit 1: ripple_carry_adder-struct" {  } { { "../ripple_carry_adder/ripple_carry_adder.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/ripple_carry_adder/ripple_carry_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "../ripple_carry_adder/ripple_carry_adder.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/ripple_carry_adder/ripple_carry_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663239634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrtan/desktop/tanveer_test/internalsignals/signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mrtan/desktop/tanveer_test/internalsignals/signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behv " "Found design unit 1: fulladder-behv" {  } { { "../internalsignals/signals.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/internalsignals/signals.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../internalsignals/signals.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/internalsignals/signals.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663239634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_rca-struct " "Found design unit 1: generic_rca-struct" {  } { { "generic_rca.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/generic_ripple_carry_adder/generic_rca.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_rca " "Found entity 1: generic_rca" {  } { { "generic_rca.vhd" "" { Text "C:/Users/mrtan/Desktop/Tanveer_test/generic_ripple_carry_adder/generic_rca.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704663239634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663239634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generic_rca " "Elaborating entity \"generic_rca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704663239665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:\\Adders:0:ADD1 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:\\Adders:0:ADD1\"" {  } { { "generic_rca.vhd" "\\Adders:0:ADD1" { Text "C:/Users/mrtan/Desktop/Tanveer_test/generic_ripple_carry_adder/generic_rca.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704663239680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704663239852 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704663239852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704663239852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704663239852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704663239884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 14:33:59 2024 " "Processing ended: Sun Jan 07 14:33:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704663239884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704663239884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704663239884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704663239884 ""}
