RESET_SIMPLE: y => no
      Direct dependencies: RESET_CONTROLLER [=y]
      Reverse dependencies: CLK_BCM2711_DVP [=y] && (ARCH_BCM2835 || COMPILE_TEST [=y]) && COMMON_CLK [=y] || CLK_SIFIVE_PRCI [=n] && COMMON_CLK [=y] && CLK_SIFIVE [=y] || RESET_SOCFPGA [=y] && RESET_CONTROLLER [=y] || RESET_SUNXI [=n] && RESET_CONTROLLER [=y] || RESET_UNIPHIER_GLUE [=n] && RESET_CONTROLLER [=y] && (ARCH_UNIPHIER || COMPILE_TEST [=y]) && OF [=y]

SND_SOC_FSL_SAI: y => no
      Direct dependencies: SOUND [=y] && !UML && SND [=y] && SND_SOC [=y]
      Reverse dependencies: SND_SOC_FSL_ASOC_CARD [=n] && SOUND [=y] && !UML && SND [=y] && SND_SOC [=y] && SND_IMX_SOC [=y] && OF [=y] && I2C [=y] && (SND_AC97_CODEC [=n] || SND_AC97_CODEC [=n]=n) || SND_SOC_IMX_AUDMIX [=n] && SOUND [=y] && !UML && SND [=y] && SND_SOC [=y] && SND_IMX_SOC [=y] || SND_SOC_IMX_HDMI [=y] && SOUND [=y] && !UML && SND [=y] && SND_SOC [=y] && SND_IMX_SOC [=y] || SND_SOC_IMX_CARD [=y] && SOUND [=y] && !UML && SND [=y] && SND_SOC [=y] && SND_IMX_SOC [=y] && OF [=y] && I2C [=y]

CRYPTO_POLY1305: y => no
      Direct dependencies: CRYPTO [=y]
      Reverse dependencies: CRYPTO_CHACHA20POLY1305 [=y] && CRYPTO [=y]

HID: y => no
      Direct dependencies: INPUT [=y]
      Reverse dependencies: BT_HIDP [=n] && NET [=n] && BT_BREDR [=n] && INPUT [=y] || I2C_HID_CORE [=y] && INPUT [=y] || SURFACE_HID_CORE [=n] && INPUT [=y] || USB_HID [=n] && USB [=n] && INPUT [=y] || INTEL_ISH_HID [=n] && INPUT [=y] && (X86_64 || COMPILE_TEST [=y]) && PCI [=n] && X86

OVERLAY_FS_REDIRECT_DIR: y => no
      Direct dependencies: OVERLAY_FS [=y]
      Reverse dependencies: OVERLAY_FS_METACOPY [=y] && OVERLAY_FS [=y]

SERIO_SERPORT: y => no
      Direct dependencies: SERIO [=y] && TTY [=y]
      Reverse dependencies: I2C_TAOS_EVM [=y] && I2C [=y] && HAS_IOMEM [=y] && TTY [=y] || USB_PULSE8_CEC [=n] && MEDIA_CEC_SUPPORT [=y] && USB_SUPPORT [=n] && TTY [=y] || USB_RAINSHADOW_CEC [=n] && MEDIA_CEC_SUPPORT [=y] && USB_SUPPORT [=n] && TTY [=y]

SPI_ALTERA_CORE: y => no
      Direct dependencies: SPI [=y] && SPI_MASTER [=y]
      Reverse dependencies: SPI_ALTERA [=y] && SPI [=y] && SPI_MASTER [=y] || SPI_ALTERA_DFL [=n] && SPI [=y] && SPI_MASTER [=y] && FPGA_DFL [=n]

BASE_FULL: y => no
      Direct dependencies: y

