// Seed: 3783160984
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3
);
  type_10(
      id_1, id_3 & 1
  );
  logic id_4;
  logic id_5;
  type_13 id_6 (
      .id_0(id_0),
      .id_1(1)
  );
endmodule
