// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        add16_3172_out,
        add16_3172_out_ap_vld,
        add16_3070_out,
        add16_3070_out_ap_vld,
        add16_2968_out,
        add16_2968_out_ap_vld,
        add16_2866_out,
        add16_2866_out_ap_vld,
        add16_2764_out,
        add16_2764_out_ap_vld,
        add16_2662_out,
        add16_2662_out_ap_vld,
        add16_2560_out,
        add16_2560_out_ap_vld,
        add16_2458_out,
        add16_2458_out_ap_vld,
        add16_2356_out,
        add16_2356_out_ap_vld,
        add16_2254_out,
        add16_2254_out_ap_vld,
        add16_2152_out,
        add16_2152_out_ap_vld,
        add16_2050_out,
        add16_2050_out_ap_vld,
        add16_1948_out,
        add16_1948_out_ap_vld,
        add16_1846_out,
        add16_1846_out_ap_vld,
        add16_1744_out,
        add16_1744_out_ap_vld,
        add16_1642_out,
        add16_1642_out_ap_vld,
        add16_1540_out,
        add16_1540_out_ap_vld,
        add16_1438_out,
        add16_1438_out_ap_vld,
        add16_1336_out,
        add16_1336_out_ap_vld,
        add16_1234_out,
        add16_1234_out_ap_vld,
        add16_1132_out,
        add16_1132_out_ap_vld,
        add16_1030_out,
        add16_1030_out_ap_vld,
        add16_928_out,
        add16_928_out_ap_vld,
        add16_826_out,
        add16_826_out_ap_vld,
        add16_724_out,
        add16_724_out_ap_vld,
        add16_622_out,
        add16_622_out_ap_vld,
        add16_520_out,
        add16_520_out_ap_vld,
        add16_418_out,
        add16_418_out_ap_vld,
        add16_316_out,
        add16_316_out_ap_vld,
        add16_214_out,
        add16_214_out_ap_vld,
        add16_112_out,
        add16_112_out_ap_vld,
        add1610_out,
        add1610_out_ap_vld,
        grp_fu_503_p_din0,
        grp_fu_503_p_din1,
        grp_fu_503_p_opcode,
        grp_fu_503_p_dout0,
        grp_fu_503_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
output  [10:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
output  [10:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
output  [10:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
output  [10:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
output  [10:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
output  [10:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
output  [10:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
output  [10:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
output  [10:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
output  [10:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
output  [10:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
output  [10:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
output  [10:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
output  [10:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
output  [10:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
output  [31:0] add16_3172_out;
output   add16_3172_out_ap_vld;
output  [31:0] add16_3070_out;
output   add16_3070_out_ap_vld;
output  [31:0] add16_2968_out;
output   add16_2968_out_ap_vld;
output  [31:0] add16_2866_out;
output   add16_2866_out_ap_vld;
output  [31:0] add16_2764_out;
output   add16_2764_out_ap_vld;
output  [31:0] add16_2662_out;
output   add16_2662_out_ap_vld;
output  [31:0] add16_2560_out;
output   add16_2560_out_ap_vld;
output  [31:0] add16_2458_out;
output   add16_2458_out_ap_vld;
output  [31:0] add16_2356_out;
output   add16_2356_out_ap_vld;
output  [31:0] add16_2254_out;
output   add16_2254_out_ap_vld;
output  [31:0] add16_2152_out;
output   add16_2152_out_ap_vld;
output  [31:0] add16_2050_out;
output   add16_2050_out_ap_vld;
output  [31:0] add16_1948_out;
output   add16_1948_out_ap_vld;
output  [31:0] add16_1846_out;
output   add16_1846_out_ap_vld;
output  [31:0] add16_1744_out;
output   add16_1744_out_ap_vld;
output  [31:0] add16_1642_out;
output   add16_1642_out_ap_vld;
output  [31:0] add16_1540_out;
output   add16_1540_out_ap_vld;
output  [31:0] add16_1438_out;
output   add16_1438_out_ap_vld;
output  [31:0] add16_1336_out;
output   add16_1336_out_ap_vld;
output  [31:0] add16_1234_out;
output   add16_1234_out_ap_vld;
output  [31:0] add16_1132_out;
output   add16_1132_out_ap_vld;
output  [31:0] add16_1030_out;
output   add16_1030_out_ap_vld;
output  [31:0] add16_928_out;
output   add16_928_out_ap_vld;
output  [31:0] add16_826_out;
output   add16_826_out_ap_vld;
output  [31:0] add16_724_out;
output   add16_724_out_ap_vld;
output  [31:0] add16_622_out;
output   add16_622_out_ap_vld;
output  [31:0] add16_520_out;
output   add16_520_out_ap_vld;
output  [31:0] add16_418_out;
output   add16_418_out_ap_vld;
output  [31:0] add16_316_out;
output   add16_316_out_ap_vld;
output  [31:0] add16_214_out;
output   add16_214_out_ap_vld;
output  [31:0] add16_112_out;
output   add16_112_out_ap_vld;
output  [31:0] add1610_out;
output   add1610_out_ap_vld;
output  [31:0] grp_fu_503_p_din0;
output  [31:0] grp_fu_503_p_din1;
output  [1:0] grp_fu_503_p_opcode;
input  [31:0] grp_fu_503_p_dout0;
output   grp_fu_503_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg x_16_ce0;
reg x_17_ce0;
reg x_18_ce0;
reg x_19_ce0;
reg x_20_ce0;
reg x_21_ce0;
reg x_22_ce0;
reg x_23_ce0;
reg x_24_ce0;
reg x_25_ce0;
reg x_26_ce0;
reg x_27_ce0;
reg x_28_ce0;
reg x_29_ce0;
reg x_30_ce0;
reg x_31_ce0;
reg add16_3172_out_ap_vld;
reg add16_3070_out_ap_vld;
reg add16_2968_out_ap_vld;
reg add16_2866_out_ap_vld;
reg add16_2764_out_ap_vld;
reg add16_2662_out_ap_vld;
reg add16_2560_out_ap_vld;
reg add16_2458_out_ap_vld;
reg add16_2356_out_ap_vld;
reg add16_2254_out_ap_vld;
reg add16_2152_out_ap_vld;
reg add16_2050_out_ap_vld;
reg add16_1948_out_ap_vld;
reg add16_1846_out_ap_vld;
reg add16_1744_out_ap_vld;
reg add16_1642_out_ap_vld;
reg add16_1540_out_ap_vld;
reg add16_1438_out_ap_vld;
reg add16_1336_out_ap_vld;
reg add16_1234_out_ap_vld;
reg add16_1132_out_ap_vld;
reg add16_1030_out_ap_vld;
reg add16_928_out_ap_vld;
reg add16_826_out_ap_vld;
reg add16_724_out_ap_vld;
reg add16_622_out_ap_vld;
reg add16_520_out_ap_vld;
reg add16_418_out_ap_vld;
reg add16_316_out_ap_vld;
reg add16_214_out_ap_vld;
reg add16_112_out_ap_vld;
reg add1610_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln552_reg_1936;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln552_fu_1194_p2;
reg   [0:0] icmp_ln552_reg_1936_pp0_iter1_reg;
reg   [0:0] icmp_ln552_reg_1936_pp0_iter2_reg;
reg   [31:0] x_0_load_reg_2100;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2106;
reg   [31:0] x_2_load_reg_2112;
reg   [31:0] x_3_load_reg_2118;
reg   [31:0] x_4_load_reg_2124;
reg   [31:0] x_5_load_reg_2130;
reg   [31:0] x_6_load_reg_2136;
reg   [31:0] x_7_load_reg_2142;
reg   [31:0] x_8_load_reg_2148;
reg   [31:0] x_9_load_reg_2154;
reg   [31:0] x_10_load_reg_2160;
reg   [31:0] x_11_load_reg_2166;
reg   [31:0] x_12_load_reg_2172;
reg   [31:0] x_13_load_reg_2178;
reg   [31:0] x_14_load_reg_2184;
reg   [31:0] x_15_load_reg_2190;
reg   [31:0] x_16_load_reg_2196;
reg   [31:0] x_17_load_reg_2202;
reg   [31:0] x_18_load_reg_2208;
reg   [31:0] x_19_load_reg_2214;
reg   [31:0] x_20_load_reg_2220;
reg   [31:0] x_21_load_reg_2226;
reg   [31:0] x_22_load_reg_2232;
reg   [31:0] x_23_load_reg_2238;
reg   [31:0] x_24_load_reg_2244;
reg   [31:0] x_25_load_reg_2250;
reg   [31:0] x_26_load_reg_2256;
reg   [31:0] x_27_load_reg_2262;
reg   [31:0] x_28_load_reg_2268;
reg   [31:0] x_29_load_reg_2274;
reg   [31:0] x_30_load_reg_2280;
reg   [31:0] x_31_load_reg_2286;
wire   [31:0] grp_fu_982_p2;
reg   [31:0] mul_reg_2292;
wire   [31:0] grp_fu_986_p2;
reg   [31:0] mul_1_reg_2297;
wire   [31:0] grp_fu_990_p2;
reg   [31:0] mul_2_reg_2302;
wire   [31:0] grp_fu_994_p2;
reg   [31:0] mul_3_reg_2307;
wire   [31:0] grp_fu_998_p2;
reg   [31:0] mul_4_reg_2312;
wire   [31:0] grp_fu_1002_p2;
reg   [31:0] mul_5_reg_2317;
wire   [31:0] grp_fu_1006_p2;
reg   [31:0] mul_6_reg_2322;
wire   [31:0] grp_fu_1010_p2;
reg   [31:0] mul_7_reg_2327;
wire   [31:0] grp_fu_1014_p2;
reg   [31:0] mul_8_reg_2332;
wire   [31:0] grp_fu_1018_p2;
reg   [31:0] mul_9_reg_2337;
wire   [31:0] grp_fu_1022_p2;
reg   [31:0] mul_s_reg_2342;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] mul_10_reg_2402;
reg   [31:0] mul_11_reg_2407;
reg   [31:0] mul_12_reg_2412;
reg   [31:0] mul_13_reg_2417;
reg   [31:0] mul_14_reg_2422;
reg   [31:0] mul_15_reg_2427;
reg   [31:0] mul_16_reg_2432;
reg   [31:0] mul_17_reg_2437;
reg   [31:0] mul_18_reg_2442;
reg   [31:0] mul_19_reg_2447;
reg   [31:0] mul_20_reg_2452;
reg   [31:0] mul_21_reg_2512;
reg   [31:0] mul_22_reg_2517;
reg   [31:0] mul_23_reg_2522;
reg   [31:0] mul_24_reg_2527;
reg   [31:0] mul_25_reg_2532;
reg   [31:0] mul_26_reg_2537;
reg   [31:0] mul_27_reg_2542;
reg   [31:0] mul_28_reg_2547;
reg   [31:0] mul_29_reg_2552;
reg   [31:0] mul_30_reg_2557;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln559_fu_1210_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] add1610_fu_162;
wire   [31:0] grp_fu_934_p2;
reg   [31:0] ap_sig_allocacmp_add1610_load;
wire    ap_block_pp0_stage2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [31:0] add16_112_fu_166;
reg   [31:0] ap_sig_allocacmp_add16_112_load;
reg   [31:0] add16_214_fu_170;
wire   [31:0] grp_fu_942_p2;
reg   [31:0] ap_sig_allocacmp_add16_214_load;
reg   [31:0] add16_316_fu_174;
wire   [31:0] grp_fu_946_p2;
reg   [31:0] ap_sig_allocacmp_add16_316_load;
reg   [31:0] add16_418_fu_178;
wire   [31:0] grp_fu_950_p2;
reg   [31:0] ap_sig_allocacmp_add16_418_load;
reg   [31:0] add16_520_fu_182;
wire   [31:0] grp_fu_954_p2;
reg   [31:0] ap_sig_allocacmp_add16_520_load;
reg   [31:0] add16_622_fu_186;
wire   [31:0] grp_fu_958_p2;
reg   [31:0] ap_sig_allocacmp_add16_622_load;
reg   [31:0] add16_724_fu_190;
wire   [31:0] grp_fu_962_p2;
reg   [31:0] ap_sig_allocacmp_add16_724_load;
reg   [31:0] add16_826_fu_194;
wire   [31:0] grp_fu_966_p2;
reg   [31:0] ap_sig_allocacmp_add16_826_load;
reg   [31:0] add16_928_fu_198;
wire   [31:0] grp_fu_970_p2;
reg   [31:0] ap_sig_allocacmp_add16_928_load;
reg   [31:0] add16_1030_fu_202;
wire   [31:0] grp_fu_974_p2;
reg   [31:0] ap_sig_allocacmp_add16_1030_load;
reg   [31:0] add16_1132_fu_206;
reg   [31:0] ap_sig_allocacmp_add16_1132_load;
reg   [31:0] add16_1234_fu_210;
reg   [31:0] ap_sig_allocacmp_add16_1234_load;
reg   [31:0] add16_1336_fu_214;
reg   [31:0] ap_sig_allocacmp_add16_1336_load;
reg   [31:0] add16_1438_fu_218;
reg   [31:0] ap_sig_allocacmp_add16_1438_load;
reg   [31:0] add16_1540_fu_222;
reg   [31:0] ap_sig_allocacmp_add16_1540_load;
reg   [31:0] add16_1642_fu_226;
reg   [31:0] ap_sig_allocacmp_add16_1642_load;
reg   [31:0] add16_1744_fu_230;
reg   [31:0] ap_sig_allocacmp_add16_1744_load;
reg   [31:0] add16_1846_fu_234;
reg   [31:0] ap_sig_allocacmp_add16_1846_load;
reg   [31:0] add16_1948_fu_238;
reg   [31:0] ap_sig_allocacmp_add16_1948_load;
reg   [31:0] add16_2050_fu_242;
reg   [31:0] ap_sig_allocacmp_add16_2050_load;
reg   [31:0] add16_2152_fu_246;
wire   [31:0] grp_fu_978_p2;
reg   [31:0] ap_sig_allocacmp_add16_2152_load;
reg   [31:0] add16_2254_fu_250;
reg   [31:0] ap_sig_allocacmp_add16_2254_load;
reg   [31:0] add16_2356_fu_254;
reg   [31:0] ap_sig_allocacmp_add16_2356_load;
reg   [31:0] add16_2458_fu_258;
reg   [31:0] ap_sig_allocacmp_add16_2458_load;
reg   [31:0] add16_2560_fu_262;
reg   [31:0] ap_sig_allocacmp_add16_2560_load;
reg   [31:0] add16_2662_fu_266;
reg   [31:0] ap_sig_allocacmp_add16_2662_load;
reg   [31:0] add16_2764_fu_270;
reg   [31:0] ap_sig_allocacmp_add16_2764_load;
reg   [31:0] add16_2866_fu_274;
reg   [31:0] ap_sig_allocacmp_add16_2866_load;
reg   [31:0] add16_2968_fu_278;
reg   [31:0] ap_sig_allocacmp_add16_2968_load;
reg   [31:0] add16_3070_fu_282;
reg   [31:0] ap_sig_allocacmp_add16_3070_load;
reg   [31:0] add16_3172_fu_286;
reg   [31:0] ap_sig_allocacmp_add16_3172_load;
reg   [15:0] idx_fu_290;
wire   [15:0] add_ln552_fu_1246_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_938_p0;
reg   [31:0] grp_fu_938_p1;
reg   [31:0] grp_fu_942_p0;
reg   [31:0] grp_fu_942_p1;
reg   [31:0] grp_fu_946_p0;
reg   [31:0] grp_fu_946_p1;
reg   [31:0] grp_fu_950_p0;
reg   [31:0] grp_fu_950_p1;
reg   [31:0] grp_fu_954_p0;
reg   [31:0] grp_fu_954_p1;
reg   [31:0] grp_fu_958_p0;
reg   [31:0] grp_fu_958_p1;
reg   [31:0] grp_fu_962_p0;
reg   [31:0] grp_fu_962_p1;
reg   [31:0] grp_fu_966_p0;
reg   [31:0] grp_fu_966_p1;
reg   [31:0] grp_fu_970_p0;
reg   [31:0] grp_fu_970_p1;
reg   [31:0] grp_fu_974_p0;
reg   [31:0] grp_fu_974_p1;
reg   [31:0] grp_fu_982_p0;
reg   [31:0] grp_fu_982_p1;
reg   [31:0] grp_fu_986_p0;
reg   [31:0] grp_fu_986_p1;
reg   [31:0] grp_fu_990_p0;
reg   [31:0] grp_fu_990_p1;
reg   [31:0] grp_fu_994_p0;
reg   [31:0] grp_fu_994_p1;
reg   [31:0] grp_fu_998_p0;
reg   [31:0] grp_fu_998_p1;
reg   [31:0] grp_fu_1002_p0;
reg   [31:0] grp_fu_1002_p1;
reg   [31:0] grp_fu_1006_p0;
reg   [31:0] grp_fu_1006_p1;
reg   [31:0] grp_fu_1010_p0;
reg   [31:0] grp_fu_1010_p1;
reg   [31:0] grp_fu_1014_p0;
reg   [31:0] grp_fu_1014_p1;
reg   [31:0] grp_fu_1018_p0;
reg   [31:0] grp_fu_1018_p1;
reg   [31:0] grp_fu_1022_p0;
reg   [31:0] grp_fu_1022_p1;
wire   [10:0] lshr_ln_fu_1200_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage1;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U512(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_add1610_load),
    .din1(mul_reg_2292),
    .ce(1'b1),
    .dout(grp_fu_934_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U514(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_942_p0),
    .din1(grp_fu_942_p1),
    .ce(1'b1),
    .dout(grp_fu_942_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U515(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_946_p0),
    .din1(grp_fu_946_p1),
    .ce(1'b1),
    .dout(grp_fu_946_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_950_p0),
    .din1(grp_fu_950_p1),
    .ce(1'b1),
    .dout(grp_fu_950_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_954_p0),
    .din1(grp_fu_954_p1),
    .ce(1'b1),
    .dout(grp_fu_954_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U518(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_958_p0),
    .din1(grp_fu_958_p1),
    .ce(1'b1),
    .dout(grp_fu_958_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U519(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_962_p0),
    .din1(grp_fu_962_p1),
    .ce(1'b1),
    .dout(grp_fu_962_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U520(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_966_p0),
    .din1(grp_fu_966_p1),
    .ce(1'b1),
    .dout(grp_fu_966_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U521(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_970_p0),
    .din1(grp_fu_970_p1),
    .ce(1'b1),
    .dout(grp_fu_970_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U522(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_974_p0),
    .din1(grp_fu_974_p1),
    .ce(1'b1),
    .dout(grp_fu_974_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U523(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_add16_2152_load),
    .din1(mul_20_reg_2452),
    .ce(1'b1),
    .dout(grp_fu_978_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U524(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .ce(1'b1),
    .dout(grp_fu_982_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U525(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_986_p0),
    .din1(grp_fu_986_p1),
    .ce(1'b1),
    .dout(grp_fu_986_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U526(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_990_p0),
    .din1(grp_fu_990_p1),
    .ce(1'b1),
    .dout(grp_fu_990_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U527(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_994_p0),
    .din1(grp_fu_994_p1),
    .ce(1'b1),
    .dout(grp_fu_994_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U528(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_998_p0),
    .din1(grp_fu_998_p1),
    .ce(1'b1),
    .dout(grp_fu_998_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U529(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1002_p0),
    .din1(grp_fu_1002_p1),
    .ce(1'b1),
    .dout(grp_fu_1002_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U530(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1006_p0),
    .din1(grp_fu_1006_p1),
    .ce(1'b1),
    .dout(grp_fu_1006_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U531(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1010_p0),
    .din1(grp_fu_1010_p1),
    .ce(1'b1),
    .dout(grp_fu_1010_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U532(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1014_p0),
    .din1(grp_fu_1014_p1),
    .ce(1'b1),
    .dout(grp_fu_1014_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U533(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U534(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .din1(grp_fu_1022_p1),
    .ce(1'b1),
    .dout(grp_fu_1022_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add1610_fu_162 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add1610_fu_162 <= grp_fu_934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_1030_fu_202 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_1030_fu_202 <= grp_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_112_fu_166 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_112_fu_166 <= grp_fu_503_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1132_fu_206 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1132_fu_206 <= grp_fu_503_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1234_fu_210 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1234_fu_210 <= grp_fu_942_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1336_fu_214 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1336_fu_214 <= grp_fu_946_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1438_fu_218 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1438_fu_218 <= grp_fu_950_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1540_fu_222 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1540_fu_222 <= grp_fu_954_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1642_fu_226 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1642_fu_226 <= grp_fu_958_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1744_fu_230 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1744_fu_230 <= grp_fu_962_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1846_fu_234 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1846_fu_234 <= grp_fu_966_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1948_fu_238 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1948_fu_238 <= grp_fu_970_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_2050_fu_242 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_2050_fu_242 <= grp_fu_974_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_214_fu_170 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_214_fu_170 <= grp_fu_942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_2152_fu_246 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_2152_fu_246 <= grp_fu_978_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2254_fu_250 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2254_fu_250 <= grp_fu_503_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2356_fu_254 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2356_fu_254 <= grp_fu_942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2458_fu_258 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2458_fu_258 <= grp_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2560_fu_262 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2560_fu_262 <= grp_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2662_fu_266 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2662_fu_266 <= grp_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2764_fu_270 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2764_fu_270 <= grp_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2866_fu_274 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2866_fu_274 <= grp_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_2968_fu_278 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2968_fu_278 <= grp_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_3070_fu_282 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3070_fu_282 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_316_fu_174 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_316_fu_174 <= grp_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_3172_fu_286 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3172_fu_286 <= grp_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_418_fu_178 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_418_fu_178 <= grp_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_520_fu_182 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_520_fu_182 <= grp_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_622_fu_186 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_622_fu_186 <= grp_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_724_fu_190 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_724_fu_190 <= grp_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_826_fu_194 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_826_fu_194 <= grp_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add16_928_fu_198 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_928_fu_198 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln552_fu_1194_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_290 <= add_ln552_fu_1246_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_290 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln552_reg_1936 <= icmp_ln552_fu_1194_p2;
        icmp_ln552_reg_1936_pp0_iter1_reg <= icmp_ln552_reg_1936;
        icmp_ln552_reg_1936_pp0_iter2_reg <= icmp_ln552_reg_1936_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_10_reg_2402 <= grp_fu_982_p2;
        mul_11_reg_2407 <= grp_fu_986_p2;
        mul_12_reg_2412 <= grp_fu_990_p2;
        mul_13_reg_2417 <= grp_fu_994_p2;
        mul_14_reg_2422 <= grp_fu_998_p2;
        mul_15_reg_2427 <= grp_fu_1002_p2;
        mul_16_reg_2432 <= grp_fu_1006_p2;
        mul_17_reg_2437 <= grp_fu_1010_p2;
        mul_18_reg_2442 <= grp_fu_1014_p2;
        mul_19_reg_2447 <= grp_fu_1018_p2;
        mul_20_reg_2452 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_1_reg_2297 <= grp_fu_986_p2;
        mul_2_reg_2302 <= grp_fu_990_p2;
        mul_3_reg_2307 <= grp_fu_994_p2;
        mul_4_reg_2312 <= grp_fu_998_p2;
        mul_5_reg_2317 <= grp_fu_1002_p2;
        mul_6_reg_2322 <= grp_fu_1006_p2;
        mul_7_reg_2327 <= grp_fu_1010_p2;
        mul_8_reg_2332 <= grp_fu_1014_p2;
        mul_9_reg_2337 <= grp_fu_1018_p2;
        mul_reg_2292 <= grp_fu_982_p2;
        mul_s_reg_2342 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_21_reg_2512 <= grp_fu_982_p2;
        mul_22_reg_2517 <= grp_fu_986_p2;
        mul_23_reg_2522 <= grp_fu_990_p2;
        mul_24_reg_2527 <= grp_fu_994_p2;
        mul_25_reg_2532 <= grp_fu_998_p2;
        mul_26_reg_2537 <= grp_fu_1002_p2;
        mul_27_reg_2542 <= grp_fu_1006_p2;
        mul_28_reg_2547 <= grp_fu_1010_p2;
        mul_29_reg_2552 <= grp_fu_1014_p2;
        mul_30_reg_2557 <= grp_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln552_reg_1936 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_reg_2100 <= x_0_q0;
        x_10_load_reg_2160 <= x_10_q0;
        x_11_load_reg_2166 <= x_11_q0;
        x_12_load_reg_2172 <= x_12_q0;
        x_13_load_reg_2178 <= x_13_q0;
        x_14_load_reg_2184 <= x_14_q0;
        x_15_load_reg_2190 <= x_15_q0;
        x_16_load_reg_2196 <= x_16_q0;
        x_17_load_reg_2202 <= x_17_q0;
        x_18_load_reg_2208 <= x_18_q0;
        x_19_load_reg_2214 <= x_19_q0;
        x_1_load_reg_2106 <= x_1_q0;
        x_20_load_reg_2220 <= x_20_q0;
        x_21_load_reg_2226 <= x_21_q0;
        x_22_load_reg_2232 <= x_22_q0;
        x_23_load_reg_2238 <= x_23_q0;
        x_24_load_reg_2244 <= x_24_q0;
        x_25_load_reg_2250 <= x_25_q0;
        x_26_load_reg_2256 <= x_26_q0;
        x_27_load_reg_2262 <= x_27_q0;
        x_28_load_reg_2268 <= x_28_q0;
        x_29_load_reg_2274 <= x_29_q0;
        x_2_load_reg_2112 <= x_2_q0;
        x_30_load_reg_2280 <= x_30_q0;
        x_31_load_reg_2286 <= x_31_q0;
        x_3_load_reg_2118 <= x_3_q0;
        x_4_load_reg_2124 <= x_4_q0;
        x_5_load_reg_2130 <= x_5_q0;
        x_6_load_reg_2136 <= x_6_q0;
        x_7_load_reg_2142 <= x_7_q0;
        x_8_load_reg_2148 <= x_8_q0;
        x_9_load_reg_2154 <= x_9_q0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add1610_out_ap_vld = 1'b1;
    end else begin
        add1610_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1030_out_ap_vld = 1'b1;
    end else begin
        add16_1030_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_112_out_ap_vld = 1'b1;
    end else begin
        add16_112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1132_out_ap_vld = 1'b1;
    end else begin
        add16_1132_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1234_out_ap_vld = 1'b1;
    end else begin
        add16_1234_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1336_out_ap_vld = 1'b1;
    end else begin
        add16_1336_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1438_out_ap_vld = 1'b1;
    end else begin
        add16_1438_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1540_out_ap_vld = 1'b1;
    end else begin
        add16_1540_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1642_out_ap_vld = 1'b1;
    end else begin
        add16_1642_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1744_out_ap_vld = 1'b1;
    end else begin
        add16_1744_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1846_out_ap_vld = 1'b1;
    end else begin
        add16_1846_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1948_out_ap_vld = 1'b1;
    end else begin
        add16_1948_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2050_out_ap_vld = 1'b1;
    end else begin
        add16_2050_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_214_out_ap_vld = 1'b1;
    end else begin
        add16_214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2152_out_ap_vld = 1'b1;
    end else begin
        add16_2152_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2254_out_ap_vld = 1'b1;
    end else begin
        add16_2254_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2356_out_ap_vld = 1'b1;
    end else begin
        add16_2356_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2458_out_ap_vld = 1'b1;
    end else begin
        add16_2458_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2560_out_ap_vld = 1'b1;
    end else begin
        add16_2560_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2662_out_ap_vld = 1'b1;
    end else begin
        add16_2662_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2764_out_ap_vld = 1'b1;
    end else begin
        add16_2764_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2866_out_ap_vld = 1'b1;
    end else begin
        add16_2866_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2968_out_ap_vld = 1'b1;
    end else begin
        add16_2968_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3070_out_ap_vld = 1'b1;
    end else begin
        add16_3070_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_316_out_ap_vld = 1'b1;
    end else begin
        add16_316_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3172_out_ap_vld = 1'b1;
    end else begin
        add16_3172_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_418_out_ap_vld = 1'b1;
    end else begin
        add16_418_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_520_out_ap_vld = 1'b1;
    end else begin
        add16_520_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_622_out_ap_vld = 1'b1;
    end else begin
        add16_622_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_724_out_ap_vld = 1'b1;
    end else begin
        add16_724_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_826_out_ap_vld = 1'b1;
    end else begin
        add16_826_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_928_out_ap_vld = 1'b1;
    end else begin
        add16_928_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln552_reg_1936_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add1610_load = grp_fu_934_p2;
    end else begin
        ap_sig_allocacmp_add1610_load = add1610_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_1030_load = grp_fu_974_p2;
    end else begin
        ap_sig_allocacmp_add16_1030_load = add16_1030_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_112_load = grp_fu_503_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_112_load = add16_112_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1132_load = grp_fu_503_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_1132_load = add16_1132_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1234_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_add16_1234_load = add16_1234_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1336_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_add16_1336_load = add16_1336_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1438_load = grp_fu_950_p2;
    end else begin
        ap_sig_allocacmp_add16_1438_load = add16_1438_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1540_load = grp_fu_954_p2;
    end else begin
        ap_sig_allocacmp_add16_1540_load = add16_1540_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1642_load = grp_fu_958_p2;
    end else begin
        ap_sig_allocacmp_add16_1642_load = add16_1642_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1744_load = grp_fu_962_p2;
    end else begin
        ap_sig_allocacmp_add16_1744_load = add16_1744_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1846_load = grp_fu_966_p2;
    end else begin
        ap_sig_allocacmp_add16_1846_load = add16_1846_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1948_load = grp_fu_970_p2;
    end else begin
        ap_sig_allocacmp_add16_1948_load = add16_1948_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_2050_load = grp_fu_974_p2;
    end else begin
        ap_sig_allocacmp_add16_2050_load = add16_2050_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_214_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_add16_214_load = add16_214_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_2152_load = grp_fu_978_p2;
    end else begin
        ap_sig_allocacmp_add16_2152_load = add16_2152_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2254_load = grp_fu_503_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_2254_load = add16_2254_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2356_load = grp_fu_942_p2;
    end else begin
        ap_sig_allocacmp_add16_2356_load = add16_2356_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2458_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_add16_2458_load = add16_2458_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2560_load = grp_fu_950_p2;
    end else begin
        ap_sig_allocacmp_add16_2560_load = add16_2560_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2662_load = grp_fu_954_p2;
    end else begin
        ap_sig_allocacmp_add16_2662_load = add16_2662_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2764_load = grp_fu_958_p2;
    end else begin
        ap_sig_allocacmp_add16_2764_load = add16_2764_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2866_load = grp_fu_962_p2;
    end else begin
        ap_sig_allocacmp_add16_2866_load = add16_2866_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2968_load = grp_fu_966_p2;
    end else begin
        ap_sig_allocacmp_add16_2968_load = add16_2968_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_3070_load = grp_fu_970_p2;
    end else begin
        ap_sig_allocacmp_add16_3070_load = add16_3070_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_316_load = grp_fu_946_p2;
    end else begin
        ap_sig_allocacmp_add16_316_load = add16_316_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_3172_load = grp_fu_974_p2;
    end else begin
        ap_sig_allocacmp_add16_3172_load = add16_3172_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_418_load = grp_fu_950_p2;
    end else begin
        ap_sig_allocacmp_add16_418_load = add16_418_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_520_load = grp_fu_954_p2;
    end else begin
        ap_sig_allocacmp_add16_520_load = add16_520_fu_182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_622_load = grp_fu_958_p2;
    end else begin
        ap_sig_allocacmp_add16_622_load = add16_622_fu_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_724_load = grp_fu_962_p2;
    end else begin
        ap_sig_allocacmp_add16_724_load = add16_724_fu_190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_826_load = grp_fu_966_p2;
    end else begin
        ap_sig_allocacmp_add16_826_load = add16_826_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_928_load = grp_fu_970_p2;
    end else begin
        ap_sig_allocacmp_add16_928_load = add16_928_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1002_p0 = x_27_load_reg_2262;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1002_p0 = x_16_load_reg_2196;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1002_p0 = x_5_load_reg_2130;
    end else begin
        grp_fu_1002_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1002_p1 = x_27_load_reg_2262;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1002_p1 = x_16_load_reg_2196;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1002_p1 = x_5_load_reg_2130;
    end else begin
        grp_fu_1002_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p0 = x_28_load_reg_2268;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p0 = x_17_load_reg_2202;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p0 = x_6_load_reg_2136;
    end else begin
        grp_fu_1006_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p1 = x_28_load_reg_2268;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p1 = x_17_load_reg_2202;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p1 = x_6_load_reg_2136;
    end else begin
        grp_fu_1006_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p0 = x_29_load_reg_2274;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p0 = x_18_load_reg_2208;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p0 = x_7_load_reg_2142;
    end else begin
        grp_fu_1010_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p1 = x_29_load_reg_2274;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p1 = x_18_load_reg_2208;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p1 = x_7_load_reg_2142;
    end else begin
        grp_fu_1010_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p0 = x_30_load_reg_2280;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p0 = x_19_load_reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1014_p0 = x_8_load_reg_2148;
    end else begin
        grp_fu_1014_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p1 = x_30_load_reg_2280;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p1 = x_19_load_reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1014_p1 = x_8_load_reg_2148;
    end else begin
        grp_fu_1014_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p0 = x_31_load_reg_2286;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p0 = x_20_load_reg_2220;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1018_p0 = x_9_load_reg_2154;
    end else begin
        grp_fu_1018_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p1 = x_31_load_reg_2286;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p1 = x_20_load_reg_2220;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1018_p1 = x_9_load_reg_2154;
    end else begin
        grp_fu_1018_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p0 = x_21_load_reg_2226;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1022_p0 = x_10_load_reg_2160;
    end else begin
        grp_fu_1022_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p1 = x_21_load_reg_2226;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1022_p1 = x_10_load_reg_2160;
    end else begin
        grp_fu_1022_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add16_2254_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add16_1132_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add16_112_load;
    end else begin
        grp_fu_938_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p1 = mul_21_reg_2512;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_p1 = mul_10_reg_2402;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_938_p1 = mul_1_reg_2297;
    end else begin
        grp_fu_938_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add16_2356_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add16_1234_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add16_214_load;
    end else begin
        grp_fu_942_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p1 = mul_22_reg_2517;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p1 = mul_11_reg_2407;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p1 = mul_2_reg_2302;
    end else begin
        grp_fu_942_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add16_2458_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add16_1336_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add16_316_load;
    end else begin
        grp_fu_946_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p1 = mul_23_reg_2522;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p1 = mul_12_reg_2412;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p1 = mul_3_reg_2307;
    end else begin
        grp_fu_946_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add16_2560_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add16_1438_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add16_418_load;
    end else begin
        grp_fu_950_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p1 = mul_24_reg_2527;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p1 = mul_13_reg_2417;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p1 = mul_4_reg_2312;
    end else begin
        grp_fu_950_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add16_2662_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add16_1540_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add16_520_load;
    end else begin
        grp_fu_954_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p1 = mul_25_reg_2532;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p1 = mul_14_reg_2422;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p1 = mul_5_reg_2317;
    end else begin
        grp_fu_954_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add16_2764_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add16_1642_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add16_622_load;
    end else begin
        grp_fu_958_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p1 = mul_26_reg_2537;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p1 = mul_15_reg_2427;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p1 = mul_6_reg_2322;
    end else begin
        grp_fu_958_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add16_2866_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add16_1744_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add16_724_load;
    end else begin
        grp_fu_962_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p1 = mul_27_reg_2542;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p1 = mul_16_reg_2432;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p1 = mul_7_reg_2327;
    end else begin
        grp_fu_962_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add16_2968_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add16_1846_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add16_826_load;
    end else begin
        grp_fu_966_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p1 = mul_28_reg_2547;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p1 = mul_17_reg_2437;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p1 = mul_8_reg_2332;
    end else begin
        grp_fu_966_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add16_3070_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add16_1948_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add16_928_load;
    end else begin
        grp_fu_970_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p1 = mul_29_reg_2552;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p1 = mul_18_reg_2442;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p1 = mul_9_reg_2337;
    end else begin
        grp_fu_970_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add16_3172_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add16_2050_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add16_1030_load;
    end else begin
        grp_fu_974_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p1 = mul_30_reg_2557;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p1 = mul_19_reg_2447;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p1 = mul_s_reg_2342;
    end else begin
        grp_fu_974_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_982_p0 = x_22_load_reg_2232;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_982_p0 = x_11_load_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_982_p0 = x_0_load_reg_2100;
    end else begin
        grp_fu_982_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_982_p1 = x_22_load_reg_2232;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_982_p1 = x_11_load_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_982_p1 = x_0_load_reg_2100;
    end else begin
        grp_fu_982_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_986_p0 = x_23_load_reg_2238;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_986_p0 = x_12_load_reg_2172;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_986_p0 = x_1_load_reg_2106;
    end else begin
        grp_fu_986_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_986_p1 = x_23_load_reg_2238;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_986_p1 = x_12_load_reg_2172;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_986_p1 = x_1_load_reg_2106;
    end else begin
        grp_fu_986_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_990_p0 = x_24_load_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_990_p0 = x_13_load_reg_2178;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_990_p0 = x_2_load_reg_2112;
    end else begin
        grp_fu_990_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_990_p1 = x_24_load_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_990_p1 = x_13_load_reg_2178;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_990_p1 = x_2_load_reg_2112;
    end else begin
        grp_fu_990_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_994_p0 = x_25_load_reg_2250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_994_p0 = x_14_load_reg_2184;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_994_p0 = x_3_load_reg_2118;
    end else begin
        grp_fu_994_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_994_p1 = x_25_load_reg_2250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_994_p1 = x_14_load_reg_2184;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_994_p1 = x_3_load_reg_2118;
    end else begin
        grp_fu_994_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_998_p0 = x_26_load_reg_2256;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_998_p0 = x_15_load_reg_2190;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_998_p0 = x_4_load_reg_2124;
    end else begin
        grp_fu_998_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_998_p1 = x_26_load_reg_2256;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_998_p1 = x_15_load_reg_2190;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_998_p1 = x_4_load_reg_2124;
    end else begin
        grp_fu_998_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add1610_out = add1610_fu_162;

assign add16_1030_out = add16_1030_fu_202;

assign add16_112_out = add16_112_fu_166;

assign add16_1132_out = add16_1132_fu_206;

assign add16_1234_out = add16_1234_fu_210;

assign add16_1336_out = add16_1336_fu_214;

assign add16_1438_out = add16_1438_fu_218;

assign add16_1540_out = add16_1540_fu_222;

assign add16_1642_out = add16_1642_fu_226;

assign add16_1744_out = add16_1744_fu_230;

assign add16_1846_out = add16_1846_fu_234;

assign add16_1948_out = add16_1948_fu_238;

assign add16_2050_out = add16_2050_fu_242;

assign add16_214_out = add16_214_fu_170;

assign add16_2152_out = add16_2152_fu_246;

assign add16_2254_out = add16_2254_fu_250;

assign add16_2356_out = add16_2356_fu_254;

assign add16_2458_out = add16_2458_fu_258;

assign add16_2560_out = add16_2560_fu_262;

assign add16_2662_out = add16_2662_fu_266;

assign add16_2764_out = add16_2764_fu_270;

assign add16_2866_out = add16_2866_fu_274;

assign add16_2968_out = add16_2968_fu_278;

assign add16_3070_out = add16_3070_fu_282;

assign add16_316_out = add16_316_fu_174;

assign add16_3172_out = add16_3172_fu_286;

assign add16_418_out = add16_418_fu_178;

assign add16_520_out = add16_520_fu_182;

assign add16_622_out = add16_622_fu_186;

assign add16_724_out = add16_724_fu_190;

assign add16_826_out = add16_826_fu_194;

assign add16_928_out = add16_928_fu_198;

assign add_ln552_fu_1246_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_503_p_ce = 1'b1;

assign grp_fu_503_p_din0 = grp_fu_938_p0;

assign grp_fu_503_p_din1 = grp_fu_938_p1;

assign grp_fu_503_p_opcode = 2'd0;

assign icmp_ln552_fu_1194_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1200_p4 = {{ap_sig_allocacmp_i[15:5]}};

assign x_0_address0 = zext_ln559_fu_1210_p1;

assign x_10_address0 = zext_ln559_fu_1210_p1;

assign x_11_address0 = zext_ln559_fu_1210_p1;

assign x_12_address0 = zext_ln559_fu_1210_p1;

assign x_13_address0 = zext_ln559_fu_1210_p1;

assign x_14_address0 = zext_ln559_fu_1210_p1;

assign x_15_address0 = zext_ln559_fu_1210_p1;

assign x_16_address0 = zext_ln559_fu_1210_p1;

assign x_17_address0 = zext_ln559_fu_1210_p1;

assign x_18_address0 = zext_ln559_fu_1210_p1;

assign x_19_address0 = zext_ln559_fu_1210_p1;

assign x_1_address0 = zext_ln559_fu_1210_p1;

assign x_20_address0 = zext_ln559_fu_1210_p1;

assign x_21_address0 = zext_ln559_fu_1210_p1;

assign x_22_address0 = zext_ln559_fu_1210_p1;

assign x_23_address0 = zext_ln559_fu_1210_p1;

assign x_24_address0 = zext_ln559_fu_1210_p1;

assign x_25_address0 = zext_ln559_fu_1210_p1;

assign x_26_address0 = zext_ln559_fu_1210_p1;

assign x_27_address0 = zext_ln559_fu_1210_p1;

assign x_28_address0 = zext_ln559_fu_1210_p1;

assign x_29_address0 = zext_ln559_fu_1210_p1;

assign x_2_address0 = zext_ln559_fu_1210_p1;

assign x_30_address0 = zext_ln559_fu_1210_p1;

assign x_31_address0 = zext_ln559_fu_1210_p1;

assign x_3_address0 = zext_ln559_fu_1210_p1;

assign x_4_address0 = zext_ln559_fu_1210_p1;

assign x_5_address0 = zext_ln559_fu_1210_p1;

assign x_6_address0 = zext_ln559_fu_1210_p1;

assign x_7_address0 = zext_ln559_fu_1210_p1;

assign x_8_address0 = zext_ln559_fu_1210_p1;

assign x_9_address0 = zext_ln559_fu_1210_p1;

assign zext_ln559_fu_1210_p1 = lshr_ln_fu_1200_p4;

endmodule //activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks
