<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4060" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4060{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4060{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4060{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4060{left:95px;bottom:510px;}
#t5_4060{left:121px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t6_4060{left:95px;bottom:487px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t7_4060{left:69px;bottom:460px;}
#t8_4060{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t9_4060{left:95px;bottom:447px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#ta_4060{left:95px;bottom:430px;letter-spacing:-0.25px;word-spacing:-0.19px;}
#tb_4060{left:100px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tc_4060{left:186px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#td_4060{left:81px;bottom:1054px;letter-spacing:-0.09px;}
#te_4060{left:81px;bottom:1039px;letter-spacing:-0.13px;}
#tf_4060{left:169px;bottom:1054px;letter-spacing:-0.14px;}
#tg_4060{left:81px;bottom:1010px;}
#th_4060{left:169px;bottom:1010px;letter-spacing:-0.12px;}
#ti_4060{left:81px;bottom:981px;}
#tj_4060{left:169px;bottom:981px;letter-spacing:-0.11px;}
#tk_4060{left:81px;bottom:952px;}
#tl_4060{left:169px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#tm_4060{left:169px;bottom:935px;letter-spacing:-0.12px;}
#tn_4060{left:169px;bottom:914px;letter-spacing:-0.11px;}
#to_4060{left:169px;bottom:897px;letter-spacing:-0.12px;}
#tp_4060{left:81px;bottom:868px;letter-spacing:-0.11px;}
#tq_4060{left:169px;bottom:868px;letter-spacing:-0.12px;}
#tr_4060{left:81px;bottom:839px;}
#ts_4060{left:169px;bottom:839px;letter-spacing:-0.11px;}
#tt_4060{left:169px;bottom:822px;letter-spacing:-0.11px;}
#tu_4060{left:81px;bottom:793px;}
#tv_4060{left:169px;bottom:793px;letter-spacing:-0.13px;}
#tw_4060{left:81px;bottom:764px;letter-spacing:-0.21px;}
#tx_4060{left:169px;bottom:764px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#ty_4060{left:169px;bottom:747px;letter-spacing:-0.12px;}
#tz_4060{left:169px;bottom:730px;letter-spacing:-0.1px;}
#t10_4060{left:81px;bottom:701px;letter-spacing:-0.21px;}
#t11_4060{left:169px;bottom:701px;letter-spacing:-0.13px;}
#t12_4060{left:81px;bottom:672px;letter-spacing:-0.11px;}
#t13_4060{left:169px;bottom:672px;letter-spacing:-0.12px;}
#t14_4060{left:716px;bottom:679px;}
#t15_4060{left:81px;bottom:643px;letter-spacing:-0.15px;}
#t16_4060{left:169px;bottom:643px;letter-spacing:-0.12px;}
#t17_4060{left:81px;bottom:614px;letter-spacing:-0.14px;}
#t18_4060{left:169px;bottom:614px;letter-spacing:-0.13px;}
#t19_4060{left:73px;bottom:584px;letter-spacing:-0.14px;}
#t1a_4060{left:72px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1b_4060{left:87px;bottom:548px;letter-spacing:-0.12px;}

.s1_4060{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4060{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4060{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4060{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4060{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4060{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4060{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4060" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4060Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4060" style="-webkit-user-select: none;"><object width="935" height="1210" data="4060/4060.svg" type="image/svg+xml" id="pdf4060" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4060" class="t s1_4060">29-4 </span><span id="t2_4060" class="t s1_4060">Vol. 3C </span>
<span id="t3_4060" class="t s2_4060">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4060" class="t s3_4060">— </span><span id="t5_4060" class="t s3_4060">Bits 29:0 are from the original guest-physical address. </span>
<span id="t6_4060" class="t s3_4060">The format of an EPT PDPTE that maps a 1-GByte page is given in Table 29-2. </span>
<span id="t7_4060" class="t s4_4060">• </span><span id="t8_4060" class="t s3_4060">If bit 7 of the EPT PDPTE is 0, a 4-KByte naturally aligned EPT page directory is located at the physical address </span>
<span id="t9_4060" class="t s3_4060">specified in bits 51:12 of the EPT PDPTE. The format of an EPT PDPTE that references an EPT page directory is </span>
<span id="ta_4060" class="t s3_4060">given in Table 29-3. </span>
<span id="tb_4060" class="t s5_4060">Table 29-1. </span><span id="tc_4060" class="t s5_4060">Format of an EPT PML4 Entry (PML4E) that References an EPT Page-Directory-Pointer Table </span>
<span id="td_4060" class="t s6_4060">Bit </span>
<span id="te_4060" class="t s6_4060">Position(s) </span>
<span id="tf_4060" class="t s6_4060">Contents </span>
<span id="tg_4060" class="t s7_4060">0 </span><span id="th_4060" class="t s7_4060">Read access; indicates whether reads are allowed from the 512-GByte region controlled by this entry </span>
<span id="ti_4060" class="t s7_4060">1 </span><span id="tj_4060" class="t s7_4060">Write access; indicates whether writes are allowed to the 512-GByte region controlled by this entry </span>
<span id="tk_4060" class="t s7_4060">2 </span><span id="tl_4060" class="t s7_4060">If the “mode-based execute control for EPT” VM-execution control is 0, execute access; indicates whether instruction </span>
<span id="tm_4060" class="t s7_4060">fetches are allowed from the 512-GByte region controlled by this entry </span>
<span id="tn_4060" class="t s7_4060">If that control is 1, execute access for supervisor-mode linear addresses; indicates whether instruction fetches are </span>
<span id="to_4060" class="t s7_4060">allowed from supervisor-mode linear addresses in the 512-GByte region controlled by this entry </span>
<span id="tp_4060" class="t s7_4060">7:3 </span><span id="tq_4060" class="t s7_4060">Reserved (must be 0) </span>
<span id="tr_4060" class="t s7_4060">8 </span><span id="ts_4060" class="t s7_4060">If bit 6 of EPTP is 1, accessed flag for EPT; indicates whether software has accessed the 512-GByte region </span>
<span id="tt_4060" class="t s7_4060">controlled by this entry (see Section 29.3.5). Ignored if bit 6 of EPTP is 0 </span>
<span id="tu_4060" class="t s7_4060">9 </span><span id="tv_4060" class="t s7_4060">Ignored </span>
<span id="tw_4060" class="t s7_4060">10 </span><span id="tx_4060" class="t s7_4060">Execute access for user-mode linear addresses. If the “mode-based execute control for EPT” VM-execution control is </span>
<span id="ty_4060" class="t s7_4060">1, indicates whether instruction fetches are allowed from user-mode linear addresses in the 512-GByte region </span>
<span id="tz_4060" class="t s7_4060">controlled by this entry. If that control is 0, this bit is ignored. </span>
<span id="t10_4060" class="t s7_4060">11 </span><span id="t11_4060" class="t s7_4060">Ignored </span>
<span id="t12_4060" class="t s7_4060">(N–1):12 </span><span id="t13_4060" class="t s7_4060">Physical address of 4-KByte aligned EPT page-directory-pointer table referenced by this entry </span>
<span id="t14_4060" class="t s8_4060">1 </span>
<span id="t15_4060" class="t s7_4060">51:N </span><span id="t16_4060" class="t s7_4060">Reserved (must be 0) </span>
<span id="t17_4060" class="t s7_4060">63:52 </span><span id="t18_4060" class="t s7_4060">Ignored </span>
<span id="t19_4060" class="t s9_4060">NOTES: </span>
<span id="t1a_4060" class="t s7_4060">1. N is the physical-address width supported by the processor. Software can determine a processor’s physical-address width by execut- </span>
<span id="t1b_4060" class="t s7_4060">ing CPUID with 80000008H in EAX. The physical-address width is returned in bits 7:0 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
