[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LargeConst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<93> s<92> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:59> el<1:59>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:60>
n<> u<6> t<Module_nonansi_header> p<90> c<2> s<22> l<1:1> el<1:61>
n<a> u<7> t<StringConst> p<8> l<2:11> el<2:12>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<2:11> el<2:12>
n<> u<9> t<Constant_bit_select> p<10> l<2:13> el<2:13>
n<> u<10> t<Constant_select> p<11> c<9> l<2:13> el<2:13>
n<> u<11> t<Net_lvalue> p<16> c<8> s<15> l<2:11> el<2:12>
n<147573952589676412928> u<12> t<IntConst> p<13> l<2:18> el<2:39>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:18> el<2:39>
n<> u<14> t<Primary> p<15> c<13> l<2:18> el<2:39>
n<> u<15> t<Expression> p<16> c<14> l<2:18> el<2:39>
n<> u<16> t<Net_assignment> p<17> c<11> l<2:11> el<2:39>
n<> u<17> t<List_of_net_assignments> p<18> c<16> l<2:11> el<2:39>
n<> u<18> t<Continuous_assign> p<19> c<17> l<2:4> el<2:40>
n<> u<19> t<Module_common_item> p<20> c<18> l<2:4> el<2:40>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:4> el<2:40>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:4> el<2:40>
n<> u<22> t<Module_item> p<90> c<21> s<38> l<2:4> el<2:40>
n<b> u<23> t<StringConst> p<24> l<3:11> el<3:12>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<3:11> el<3:12>
n<> u<25> t<Constant_bit_select> p<26> l<3:13> el<3:13>
n<> u<26> t<Constant_select> p<27> c<25> l<3:13> el<3:13>
n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<3:11> el<3:12>
n<'sd147573952589676412928> u<28> t<IntConst> p<29> l<3:15> el<3:39>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:15> el<3:39>
n<> u<30> t<Primary> p<31> c<29> l<3:15> el<3:39>
n<> u<31> t<Expression> p<32> c<30> l<3:15> el<3:39>
n<> u<32> t<Net_assignment> p<33> c<27> l<3:11> el<3:39>
n<> u<33> t<List_of_net_assignments> p<34> c<32> l<3:11> el<3:39>
n<> u<34> t<Continuous_assign> p<35> c<33> l<3:4> el<3:40>
n<> u<35> t<Module_common_item> p<36> c<34> l<3:4> el<3:40>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<3:4> el<3:40>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<3:4> el<3:40>
n<> u<38> t<Module_item> p<90> c<37> s<54> l<3:4> el<3:40>
n<c> u<39> t<StringConst> p<40> l<4:11> el<4:12>
n<> u<40> t<Ps_or_hierarchical_identifier> p<43> c<39> s<42> l<4:11> el<4:12>
n<> u<41> t<Constant_bit_select> p<42> l<4:13> el<4:13>
n<> u<42> t<Constant_select> p<43> c<41> l<4:13> el<4:13>
n<> u<43> t<Net_lvalue> p<48> c<40> s<47> l<4:11> el<4:12>
n<18446744073709551615> u<44> t<IntConst> p<45> l<4:19> el<4:39>
n<> u<45> t<Primary_literal> p<46> c<44> l<4:19> el<4:39>
n<> u<46> t<Primary> p<47> c<45> l<4:19> el<4:39>
n<> u<47> t<Expression> p<48> c<46> l<4:19> el<4:39>
n<> u<48> t<Net_assignment> p<49> c<43> l<4:11> el<4:39>
n<> u<49> t<List_of_net_assignments> p<50> c<48> l<4:11> el<4:39>
n<> u<50> t<Continuous_assign> p<51> c<49> l<4:4> el<4:40>
n<> u<51> t<Module_common_item> p<52> c<50> l<4:4> el<4:40>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<4:4> el<4:40>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<4:4> el<4:40>
n<> u<54> t<Module_item> p<90> c<53> s<70> l<4:4> el<4:40>
n<d> u<55> t<StringConst> p<56> l<5:11> el<5:12>
n<> u<56> t<Ps_or_hierarchical_identifier> p<59> c<55> s<58> l<5:11> el<5:12>
n<> u<57> t<Constant_bit_select> p<58> l<5:13> el<5:13>
n<> u<58> t<Constant_select> p<59> c<57> l<5:13> el<5:13>
n<> u<59> t<Net_lvalue> p<64> c<56> s<63> l<5:11> el<5:12>
n<18446744073709551616> u<60> t<IntConst> p<61> l<5:19> el<5:39>
n<> u<61> t<Primary_literal> p<62> c<60> l<5:19> el<5:39>
n<> u<62> t<Primary> p<63> c<61> l<5:19> el<5:39>
n<> u<63> t<Expression> p<64> c<62> l<5:19> el<5:39>
n<> u<64> t<Net_assignment> p<65> c<59> l<5:11> el<5:39>
n<> u<65> t<List_of_net_assignments> p<66> c<64> l<5:11> el<5:39>
n<> u<66> t<Continuous_assign> p<67> c<65> l<5:4> el<5:40>
n<> u<67> t<Module_common_item> p<68> c<66> l<5:4> el<5:40>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<5:4> el<5:40>
n<> u<69> t<Non_port_module_item> p<70> c<68> l<5:4> el<5:40>
n<> u<70> t<Module_item> p<90> c<69> s<88> l<5:4> el<5:40>
n<e> u<71> t<StringConst> p<72> l<6:11> el<6:12>
n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<6:11> el<6:12>
n<> u<73> t<Constant_bit_select> p<74> l<6:13> el<6:13>
n<> u<74> t<Constant_select> p<75> c<73> l<6:13> el<6:13>
n<> u<75> t<Net_lvalue> p<82> c<72> s<81> l<6:11> el<6:12>
n<18446744073709551616> u<76> t<IntConst> p<77> l<6:19> el<6:39>
n<> u<77> t<Primary_literal> p<78> c<76> l<6:19> el<6:39>
n<> u<78> t<Primary> p<79> c<77> l<6:19> el<6:39>
n<> u<79> t<Expression> p<81> c<78> l<6:19> el<6:39>
n<> u<80> t<Unary_Minus> p<81> s<79> l<6:18> el<6:19>
n<> u<81> t<Expression> p<82> c<80> l<6:18> el<6:39>
n<> u<82> t<Net_assignment> p<83> c<75> l<6:11> el<6:39>
n<> u<83> t<List_of_net_assignments> p<84> c<82> l<6:11> el<6:39>
n<> u<84> t<Continuous_assign> p<85> c<83> l<6:4> el<6:40>
n<> u<85> t<Module_common_item> p<86> c<84> l<6:4> el<6:40>
n<> u<86> t<Module_or_generate_item> p<87> c<85> l<6:4> el<6:40>
n<> u<87> t<Non_port_module_item> p<88> c<86> l<6:4> el<6:40>
n<> u<88> t<Module_item> p<90> c<87> s<89> l<6:4> el<6:40>
n<> u<89> t<ENDMODULE> p<90> l<8:1> el<8:10>
n<> u<90> t<Module_declaration> p<91> c<6> l<1:1> el<8:10>
n<> u<91> t<Description> p<92> c<90> l<1:1> el<8:10>
n<> u<92> t<Source_text> p<93> c<91> l<1:1> el<8:10>
n<> u<93> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: Compile module "work@dut".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              10
cont_assign                                           10
design                                                 1
int_typespec                                           2
logic_net                                              5
module_inst                                            3
operation                                              2
ref_obj                                               10
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              14
cont_assign                                           15
design                                                 1
int_typespec                                           2
logic_net                                              5
module_inst                                            3
operation                                              3
ref_obj                                               15
ref_typespec                                           3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LargeConst/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:11, endln:2:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:3:11, endln:3:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.c), line:4:11, endln:4:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.d), line:5:11, endln:5:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.e), line:6:11, endln:6:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:e
    |vpiFullName:work@dut.e
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:2:18, endln:2:39
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:39
      |vpiDecompile:147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:39
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:11, endln:2:12
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:3:15, endln:3:39
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiDecompile:'sd147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:3:15, endln:3:39
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:3:11, endln:3:12
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:4:19, endln:4:39
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:39
      |vpiDecompile:18446744073709551615
      |vpiSize:64
      |UINT:18446744073709551615
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:39
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:4:11, endln:4:12
  |vpiContAssign:
  \_cont_assign: , line:5:11, endln:5:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:39
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:39
      |vpiDecompile:18446744073709551616
      |vpiSize:-1
      |DEC:18446744073709551616
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.d), line:5:11, endln:5:12
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:39
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:5:11, endln:5:12
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_operation: , line:6:18, endln:6:39
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:39
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:6:19, endln:6:39
        |vpiDecompile:18446744073709551616
        |vpiSize:-1
        |DEC:18446744073709551616
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.e), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:39
      |vpiName:e
      |vpiFullName:work@dut.e
      |vpiActual:
      \_logic_net: (work@dut.e), line:6:11, endln:6:12
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:2:18, endln:2:39
      |vpiDecompile:147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:39
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:11, endln:2:12
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:3:15, endln:3:39
      |vpiDecompile:'sd147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiTypespec:
      \_ref_typespec: 
        |vpiParent:
        \_constant: , line:3:15, endln:3:39
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:3:11, endln:3:12
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:4:19, endln:4:39
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:39
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:4:11, endln:4:12
  |vpiContAssign:
  \_cont_assign: , line:5:11, endln:5:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:39
      |vpiDecompile:18446744073709551616
      |vpiSize:-1
      |DEC:18446744073709551616
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.d), line:5:11, endln:5:12
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:39
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:5:11, endln:5:12
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_operation: , line:6:18, endln:6:39
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:39
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:6:19, endln:6:39
        |vpiParent:
        \_operation: , line:6:18, endln:6:39
        |vpiDecompile:18446744073709551616
        |vpiSize:-1
        |DEC:18446744073709551616
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@dut.e), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:39
      |vpiName:e
      |vpiFullName:work@dut.e
      |vpiActual:
      \_logic_net: (work@dut.e), line:6:11, endln:6:12
\_weaklyReferenced:
\_int_typespec: 
  |vpiSigned:1
\_cont_assign: , line:2:11, endln:2:39
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiRhs:
  \_constant: , line:2:18, endln:2:39
  |vpiLhs:
  \_ref_obj: (work@dut.a), line:2:11, endln:2:12
    |vpiParent:
    \_cont_assign: , line:2:11, endln:2:39
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiActual:
    \_logic_net: (work@dut.a), line:2:11, endln:2:12
\_cont_assign: , line:3:11, endln:3:39
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiRhs:
  \_constant: , line:3:15, endln:3:39
  |vpiLhs:
  \_ref_obj: (work@dut.b), line:3:11, endln:3:12
    |vpiParent:
    \_cont_assign: , line:3:11, endln:3:39
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiActual:
    \_logic_net: (work@dut.b), line:3:11, endln:3:12
\_cont_assign: , line:4:11, endln:4:39
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiRhs:
  \_constant: , line:4:19, endln:4:39
  |vpiLhs:
  \_ref_obj: (work@dut.c), line:4:11, endln:4:12
    |vpiParent:
    \_cont_assign: , line:4:11, endln:4:39
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiActual:
    \_logic_net: (work@dut.c), line:4:11, endln:4:12
\_cont_assign: , line:5:11, endln:5:39
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiRhs:
  \_constant: , line:5:19, endln:5:39
  |vpiLhs:
  \_ref_obj: (work@dut.d), line:5:11, endln:5:12
    |vpiParent:
    \_cont_assign: , line:5:11, endln:5:39
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiActual:
    \_logic_net: (work@dut.d), line:5:11, endln:5:12
\_int_typespec: 
  |vpiParent:
  \_ref_typespec: 
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/LargeConst/dut.sv | ${SURELOG_DIR}/build/regression/LargeConst/roundtrip/dut_000.sv | 0 | 8 |
============================== End RoundTrip Results ==============================
