
*** Running vivado
    with args -log FFT_OUT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_OUT.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FFT_OUT.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip'.
Command: synth_design -top FFT_OUT -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 501.887 ; gain = 97.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FFT_OUT' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/FFT_OUT.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_to_FFT' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ad_fifo' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/ad_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2k' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/clk_2k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_2k' (1#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/clk_2k.v:23]
INFO: [Synth 8-6157] synthesizing module 'AD_DA_t' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_ip' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/pll_ip_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_ip' (2#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/pll_ip_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (3#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'AD_DA_tran' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/AD_DA_tran.v:23]
INFO: [Synth 8-6157] synthesizing module 'AD' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/AD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD' (4#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/AD.v:23]
INFO: [Synth 8-6157] synthesizing module 'DA' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/DA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DA' (5#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/DA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD_DA_tran' (6#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/AD_DA_tran.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD_DA_t' (7#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_fifo' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fft_fifo.v:5]
	Parameter FRAME_LEN bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (8#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_fifo' (9#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fft_fifo.v:5]
WARNING: [Synth 8-350] instance 'u_fft_fifo' of module 'fft_fifo' requires 12 connections, but only 10 given [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/ad_fifo.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ad_fifo' (10#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/ad_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_t' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/imports/new/fft_t.v:22]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (11#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/xfft_0_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_config_tdata' does not match port width (8) of module 'xfft_0' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/imports/new/fft_t.v:56]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_data_tuser' does not match port width (24) of module 'xfft_0' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/imports/new/fft_t.v:70]
WARNING: [Synth 8-350] instance 'fft_inst' of module 'xfft_0' requires 23 connections, but only 21 given [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/imports/new/fft_t.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fft_t' (12#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/imports/new/fft_t.v:22]
INFO: [Synth 8-6157] synthesizing module 'multiple_power' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/multiple_power.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiple_power' (13#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/multiple_power.v:23]
INFO: [Synth 8-6157] synthesizing module 'peak_find' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/peak_find.v:1]
	Parameter THRESH bound to: 30 - type: integer 
	Parameter SOUND_THRESHOLD bound to: 42 - type: integer 
	Parameter HOLD_FRAMES bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'peak_find' (14#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/peak_find.v:1]
INFO: [Synth 8-6157] synthesizing module 'peak_classify' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/peak_classify.v:1]
	Parameter NUM_PEAKS bound to: 8 - type: integer 
	Parameter THRESH_DIFF bound to: 3 - type: integer 
	Parameter S_COLLECT bound to: 1'b0 
	Parameter S_HOLD bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'peak_classify' (15#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/peak_classify.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:156]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (16#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/.Xil/Vivado-28120-Peaceinlife/realtime/ila_2_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe1' does not match port width (8) of module 'ila_2' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:159]
WARNING: [Synth 8-689] width (12) of port connection 'probe2' does not match port width (11) of module 'ila_2' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:160]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_peak_find'. This will prevent further optimization [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_2'. This will prevent further optimization [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_peak_classify'. This will prevent further optimization [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:146]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_to_FFT' (17#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/fifo_FFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9_wrapper' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/hdl/zynq_a9_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9' [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9_processing_system7_0_0' [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (18#1) [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (19#1) [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (20#1) [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:195]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9_processing_system7_0_0' (21#1) [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'zynq_a9_processing_system7_0_0' requires 24 connections, but only 22 given [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:83]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9' (22#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9_wrapper' (23#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/hdl/zynq_a9_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FFT_OUT' (24#1) [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/new/FFT_OUT.v:3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 558.195 ; gain = 153.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 558.195 ; gain = 153.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 558.195 ; gain = 153.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip/pll_ip_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip/pll_ip_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'u_FIFO_to_FFT/u_fft_t/fft_inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'u_FIFO_to_FFT/u_fft_t/fft_inst'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ila_2'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'u_FIFO_to_FFT/u_ila_2'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FFT_OUT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FFT_OUT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.539 ; gain = 0.000
Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc]
WARNING: [Vivado 12-646] clock 'clk_out1_pll_ip' not found. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_out1_pll_ip'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'reading'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'writing'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'reading'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'writing'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'index[11]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'index[10]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'index[9]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'index[8]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'index[7]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'index[6]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'index[5]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'index[4]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'index[3]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'index[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'index[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'index[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:94]
Finished Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FFT_OUT_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FFT_OUT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FFT_OUT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FFT_OUT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FFT_OUT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.539 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.539 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 893.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 893.539 ; gain = 488.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 893.539 ; gain = 488.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst. (constraint file  F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for zynq_a9_wrapper_i/zynq_a9_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_FIFO_to_FFT/u_fft_t/fft_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_FIFO_to_FFT/u_ila_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 893.539 ; gain = 488.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_2k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "low_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "high_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "total_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 893.539 ; gain = 488.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_2k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AD 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fft_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fft_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module multiple_power 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module peak_find 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module peak_classify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_ad_fifo/u_ad_da_t/u_clock_div/clk_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ad_fifo/u_ad_da_t/u_clock_div/pulse_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ad_fifo/u_fft_fifo/in_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[17]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[18]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[19]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[20]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[21]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[22]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[23]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[24]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[25]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[26]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[27]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[28]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[29]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[30]' (FDCE) to 'u_FIFO_to_FFT/u_multiple_power/power_value_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FIFO_to_FFT/\u_multiple_power/power_value_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 893.539 ; gain = 488.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/clk_out1' to pin 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1066.359 ; gain = 661.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1086.180 ; gain = 681.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |ila_2            |         1|
|2     |pll_ip           |         1|
|3     |fifo_generator_0 |         1|
|4     |xfft_0           |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator_0 |     1|
|2     |ila_2            |     1|
|3     |pll_ip           |     1|
|4     |xfft_0           |     1|
|5     |BIBUF            |   130|
|6     |BUFG             |     1|
|7     |CARRY4           |    49|
|8     |LUT1             |    71|
|9     |LUT2             |   102|
|10    |LUT3             |   104|
|11    |LUT4             |   159|
|12    |LUT5             |    49|
|13    |LUT6             |    98|
|14    |PS7              |     1|
|15    |FDCE             |   318|
|16    |FDPE             |     1|
|17    |IBUF             |    10|
|18    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------+------+
|      |Instance                   |Module                                     |Cells |
+------+---------------------------+-------------------------------------------+------+
|1     |top                        |                                           |  1192|
|2     |  u_FIFO_to_FFT            |FIFO_to_FFT                                |   972|
|3     |    u_peak_find            |peak_find                                  |   387|
|4     |    u_peak_classify        |peak_classify                              |   178|
|5     |    u_ad_fifo              |ad_fifo                                    |   115|
|6     |      u_ad_da_t            |AD_DA_t                                    |    51|
|7     |        u_AD_DA_tran       |AD_DA_tran                                 |    17|
|8     |          u_AD             |AD                                         |     9|
|9     |          u_DA             |DA                                         |     8|
|10    |        u_clock_div        |clock_div                                  |    33|
|11    |      u_fft_fifo           |fft_fifo                                   |    64|
|12    |    u_fft_t                |fft_t                                      |   172|
|13    |    u_multiple_power       |multiple_power                             |   120|
|14    |  zynq_a9_wrapper_i        |zynq_a9_wrapper                            |   195|
|15    |    zynq_a9_i              |zynq_a9                                    |   195|
|16    |      processing_system7_0 |zynq_a9_processing_system7_0_0             |   195|
|17    |        inst               |processing_system7_v5_5_processing_system7 |   195|
+------+---------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1100.309 ; gain = 360.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.309 ; gain = 695.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1106.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 143 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1106.008 ; gain = 703.004
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/synth_1/FFT_OUT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFT_OUT_utilization_synth.rpt -pb FFT_OUT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 16:37:57 2025...
