============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 18:43:55 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 19 trigger nets, 19 data nets.
KIT-1004 : Chipwatcher code = 1110001010101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1956/15 useful/useless nets, 1112/7 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1741/18 useful/useless nets, 1416/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1032 : 1545/30 useful/useless nets, 1220/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1569/150 useful/useless nets, 1260/24 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 195 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1916/5 useful/useless nets, 1607/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 162 (3.70), #lev = 6 (1.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 171 (3.71), #lev = 5 (2.01)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 382 instances into 171 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 258 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.107532s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (81.8%)

RUN-1004 : used memory is 147 MB, reserved memory is 112 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (164 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1132 instances
RUN-0007 : 438 luts, 487 seqs, 100 mslices, 61 lslices, 18 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1451 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 831 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     267     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     213     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1130 instances, 438 luts, 487 seqs, 161 slices, 25 macros(161 instances: 100 mslices 61 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 307957
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1130.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 197137, overlap = 56.25
PHY-3002 : Step(2): len = 129362, overlap = 56.25
PHY-3002 : Step(3): len = 99454.4, overlap = 51.75
PHY-3002 : Step(4): len = 87103.9, overlap = 51.75
PHY-3002 : Step(5): len = 73586.1, overlap = 56.25
PHY-3002 : Step(6): len = 65026.8, overlap = 56.25
PHY-3002 : Step(7): len = 60152.5, overlap = 56.25
PHY-3002 : Step(8): len = 58425.7, overlap = 56.25
PHY-3002 : Step(9): len = 54510.2, overlap = 56.25
PHY-3002 : Step(10): len = 52271, overlap = 56.25
PHY-3002 : Step(11): len = 50931.4, overlap = 56.25
PHY-3002 : Step(12): len = 46205.8, overlap = 56.25
PHY-3002 : Step(13): len = 43384.2, overlap = 56.25
PHY-3002 : Step(14): len = 42083.7, overlap = 56.25
PHY-3002 : Step(15): len = 38937, overlap = 56.25
PHY-3002 : Step(16): len = 38192.8, overlap = 56.25
PHY-3002 : Step(17): len = 38201.6, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91241e-06
PHY-3002 : Step(18): len = 38959.4, overlap = 56.25
PHY-3002 : Step(19): len = 41694.3, overlap = 54
PHY-3002 : Step(20): len = 44750.3, overlap = 54
PHY-3002 : Step(21): len = 39191.2, overlap = 51.75
PHY-3002 : Step(22): len = 39576.3, overlap = 45
PHY-3002 : Step(23): len = 39835.5, overlap = 45
PHY-3002 : Step(24): len = 39309.1, overlap = 49.5
PHY-3002 : Step(25): len = 36580.6, overlap = 49.5
PHY-3002 : Step(26): len = 36263.9, overlap = 49.5
PHY-3002 : Step(27): len = 36769.7, overlap = 49.5
PHY-3002 : Step(28): len = 36873.1, overlap = 49.5
PHY-3002 : Step(29): len = 36692.3, overlap = 49.5
PHY-3002 : Step(30): len = 34638.4, overlap = 56.25
PHY-3002 : Step(31): len = 33647.1, overlap = 56.25
PHY-3002 : Step(32): len = 33909.3, overlap = 56.25
PHY-3002 : Step(33): len = 32597.9, overlap = 54
PHY-3002 : Step(34): len = 33070, overlap = 49.5
PHY-3002 : Step(35): len = 32910.1, overlap = 49.5
PHY-3002 : Step(36): len = 31379.1, overlap = 49.5
PHY-3002 : Step(37): len = 31327.5, overlap = 49.5
PHY-3002 : Step(38): len = 30651.6, overlap = 49.5
PHY-3002 : Step(39): len = 30651.6, overlap = 49.5
PHY-3002 : Step(40): len = 31130.7, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.82482e-06
PHY-3002 : Step(41): len = 32411.9, overlap = 49.5
PHY-3002 : Step(42): len = 32659.4, overlap = 49.5
PHY-3002 : Step(43): len = 33210.2, overlap = 49.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56496e-05
PHY-3002 : Step(44): len = 35273.5, overlap = 49.5
PHY-3002 : Step(45): len = 35452.3, overlap = 49.5
PHY-3002 : Step(46): len = 35400.2, overlap = 49.5
PHY-3002 : Step(47): len = 34992.8, overlap = 49.5
PHY-3002 : Step(48): len = 34786.3, overlap = 49.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.12993e-05
PHY-3002 : Step(49): len = 36523.1, overlap = 49.5
PHY-3002 : Step(50): len = 36850.9, overlap = 49.5
PHY-3002 : Step(51): len = 37208, overlap = 49.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.25986e-05
PHY-3002 : Step(52): len = 37346.9, overlap = 49.5
PHY-3002 : Step(53): len = 37407.4, overlap = 49.5
PHY-3002 : Step(54): len = 37699.8, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(55): len = 43970.7, overlap = 4.5
PHY-3002 : Step(56): len = 44029.4, overlap = 4.75
PHY-3002 : Step(57): len = 41892.3, overlap = 6.5625
PHY-3002 : Step(58): len = 41776.6, overlap = 5.5
PHY-3002 : Step(59): len = 40754.2, overlap = 6.84375
PHY-3002 : Step(60): len = 41074.2, overlap = 7.21875
PHY-3002 : Step(61): len = 39764.4, overlap = 7.125
PHY-3002 : Step(62): len = 39308.4, overlap = 8.75
PHY-3002 : Step(63): len = 38931.6, overlap = 7.75
PHY-3002 : Step(64): len = 38069, overlap = 7.875
PHY-3002 : Step(65): len = 37690.2, overlap = 7.59375
PHY-3002 : Step(66): len = 37774.4, overlap = 9.90625
PHY-3002 : Step(67): len = 37761, overlap = 11.25
PHY-3002 : Step(68): len = 37765.6, overlap = 11.5
PHY-3002 : Step(69): len = 37304.4, overlap = 12.4375
PHY-3002 : Step(70): len = 37007.5, overlap = 12.3125
PHY-3002 : Step(71): len = 37116.7, overlap = 12.0625
PHY-3002 : Step(72): len = 36627.8, overlap = 10.4062
PHY-3002 : Step(73): len = 36626.6, overlap = 10.7812
PHY-3002 : Step(74): len = 36551.8, overlap = 11.5625
PHY-3002 : Step(75): len = 36579.1, overlap = 10.9375
PHY-3002 : Step(76): len = 36417.2, overlap = 10.6875
PHY-3002 : Step(77): len = 36115.7, overlap = 9.875
PHY-3002 : Step(78): len = 36016.1, overlap = 8.90625
PHY-3002 : Step(79): len = 35900.6, overlap = 7.90625
PHY-3002 : Step(80): len = 35731.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000226151
PHY-3002 : Step(81): len = 35794.5, overlap = 9
PHY-3002 : Step(82): len = 35934.7, overlap = 9.1875
PHY-3002 : Step(83): len = 36019.2, overlap = 10.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73196e-05
PHY-3002 : Step(84): len = 36174, overlap = 40.6875
PHY-3002 : Step(85): len = 36174, overlap = 40.6875
PHY-3002 : Step(86): len = 36052.4, overlap = 37.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46392e-05
PHY-3002 : Step(87): len = 36726.3, overlap = 38.25
PHY-3002 : Step(88): len = 36726.3, overlap = 38.25
PHY-3002 : Step(89): len = 36657.8, overlap = 28.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92783e-05
PHY-3002 : Step(90): len = 37642.7, overlap = 27.4688
PHY-3002 : Step(91): len = 37735.9, overlap = 27.3438
PHY-3002 : Step(92): len = 38079.1, overlap = 22.9062
PHY-3002 : Step(93): len = 38152.2, overlap = 21.125
PHY-3002 : Step(94): len = 37678.7, overlap = 22.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138557
PHY-3002 : Step(95): len = 37632.2, overlap = 19.7188
PHY-3002 : Step(96): len = 37632.2, overlap = 19.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.09 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1451.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44336, over cnt = 163(0%), over = 584, worst = 14
PHY-1001 : End global iterations;  0.107595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.0%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 18.49, top10 = 11.74, top15 = 8.44.
PHY-1001 : End incremental global routing;  0.186980s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5941, tnet num: 1449, tinst num: 1130, tnode num: 7838, tedge num: 9973.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.190849s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.403349s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.1%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 201.
OPT-1001 : End physical optimization;  0.420320s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 438 LUT to BLE ...
SYN-4008 : Packed 438 LUT and 223 SEQ to BLE.
SYN-4003 : Packing 264 remaining SEQ's ...
SYN-4005 : Packed 147 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 117 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 555/904 primitive instances ...
PHY-3001 : End packing;  0.052046s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 519 instances
RUN-1001 : 237 mslices, 236 lslices, 18 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1234 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 616 nets have 2 pins
RUN-1001 : 478 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 517 instances, 473 slices, 25 macros(161 instances: 100 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 37981.6, Over = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41543e-05
PHY-3002 : Step(97): len = 37356.4, overlap = 29.75
PHY-3002 : Step(98): len = 37413.7, overlap = 29.5
PHY-3002 : Step(99): len = 37397.9, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.83087e-05
PHY-3002 : Step(100): len = 37392.6, overlap = 34
PHY-3002 : Step(101): len = 37516.5, overlap = 33.75
PHY-3002 : Step(102): len = 37737.1, overlap = 33
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.66173e-05
PHY-3002 : Step(103): len = 38172.6, overlap = 30.5
PHY-3002 : Step(104): len = 38331.6, overlap = 30.25
PHY-3002 : Step(105): len = 38685.7, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.172827s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (36.2%)

PHY-3001 : Trial Legalized: Len = 51579.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0164843
PHY-3002 : Step(106): len = 50541.9, overlap = 0.25
PHY-3002 : Step(107): len = 47921, overlap = 4.75
PHY-3002 : Step(108): len = 47451, overlap = 6
PHY-3002 : Step(109): len = 45123.2, overlap = 8.25
PHY-3002 : Step(110): len = 44208.3, overlap = 10.75
PHY-3002 : Step(111): len = 43294.4, overlap = 13.25
PHY-3002 : Step(112): len = 42717.2, overlap = 13.75
PHY-3002 : Step(113): len = 41790.1, overlap = 16
PHY-3002 : Step(114): len = 41514.8, overlap = 16.5
PHY-3002 : Step(115): len = 41314.3, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0294137
PHY-3002 : Step(116): len = 41278.3, overlap = 16.5
PHY-3002 : Step(117): len = 40995.6, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0588274
PHY-3002 : Step(118): len = 40986.6, overlap = 17.5
PHY-3002 : Step(119): len = 40918.9, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46265.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 46501.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 73/1234.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56480, over cnt = 157(0%), over = 255, worst = 4
PHY-1002 : len = 57432, over cnt = 79(0%), over = 108, worst = 3
PHY-1002 : len = 58512, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 58808, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 58896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.231867s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.2%)

PHY-1001 : Congestion index: top1 = 28.99, top5 = 20.63, top10 = 14.85, top15 = 11.12.
PHY-1001 : End incremental global routing;  0.316687s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5067, tnet num: 1232, tinst num: 517, tnode num: 6462, tedge num: 8883.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.226288s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.567281s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (49.6%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002463s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1051/1234.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012107s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.1%)

PHY-1001 : Congestion index: top1 = 28.99, top5 = 20.63, top10 = 14.85, top15 = 11.12.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.667845s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (56.2%)

RUN-1003 : finish command "place" in  6.023698s wall, 1.625000s user + 0.734375s system = 2.359375s CPU (39.2%)

RUN-1004 : used memory is 184 MB, reserved memory is 149 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 519 instances
RUN-1001 : 237 mslices, 236 lslices, 18 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1234 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 616 nets have 2 pins
RUN-1001 : 478 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5067, tnet num: 1232, tinst num: 517, tnode num: 6462, tedge num: 8883.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 237 mslices, 236 lslices, 18 pads, 21 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 670 clock pins, and constraint 1394 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55840, over cnt = 155(0%), over = 247, worst = 4
PHY-1002 : len = 56792, over cnt = 81(0%), over = 109, worst = 3
PHY-1002 : len = 58072, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 58208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.204952s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 28.64, top5 = 20.33, top10 = 14.66, top15 = 11.01.
PHY-1001 : End global routing;  0.272257s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 199, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 499, reserve = 469, peak = 499.
PHY-1001 : End build detailed router design. 4.277771s wall, 3.390625s user + 0.125000s system = 3.515625s CPU (82.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.866448s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (84.6%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 1; 1.877832s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (84.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 206872, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 532, reserve = 502, peak = 532.
PHY-1001 : End initial routed; 4.455846s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (72.6%)

PHY-1001 : Current memory(MB): used = 532, reserve = 502, peak = 532.
PHY-1001 : End phase 2; 4.455913s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (72.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 206264, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.049684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (62.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 206256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.032711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 206256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023822s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.179487s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (87.1%)

PHY-1001 : Current memory(MB): used = 544, reserve = 515, peak = 544.
PHY-1001 : End phase 3; 0.427618s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.0%)

PHY-1003 : Routed, final wirelength = 206256
PHY-1001 : Current memory(MB): used = 545, reserve = 515, peak = 545.
PHY-1001 : End export database. 0.015624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-1001 : End detail routing;  11.313256s wall, 8.718750s user + 0.218750s system = 8.937500s CPU (79.0%)

RUN-1003 : finish command "route" in  11.922220s wall, 9.000000s user + 0.218750s system = 9.218750s CPU (77.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 448 MB, peak memory is 545 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      777   out of  19600    3.96%
#reg                      503   out of  19600    2.57%
#le                       894
  #lut only               391   out of    894   43.74%
  #reg only               117   out of    894   13.09%
  #lut&reg                386   out of    894   43.18%
#dsp                        0   out of     29    0.00%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     218
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            94
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di             16
#4        adc/clk_adc                          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP       NONE     
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP       IREG     
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP       IREG     
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP       IREG     
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP       IREG     
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP       IREG     
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP       IREG     
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP       IREG     
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP       IREG     
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP       NONE     
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP       IREG     
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A         NONE     
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP       IREG     
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE        OREG     
     ale         OUTPUT        P23        LVCMOS25           8            N/A         OREG     
      oe         OUTPUT        P86        LVCMOS25           8            NONE        OREG     
    start        OUTPUT        P59        LVCMOS25           8            NONE        OREG     
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE      OREG;TREG  

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |894    |616     |161     |519     |21      |0       |
|  adc                               |adc_ctrl       |34     |28      |6       |18      |0       |0       |
|  anjian_list                       |anjian         |41     |33      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |155    |94      |44      |68      |4       |0       |
|    fifo_list                       |fifo           |124    |71      |36      |56      |4       |0       |
|      ram_inst                      |ram_infer_fifo |20     |20      |0       |10      |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |59     |53      |6       |36      |0       |0       |
|  tx                                |uart_tx        |57     |37      |8       |37      |0       |0       |
|  type                              |type_choice    |112    |104     |8       |62      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |434    |265     |83      |258     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |434    |265     |83      |258     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |162    |101     |0       |151     |0       |0       |
|        reg_inst                    |register       |159    |98      |0       |148     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |272    |164     |83      |107     |0       |0       |
|        bus_inst                    |bus_top        |72     |37      |22      |24      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |53     |29      |16      |13      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |17     |6       |6       |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |115    |86      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       597   
    #2         2       341   
    #3         3        72   
    #4         4        65   
    #5        5-10      68   
    #6       11-50      54   
    #7       51-100     4    
  Average     2.88           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 89c217c2f60ebc735562703e5ae1d696de135410788873208dd38fbfb83031b4 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 517
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1234, pip num: 12825
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1496 valid insts, and 34184 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100111110001010101110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.749277s wall, 14.218750s user + 0.140625s system = 14.359375s CPU (522.3%)

RUN-1004 : used memory is 479 MB, reserved memory is 452 MB, peak memory is 678 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_184355.log"
