Modified Verilog from the original one