
*** Running vivado
    with args -log miniproject_ReflexTester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniproject_ReflexTester.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source miniproject_ReflexTester.tcl -notrace
Command: synth_design -top miniproject_ReflexTester -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 949.172 ; gain = 233.969
---------------------------------------------------------------------------------
WARNING: [Synth 8-2488] overwriting existing primary unit miniproject_reflextester [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:36]
INFO: [Synth 8-638] synthesizing module 'miniproject_ReflexTester' [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:47]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:129]
WARNING: [Synth 8-614] signal 'slowc' is read in the process but is not in the sensitivity list [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:129]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/Reflex_Tester.vhd:53' bound to instance 'harsha' of component 'Dflipflop' [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:141]
ERROR: [Synth 8-3493] module 'dflipflop' declared at 'C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/Reflex_Tester.vhd:53' does not have matching formal port for component port 'start' [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:141]
ERROR: [Synth 8-285] failed synthesizing module 'miniproject_ReflexTester' [C:/Users/chris/Google Drive/FIU Classes/2021 Summer/EEL 4740/final_project/final_project.srcs/sources_1/imports/new/miniproject_ReflexTester.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.414 ; gain = 303.211
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 12:41:39 2021...
