==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.81 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.57 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 189.461 MB.
INFO: [HLS 200-10] Analyzing design file 'contourDetect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.52 seconds. CPU system time: 0.97 seconds. Elapsed time: 14.73 seconds; current allocated memory: 193.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,619 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 474 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_2' is marked as complete unroll implied by the pipeline pragma (contourDetect.cpp:49:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (contourDetect.cpp:49:26) in function 'sobel_rgb_green_outline_fixed' completely with a factor of 3 (contourDetect.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'sobel_rgb_green_outline_fixed(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (contourDetect.cpp:17:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'sobel_rgb_green_outline_fixed(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (contourDetect.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29sobel_rgb_green_outline_fixedRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_E7linebuf': Complete partitioning on dimension 1. (contourDetect.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.96 seconds; current allocated memory: 195.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.371 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:36:9) to (contourDetect.cpp:65:31) in function 'sobel_rgb_green_outline_fixed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:68:20) to (contourDetect.cpp:35:22) in function 'sobel_rgb_green_outline_fixed'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 221.203 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 221.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_green_outline_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_35_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel_rgb_green_outline_fixed' consists of the following:
	'load' operation ('col_load', contourDetect.cpp:73) on local variable 'col' [112]  (0.000 ns)
	'add' operation ('col', contourDetect.cpp:103) [194]  (2.552 ns)
	'icmp' operation ('icmp_ln104', contourDetect.cpp:104) [195]  (2.552 ns)
	'select' operation ('col', contourDetect.cpp:104) [197]  (0.698 ns)
	'store' operation ('col_write_ln35', contourDetect.cpp:35) of variable 'col', contourDetect.cpp:104 on local variable 'col' [206]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 221.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 221.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_green_outline_fixed' to 'ap_ctrl_none'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_35_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_rgb_green_outline_fixed' pipeline 'VITIS_LOOP_35_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_green_outline_fixed'.
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 221.203 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 224.191 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 233.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_green_outline_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_green_outline_fixed.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.01 seconds. CPU system time: 1.32 seconds. Elapsed time: 23.46 seconds; current allocated memory: 44.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.508 MB.
INFO: [HLS 200-10] Analyzing design file 'contourDetect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.66 seconds. CPU system time: 0.85 seconds. Elapsed time: 13.74 seconds; current allocated memory: 193.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,619 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 474 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'INNER' is marked as complete unroll implied by the pipeline pragma (contourDetect.cpp:49:16)
INFO: [HLS 214-186] Unrolling loop 'INNER' (contourDetect.cpp:49:16) in function 'sobel_rgb_green_outline_fixed' completely with a factor of 3 (contourDetect.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'sobel_rgb_green_outline_fixed(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (contourDetect.cpp:17:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'sobel_rgb_green_outline_fixed(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (contourDetect.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29sobel_rgb_green_outline_fixedRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_E7linebuf': Complete partitioning on dimension 1. (contourDetect.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.89 seconds; current allocated memory: 195.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.371 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:36:9) to (contourDetect.cpp:65:31) in function 'sobel_rgb_green_outline_fixed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:68:20) to (contourDetect.cpp:35:12) in function 'sobel_rgb_green_outline_fixed'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 221.199 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 221.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_green_outline_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'OUTER'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel_rgb_green_outline_fixed' consists of the following:
	'load' operation ('col_load', contourDetect.cpp:73) on local variable 'col' [112]  (0.000 ns)
	'add' operation ('col', contourDetect.cpp:103) [194]  (2.552 ns)
	'icmp' operation ('icmp_ln104', contourDetect.cpp:104) [195]  (2.552 ns)
	'select' operation ('col', contourDetect.cpp:104) [197]  (0.698 ns)
	'store' operation ('col_write_ln35', contourDetect.cpp:35) of variable 'col', contourDetect.cpp:104 on local variable 'col' [206]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 221.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 221.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_green_outline_fixed' to 'ap_ctrl_none'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUTER' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_rgb_green_outline_fixed' pipeline 'OUTER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_green_outline_fixed'.
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 221.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 224.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 233.820 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_green_outline_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_green_outline_fixed.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.18 seconds. CPU system time: 1.2 seconds. Elapsed time: 22.4 seconds; current allocated memory: 44.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.504 MB.
INFO: [HLS 200-10] Analyzing design file 'contourDetect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.98 seconds. CPU system time: 0.76 seconds. Elapsed time: 13.77 seconds; current allocated memory: 193.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,428 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'INNER' is marked as complete unroll implied by the pipeline pragma (contourDetect.cpp:49:16)
INFO: [HLS 214-186] Unrolling loop 'INNER' (contourDetect.cpp:49:16) in function 'sobel_rgb_green_outline_fixed' completely with a factor of 3 (contourDetect.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29sobel_rgb_green_outline_fixedRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_E7linebuf': Complete partitioning on dimension 1. (contourDetect.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.78 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.83 seconds; current allocated memory: 194.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.672 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:36:9) to (contourDetect.cpp:65:31) in function 'sobel_rgb_green_outline_fixed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:68:20) to (contourDetect.cpp:35:12) in function 'sobel_rgb_green_outline_fixed'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 218.352 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 218.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_green_outline_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'OUTER'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel_rgb_green_outline_fixed' consists of the following:
	'load' operation ('col_load', contourDetect.cpp:73) on local variable 'col' [112]  (0.000 ns)
	'add' operation ('col', contourDetect.cpp:102) [161]  (2.552 ns)
	'icmp' operation ('icmp_ln103', contourDetect.cpp:103) [162]  (2.552 ns)
	'select' operation ('col', contourDetect.cpp:103) [164]  (0.698 ns)
	'store' operation ('col_write_ln35', contourDetect.cpp:35) of variable 'col', contourDetect.cpp:103 on local variable 'col' [173]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 218.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 218.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_green_outline_fixed' to 'ap_ctrl_none'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUTER' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_rgb_green_outline_fixed' pipeline 'OUTER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_green_outline_fixed'.
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 218.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 218.414 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 228.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_green_outline_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_green_outline_fixed.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.98 seconds. CPU system time: 1.05 seconds. Elapsed time: 21.91 seconds; current allocated memory: 38.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.62 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.08 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.504 MB.
INFO: [HLS 200-10] Analyzing design file 'contourDetect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.96 seconds. CPU system time: 0.72 seconds. Elapsed time: 13.75 seconds; current allocated memory: 193.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,841 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'INNER' is marked as complete unroll implied by the pipeline pragma (contourDetect.cpp:49:16)
INFO: [HLS 214-186] Unrolling loop 'INNER' (contourDetect.cpp:49:16) in function 'sobel_rgb_green_outline_fixed' completely with a factor of 3 (contourDetect.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29sobel_rgb_green_outline_fixedRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_E7linebuf': Complete partitioning on dimension 1. (contourDetect.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.8 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.86 seconds; current allocated memory: 195.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.797 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:36:9) to (contourDetect.cpp:65:31) in function 'sobel_rgb_green_outline_fixed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:68:20) to (contourDetect.cpp:35:12) in function 'sobel_rgb_green_outline_fixed'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 218.535 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 218.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_green_outline_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'OUTER'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel_rgb_green_outline_fixed' consists of the following:
	'load' operation ('col_load', contourDetect.cpp:73) on local variable 'col' [112]  (0.000 ns)
	'add' operation ('col', contourDetect.cpp:102) [161]  (2.552 ns)
	'icmp' operation ('icmp_ln103', contourDetect.cpp:103) [162]  (2.552 ns)
	'select' operation ('col', contourDetect.cpp:103) [164]  (0.698 ns)
	'store' operation ('col_write_ln35', contourDetect.cpp:35) of variable 'col', contourDetect.cpp:103 on local variable 'col' [173]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 218.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_green_outline_fixed' to 'ap_ctrl_none'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUTER' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_rgb_green_outline_fixed' pipeline 'OUTER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_21s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_green_outline_fixed'.
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 218.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 218.652 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 228.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_green_outline_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_green_outline_fixed.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.96 seconds. CPU system time: 1.02 seconds. Elapsed time: 21.93 seconds; current allocated memory: 38.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.504 MB.
INFO: [HLS 200-10] Analyzing design file 'contourDetect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.8 seconds. CPU system time: 0.7 seconds. Elapsed time: 13.59 seconds; current allocated memory: 193.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,841 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ContourDetec_ver2/ContourDetect_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'INNER' is marked as complete unroll implied by the pipeline pragma (contourDetect.cpp:49:16)
INFO: [HLS 214-186] Unrolling loop 'INNER' (contourDetect.cpp:49:16) in function 'sobel_rgb_green_outline_fixed' completely with a factor of 3 (contourDetect.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ29sobel_rgb_green_outline_fixedRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_E7linebuf': Complete partitioning on dimension 1. (contourDetect.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.78 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.82 seconds; current allocated memory: 195.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.797 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:36:9) to (contourDetect.cpp:65:31) in function 'sobel_rgb_green_outline_fixed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (contourDetect.cpp:68:20) to (contourDetect.cpp:35:12) in function 'sobel_rgb_green_outline_fixed'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 218.539 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sobel_rgb_green_outline_fixed(stream&,stream<axis,0>&)linebuf.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 218.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_green_outline_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'OUTER'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 218.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_green_outline_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_green_outline_fixed/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_green_outline_fixed' to 'ap_ctrl_none'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUTER' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_rgb_green_outline_fixed' pipeline 'OUTER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_21s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_green_outline_fixed'.
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 218.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 218.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 228.266 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_green_outline_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_green_outline_fixed.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.83 seconds. CPU system time: 1.02 seconds. Elapsed time: 21.77 seconds; current allocated memory: 38.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/ContourDetection
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/ContourDetection 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/ContourDetection 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/dell3561-49/Vivado_Project_2023.1/ip_repo/ContourDetection/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.23 seconds. CPU system time: 0.58 seconds. Elapsed time: 13.12 seconds; current allocated memory: 6.840 MB.
