C:/Users/Duncan/git/ForthCPU/core/test/coreTests.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/core/test/coreTests.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module coreTests

Top level modules:
	coreTests

} {} {}} C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module instructionLatch

Top level modules:
	instructionLatch

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module registerFile

Top level modules:
	registerFile

} {} {}} C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module opxMultiplexer

Top level modules:
	opxMultiplexer

} {} {}} C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module busInterface

Top level modules:
	busInterface

} {} {}} C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module interruptStateMachine

Top level modules:
	interruptStateMachine

} {} {}} C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module dataBusController

Top level modules:
	dataBusController

} {} {}} C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module addressBusController

Top level modules:
	addressBusController

} {} {}} C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module registerSequencer

Top level modules:
	registerSequencer

} {} {}} C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module loadStoreGroupDecoder

Top level modules:
	loadStoreGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module fullALU

Top level modules:
	fullALU

} {} {}} C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module interruptMaskRegister

Top level modules:
	interruptMaskRegister

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module aluAMux

Top level modules:
	aluAMux

} {} {}} C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module aluGroupDecoder

Top level modules:
	aluGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/constants.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/constants.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023

} {} {}} C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module masterSequencer

Top level modules:
	masterSequencer

} {} {}} C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module jumpGroupDecoder

Top level modules:
	jumpGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module registers

Top level modules:
	registers

} {} {}} C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module programCounter

Top level modules:
	programCounter

} {} {}} C:/Users/Duncan/git/ForthCPU/core/source/core.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/core/source/core.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module core
** Warning: C:/Users/Duncan/git/ForthCPU/core/source/core.v(263): (vlog-2697) MSB 15 of part-select into 'INSTRUCTION' is out of bounds.
** Warning: C:/Users/Duncan/git/ForthCPU/core/source/core.v(263): (vlog-2697) LSB 14 of part-select into 'INSTRUCTION' is out of bounds.

Top level modules:
	core

} {} {}} C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module generalGroupDecoder

Top level modules:
	generalGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module ccRegisters

Top level modules:
	ccRegisters

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module aluBMux

Top level modules:
	aluBMux

} {} {}}
