{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417958999119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417958999119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 21:29:58 2014 " "Processing started: Sun Dec 07 21:29:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417958999119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417958999119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417958999121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417959000222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000274 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Found entity 2: Reset_Delay" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_0 " "Found entity 1: vga_0" {  } { { "vga_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/vga_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sram_16bit_512k/hdl/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sram_16bit_512k/hdl/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/sram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959000310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417959000451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_DAT_dummy main.v(283) " "Verilog HDL or VHDL warning at main.v(283): object \"SD_DAT_dummy\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1417959000453 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_c1_memory main.v(295) " "Verilog HDL warning at main.v(295): object pll_c1_memory used but never assigned" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 295 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1417959000453 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_c1_memory 0 main.v(295) " "Net \"pll_c1_memory\" at main.v(295) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 295 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 main.v(141) " "Output port \"HEX0\" at main.v(141) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 main.v(142) " "Output port \"HEX1\" at main.v(142) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.v(143) " "Output port \"HEX2\" at main.v(143) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 main.v(144) " "Output port \"HEX3\" at main.v(144) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 main.v(145) " "Output port \"HEX4\" at main.v(145) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 main.v(146) " "Output port \"HEX5\" at main.v(146) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 main.v(147) " "Output port \"HEX6\" at main.v(147) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 main.v(148) " "Output port \"HEX7\" at main.v(148) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG main.v(150) " "Output port \"LEDG\" at main.v(150) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(151) " "Output port \"LEDR\" at main.v(151) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR main.v(160) " "Output port \"DRAM_ADDR\" at main.v(160) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000456 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR main.v(188) " "Output port \"OTG_ADDR\" at main.v(188) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD main.v(156) " "Output port \"IRDA_TXD\" at main.v(156) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM main.v(161) " "Output port \"DRAM_LDQM\" at main.v(161) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM main.v(162) " "Output port \"DRAM_UDQM\" at main.v(162) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N main.v(163) " "Output port \"DRAM_WE_N\" at main.v(163) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N main.v(164) " "Output port \"DRAM_CAS_N\" at main.v(164) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N main.v(165) " "Output port \"DRAM_RAS_N\" at main.v(165) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N main.v(166) " "Output port \"DRAM_CS_N\" at main.v(166) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 main.v(167) " "Output port \"DRAM_BA_0\" at main.v(167) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 main.v(168) " "Output port \"DRAM_BA_1\" at main.v(168) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE main.v(170) " "Output port \"DRAM_CKE\" at main.v(170) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N main.v(189) " "Output port \"OTG_CS_N\" at main.v(189) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N main.v(190) " "Output port \"OTG_RD_N\" at main.v(190) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N main.v(191) " "Output port \"OTG_WR_N\" at main.v(191) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N main.v(192) " "Output port \"OTG_RST_N\" at main.v(192) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N main.v(199) " "Output port \"OTG_DACK0_N\" at main.v(199) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N main.v(200) " "Output port \"OTG_DACK1_N\" at main.v(200) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK main.v(212) " "Output port \"SD_CLK\" at main.v(212) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO main.v(223) " "Output port \"TDO\" at main.v(223) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK main.v(215) " "Output port \"I2C_SCLK\" at main.v(215) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD main.v(235) " "Output port \"ENET_CMD\" at main.v(235) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000457 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N main.v(236) " "Output port \"ENET_CS_N\" at main.v(236) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N main.v(237) " "Output port \"ENET_WR_N\" at main.v(237) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N main.v(238) " "Output port \"ENET_RD_N\" at main.v(238) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N main.v(239) " "Output port \"ENET_RST_N\" at main.v(239) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK main.v(241) " "Output port \"ENET_CLK\" at main.v(241) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT main.v(246) " "Output port \"AUD_DACDAT\" at main.v(246) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK main.v(248) " "Output port \"AUD_XCK\" at main.v(248) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417959000458 "|main"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK main.v(245) " "Bidirectional port \"AUD_DACLRCK\" at main.v(245) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 245 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1 1417959000459 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "main.v" "delay1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959000505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 main.v(407) " "Verilog HDL assignment warning at main.v(407): truncated value with size 32 to match size of target (28)" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959000506 "|main|Reset_Delay:delay1"}
{ "Warning" "WSGN_SEARCH_FILE" "de2_sopc.v 18 18 " "Using design file de2_sopc.v, which is not specified as a design file for the current project, but contains definitions for 18 design units and 18 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Found entity 2: cpu_0_data_master_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "4 epcs_epcs_control_port_arbitrator " "Found entity 4: epcs_epcs_control_port_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 5: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_control_slave_arbitrator " "Found entity 6: lcd_control_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "7 onchip_memory2_s1_arbitrator " "Found entity 7: onchip_memory2_s1_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "8 sram_avalon_slave_0_arbitrator " "Found entity 8: sram_avalon_slave_0_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2816 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "9 sysid_0_control_slave_arbitrator " "Found entity 9: sysid_0_control_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer_s1_arbitrator " "Found entity 10: timer_s1_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "11 tri_state_bridge_flash_avalon_slave_arbitrator " "Found entity 11: tri_state_bridge_flash_avalon_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "12 tri_state_bridge_flash_bridge_arbitrator " "Found entity 12: tri_state_bridge_flash_bridge_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_s1_arbitrator " "Found entity 13: uart_s1_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_0_avalon_slave_0_arbitrator " "Found entity 14: vga_0_avalon_slave_0_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_SoPC_reset_clk_50_domain_synch_module " "Found entity 15: DE2_SoPC_reset_clk_50_domain_synch_module" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5091 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_SoPC " "Found entity 16: DE2_SoPC" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "17 cfi_flash_0_lane0_module " "Found entity 17: cfi_flash_0_lane0_module" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""} { "Info" "ISGN_ENTITY_NAME" "18 cfi_flash_0 " "Found entity 18: cfi_flash_0" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959000547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959000547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_SoPC DE2_SoPC:DE2_SoPC_inst " "Elaborating entity \"DE2_SoPC\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\"" {  } { { "main.v" "DE2_SoPC_inst" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959000558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "de2_sopc.v" "the_cpu_0_jtag_debug_module" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959000567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "de2_sopc.v" "the_cpu_0_data_master" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959000571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "de2_sopc.v" "the_cpu_0_instruction_master" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959000576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_register_bank_a_module " "Found entity 3: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_b_module " "Found entity 4: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_oci_debug " "Found entity 5: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_ocimem " "Found entity 7: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_avalon_reg " "Found entity 8: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_break " "Found entity 9: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_xbrk " "Found entity 10: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_dbrk " "Found entity 11: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_itrace " "Found entity 12: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_td_mode " "Found entity 13: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_dtrace " "Found entity 14: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_compute_tm_count " "Found entity 15: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifowp_inc " "Found entity 16: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_fifocount_inc " "Found entity 17: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_fifo " "Found entity 18: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_pib " "Found entity 19: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_im " "Found entity 21: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_performance_monitors " "Found entity 22: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci " "Found entity 23: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0 " "Found entity 24: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001147 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1690) " "Verilog HDL or VHDL warning at cpu_0.v(1690): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417959001152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1692) " "Verilog HDL or VHDL warning at cpu_0.v(1692): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417959001152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1848) " "Verilog HDL or VHDL warning at cpu_0.v(1848): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1848 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417959001152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2767) " "Verilog HDL or VHDL warning at cpu_0.v(2767): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417959001157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\"" {  } { { "de2_sopc.v" "the_cpu_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959001208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 5731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001275 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 5797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001367 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5g1 " "Found entity 1: altsyncram_b5g1" {  } { { "db/altsyncram_b5g1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_b5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5g1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated " "Elaborating entity \"altsyncram_b5g1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001444 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Elaborating entity \"altsyncram_irf1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001531 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrf1 " "Found entity 1: altsyncram_jrf1" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_jrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrf1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated " "Elaborating entity \"altsyncram_jrf1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.v 1 1 " "Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959001613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001681 ""}  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Elaborating entity \"mult_add_4cr2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Elaborating entity \"ded_mult_2o81\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001825 ""}  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Elaborating entity \"mult_add_6cr2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959001922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959001923 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959001923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959001991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959001991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Elaborating entity \"altsyncram_c572\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959001997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002050 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002170 ""}  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002208 ""}  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1417959002213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_epcs_control_port_arbitrator DE2_SoPC:DE2_SoPC_inst\|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port " "Elaborating entity \"epcs_epcs_control_port_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port\"" {  } { { "de2_sopc.v" "the_epcs_epcs_control_port" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "epcs.v 3 3 " "Using design file epcs.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_sub " "Found entity 1: epcs_sub" {  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002232 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_epcs_atom " "Found entity 2: tornado_epcs_atom" {  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002232 ""} { "Info" "ISGN_ENTITY_NAME" "3 epcs " "Found entity 3: epcs" {  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002232 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs.v(401) " "Verilog HDL or VHDL warning at epcs.v(401): conditional expression evaluates to a constant" {  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417959002234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs " "Elaborating entity \"epcs\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\"" {  } { { "de2_sopc.v" "the_epcs" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_sub DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|epcs_sub:the_epcs_sub " "Elaborating entity \"epcs_sub\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|epcs_sub:the_epcs_sub\"" {  } { { "epcs.v" "the_epcs_sub" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_epcs_atom DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|tornado_epcs_atom:the_tornado_epcs_atom " "Elaborating entity \"tornado_epcs_atom\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|tornado_epcs_atom:the_tornado_epcs_atom\"" {  } { { "epcs.v" "the_tornado_epcs_atom" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs.v" "the_boot_copier_rom" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_boot_rom_synth.hex " "Parameter \"init_file\" = \"epcs_boot_rom_synth.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002252 ""}  } { { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7831 " "Found entity 1: altsyncram_7831" {  } { { "db/altsyncram_7831.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_7831.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7831 DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\|altsyncram_7831:auto_generated " "Elaborating entity \"altsyncram_7831\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\|altsyncram_7831:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de2_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de2_sopc.v" "the_jtag_uart" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002410 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002861 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de2_sopc.v" "the_lcd_control_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(61) " "Verilog HDL warning at lcd.v(61): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/lcd.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1417959002876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_SoPC:DE2_SoPC_inst\|lcd:the_lcd " "Elaborating entity \"lcd\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|lcd:the_lcd\"" {  } { { "de2_sopc.v" "the_lcd" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_s1_arbitrator DE2_SoPC:DE2_SoPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1 " "Elaborating entity \"onchip_memory2_s1_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1\"" {  } { { "de2_sopc.v" "the_onchip_memory2_s1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2.v 1 1 " "Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2 " "Found entity 1: onchip_memory2" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2 DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2 " "Elaborating entity \"onchip_memory2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\"" {  } { { "de2_sopc.v" "the_onchip_memory2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959002902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959002902 ""}  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959002902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vb1 " "Found entity 1: altsyncram_0vb1" {  } { { "db/altsyncram_0vb1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_0vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959002964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vb1 DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0vb1:auto_generated " "Elaborating entity \"altsyncram_0vb1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_avalon_slave_0_arbitrator DE2_SoPC:DE2_SoPC_inst\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0 " "Elaborating entity \"sram_avalon_slave_0_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\"" {  } { { "de2_sopc.v" "the_sram_avalon_slave_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram DE2_SoPC:DE2_SoPC_inst\|sram:the_sram " "Elaborating entity \"sram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\"" {  } { { "de2_sopc.v" "the_sram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\"" {  } { { "sram.v" "sram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/sram.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_0_control_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave " "Elaborating entity \"sysid_0_control_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave\"" {  } { { "de2_sopc.v" "the_sysid_0_control_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid_0.v 1 1 " "Using design file sysid_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid_0 " "Found entity 1: sysid_0" {  } { { "sysid_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959002988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959002988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_0 DE2_SoPC:DE2_SoPC_inst\|sysid_0:the_sysid_0 " "Elaborating entity \"sysid_0\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sysid_0:the_sysid_0\"" {  } { { "de2_sopc.v" "the_sysid_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959002988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE2_SoPC:DE2_SoPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "de2_sopc.v" "the_timer_s1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959003013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE2_SoPC:DE2_SoPC_inst\|timer:the_timer " "Elaborating entity \"timer\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|timer:the_timer\"" {  } { { "de2_sopc.v" "the_timer" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_flash_avalon_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave " "Elaborating entity \"tri_state_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave\"" {  } { { "de2_sopc.v" "the_tri_state_bridge_flash_avalon_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator DE2_SoPC:DE2_SoPC_inst\|uart_s1_arbitrator:the_uart_s1 " "Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "de2_sopc.v" "the_uart_s1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 7 7 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Found entity 7: uart" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417959003034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart DE2_SoPC:DE2_SoPC_inst\|uart:the_uart " "Elaborating entity \"uart\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\"" {  } { { "de2_sopc.v" "the_uart" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_tx:the_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_regs:the_uart_regs " "Elaborating entity \"uart_regs\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_0_avalon_slave_0_arbitrator DE2_SoPC:DE2_SoPC_inst\|vga_0_avalon_slave_0_arbitrator:the_vga_0_avalon_slave_0 " "Elaborating entity \"vga_0_avalon_slave_0_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0_avalon_slave_0_arbitrator:the_vga_0_avalon_slave_0\"" {  } { { "de2_sopc.v" "the_vga_0_avalon_slave_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_0 DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0 " "Elaborating entity \"vga_0\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\"" {  } { { "de2_sopc.v" "the_vga_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0 " "Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\"" {  } { { "vga_0.v" "vga_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/vga_0.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(83) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003052 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(84) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003052 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(85) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(86) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(87) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(88) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(89) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(90) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(91) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(92) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(93) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(94) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003053 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0 " "Elaborating entity \"VGA_Controller\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417959003057 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "u1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "altsyncram_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959003071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959003071 ""}  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959003071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959003132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Elaborating entity \"altsyncram_q7o1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959003220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Elaborating entity \"altsyncram_p132\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003221 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 39 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } } { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 74 0 0 } } { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 161 0 0 } } { "vga_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/vga_0.v" 47 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6107 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1417959003227 "|main|DE2_SoPC:DE2_SoPC_inst|vga_0:the_vga_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/decode_1qa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959003289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Elaborating entity \"decode_1qa\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Elaborating entity \"decode_1qa\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mux_hkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959003412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Elaborating entity \"mux_hkb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959003499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959003499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Elaborating entity \"mux_akb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_0:the_vga_0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_SoPC_reset_clk_50_domain_synch_module DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch " "Elaborating entity \"DE2_SoPC_reset_clk_50_domain_synch_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch\"" {  } { { "de2_sopc.v" "DE2_SoPC_reset_clk_50_domain_synch" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 6116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417959003589 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417959004432 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3226 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417959004436 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7236 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 5666 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417959005674 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417959005674 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417959005674 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|Add8\"" {  } { { "cpu_0.v" "Add8" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6486 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1417959013309 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1417959013309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6486 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417959013354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959013354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959013354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959013354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417959013354 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6486 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417959013354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417959013417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417959013417 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417959014407 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 214 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 245 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417959014627 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1417959014627 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT\[3\] VCC pin " "The pin \"SD_DAT\[3\]\" is fed by VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1417959014629 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1417959014629 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 89 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3872 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3871 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3868 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3131 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 105 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4244 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 574 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4471 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4772 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2947 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 333 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1602 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3974 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4509 -1 0 } } { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 561 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 144 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1409 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2468 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 728 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4804 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6244 -1 0 } } { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 606 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 87 -1 0 } } { "timer.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/timer.v" 166 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 88 -1 0 } } { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 242 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4763 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 252 -1 0 } } { "epcs.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/epcs.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1417959014850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1417959014851 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1417959018752 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1417959018752 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1417959018752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417959018754 "|main|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1417959018754 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1417959023685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.map.smsg " "Generated suppressed messages file C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417959024059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417959025120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417959025120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK " "No output dependent on input pin \"TD_CLK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417959025825 "|main|TD_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1417959025825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5689 " "Implemented 5689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417959025828 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417959025828 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "161 " "Implemented 161 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1417959025828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4947 " "Implemented 4947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417959025828 ""} { "Info" "ICUT_CUT_TM_RAMS" "303 " "Implemented 303 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1417959025828 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1417959025828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417959025828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 357 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 357 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417959025950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 21:30:25 2014 " "Processing ended: Sun Dec 07 21:30:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417959025950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417959025950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417959025950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417959025950 ""}
