ARM GAS  /tmp/ccEZPNLY.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_ll_fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FSMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FSMC_NORSRAM_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FSMC_NORSRAM_Init:
  27              	.LVL0:
  28              	.LFB239:
  29              		.file 1 "stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c"
   1:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
   2:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
   3:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @file    stm32f4xx_ll_fsmc.c
   4:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @author  MCD Application Team
   5:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief   FSMC Low Layer HAL module driver.
   6:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
   7:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *          This file provides firmware functions to manage the following
   8:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *          functionalities of the Flexible Memory Controller (FSMC) peripheral memories:
   9:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Initialization/de-initialization functions
  10:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Peripheral Control functions
  11:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *           + Peripheral State functions
  12:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
  13:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
  14:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @attention
  15:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
  16:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * Copyright (c) 2016 STMicroelectronics.
  17:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * All rights reserved.
  18:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
  19:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * in the root directory of this software component.
  21:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
  23:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
  24:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
  25:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
  26:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                         ##### FSMC peripheral features #####
  27:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
  28:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..] The Flexible memory controller (FSMC) includes following memory controllers:
  29:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        (+) The NOR/PSRAM memory controller
ARM GAS  /tmp/ccEZPNLY.s 			page 2


  30:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        (+) The NAND/PC Card memory controller
  31:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  32:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..] The FSMC functional block makes the interface with synchronous and asynchronous static
  33:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        memories and 16-bit PC memory cards. Its main purposes are:
  34:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  35:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        (+) to meet the access time requirements of the external memory devices
  36:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  37:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  38:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        Each external device is accessed by means of a unique Chip Select. The FSMC performs
  39:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        only one access at a time to an external device.
  40:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****        The main features of the FSMC controller are the following:
  41:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         (+) Interface with static-memory mapped devices including:
  42:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) Static random access memory (SRAM)
  43:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) Read-only memory (ROM)
  44:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  45:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) PSRAM (4 memory banks)
  46:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) 16-bit PC Card compatible devices
  47:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  48:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                 data
  49:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         (+) Independent Chip Select control for each memory bank
  50:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         (+) Independent configuration for each memory bank
  51:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  52:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @endverbatim
  53:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ******************************************************************************
  54:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
  55:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  56:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  57:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #include "stm32f4xx_hal.h"
  58:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  59:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  60:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  61:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
  62:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_PCCARD_MODUL
  63:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     || defined(HAL_SRAM_MODULE_ENABLED)
  64:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  65:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL  FSMC Low Layer
  66:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief FSMC driver modules
  67:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  68:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
  69:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  70:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  71:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Private define ------------------------------------------------------------*/
  72:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  73:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_Private_Constants FSMC Low Layer Private Constants
  74:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
  75:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
  76:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  77:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* ----------------------- FSMC registers bit mask --------------------------- */
  78:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  79:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank1)
  80:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- BCR Register ---*/
  81:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* BCR register clear mask */
  82:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  83:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- BTR Register ---*/
  84:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* BTR register clear mask */
  85:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD  |\
  86:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_BTR1_DATAST | FSMC_BTR1_BUSTURN |\
ARM GAS  /tmp/ccEZPNLY.s 			page 3


  87:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT  |\
  88:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_BTR1_ACCMOD))
  89:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  90:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- BWTR Register ---*/
  91:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* BWTR register clear mask */
  92:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD  |\
  93:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_BWTR1_DATAST | FSMC_BWTR1_BUSTURN |\
  94:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_BWTR1_ACCMOD))
  95:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank1 */
  96:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
  97:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
  98:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined (FSMC_PCR_PWAITEN)
  99:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PCR Register ---*/
 100:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PCR register clear mask */
 101:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FSMC_PCR_PWAITEN | FSMC_PCR_PBKEN  | \
 102:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR_PTYP    | FSMC_PCR_PWID   | \
 103:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR_ECCEN   | FSMC_PCR_TCLR   | \
 104:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR_TAR     | FSMC_PCR_ECCPS))
 105:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PMEM Register ---*/
 106:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PMEM register clear mask */
 107:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FSMC_PMEM_MEMSET2  | FSMC_PMEM_MEMWAIT2 |\
 108:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PMEM_MEMHOLD2 | FSMC_PMEM_MEMHIZ2))
 109:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 110:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PATT Register ---*/
 111:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PATT register clear mask */
 112:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FSMC_PATT_ATTSET2  | FSMC_PATT_ATTWAIT2 |\
 113:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PATT_ATTHOLD2 | FSMC_PATT_ATTHIZ2))
 114:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #else
 115:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PCR Register ---*/
 116:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PCR register clear mask */
 117:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FSMC_PCR2_PWAITEN | FSMC_PCR2_PBKEN  | \
 118:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR2_PTYP    | FSMC_PCR2_PWID   | \
 119:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR2_ECCEN   | FSMC_PCR2_TCLR   | \
 120:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR2_TAR     | FSMC_PCR2_ECCPS))
 121:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PMEM Register ---*/
 122:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PMEM register clear mask */
 123:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 |\
 124:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PMEM2_MEMHOLD2 | FSMC_PMEM2_MEMHIZ2))
 125:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 126:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PATT Register ---*/
 127:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PATT register clear mask */
 128:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 |\
 129:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PATT2_ATTHOLD2 | FSMC_PATT2_ATTHIZ2))
 130:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 131:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_PCR_PWAITEN */
 132:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
 133:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank4)
 134:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PCR Register ---*/
 135:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PCR register clear mask */
 136:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PCR4_CLEAR_MASK   ((uint32_t)(FSMC_PCR4_PWAITEN | FSMC_PCR4_PBKEN  | \
 137:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR4_PTYP    | FSMC_PCR4_PWID   | \
 138:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR4_ECCEN   | FSMC_PCR4_TCLR   | \
 139:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PCR4_TAR     | FSMC_PCR4_ECCPS))
 140:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PMEM Register ---*/
 141:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PMEM register clear mask */
 142:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PMEM4_CLEAR_MASK  ((uint32_t)(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 |\
 143:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PMEM4_MEMHOLD4 | FSMC_PMEM4_MEMHIZ4))
ARM GAS  /tmp/ccEZPNLY.s 			page 4


 144:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 145:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PATT Register ---*/
 146:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PATT register clear mask */
 147:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PATT4_CLEAR_MASK  ((uint32_t)(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 |\
 148:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PATT4_ATTHOLD4 | FSMC_PATT4_ATTHIZ4))
 149:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 150:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* --- PIO4 Register ---*/
 151:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* PIO4 register clear mask */
 152:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #define PIO4_CLEAR_MASK   ((uint32_t)(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | \
 153:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_PIO4_IOHOLD4 | FSMC_PIO4_IOHIZ4))
 154:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 155:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank4 */
 156:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 157:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 158:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 159:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 160:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 161:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Private macro -------------------------------------------------------------*/
 162:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Private variables ---------------------------------------------------------*/
 163:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
 164:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /* Exported functions --------------------------------------------------------*/
 165:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 166:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_Exported_Functions FSMC Low Layer Exported Functions
 167:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 168:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 169:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 170:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank1)
 171:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 172:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_Exported_Functions_NORSRAM FSMC Low Layer NOR SRAM Exported Functions
 173:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  NORSRAM Controller functions
 174:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 175:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
 176:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 177:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                    ##### How to use NORSRAM device driver #####
 178:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 179:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 180:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 181:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC NORSRAM banks in order
 182:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     to run the NORSRAM external devices.
 183:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 184:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank reset using the function FSMC_NORSRAM_DeInit()
 185:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank control configuration using the function FSMC_NORSRAM_Init()
 186:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank timing configuration using the function FSMC_NORSRAM_Timing_Init()
 187:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank extended timing configuration using the function
 188:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NORSRAM_Extended_Timing_Init()
 189:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank enable/disable write operation using the functions
 190:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NORSRAM_WriteOperation_Enable()/FSMC_NORSRAM_WriteOperation_Disable()
 191:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 192:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 193:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 194:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 195:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 196:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functi
 197:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief    Initialization and Configuration functions
 198:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 199:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
 200:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
ARM GAS  /tmp/ccEZPNLY.s 			page 5


 201:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 202:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 203:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 204:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This section provides functions allowing to:
 205:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC NORSRAM interface
 206:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) De-initialize the FSMC NORSRAM interface
 207:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 208:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 209:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 210:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 211:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 212:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 213:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 214:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM device according to the specified
 215:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         control parameters in the FSMC_NORSRAM_InitTypeDef
 216:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 217:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 218:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 219:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 220:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
 221:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                      const FSMC_NORSRAM_InitTypeDef *Init)
 222:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
  30              		.loc 1 222 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 222 1 is_stmt 0 view .LVU1
  36 0000 10B4     		push	{r4}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
 223:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t flashaccess;
  40              		.loc 1 223 3 is_stmt 1 view .LVU2
 224:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t btcr_reg;
  41              		.loc 1 224 3 view .LVU3
 225:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t mask;
  42              		.loc 1 225 3 view .LVU4
 226:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 227:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 228:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  43              		.loc 1 228 3 view .LVU5
 229:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Init->NSBank));
  44              		.loc 1 229 3 view .LVU6
 230:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_MUX(Init->DataAddressMux));
  45              		.loc 1 230 3 view .LVU7
 231:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_MEMORY(Init->MemoryType));
  46              		.loc 1 231 3 view .LVU8
 232:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  47              		.loc 1 232 3 view .LVU9
 233:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(Init->BurstAccessMode));
  48              		.loc 1 233 3 view .LVU10
 234:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  49              		.loc 1 234 3 view .LVU11
 235:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WRAPMOD)
 236:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(Init->WrapMode));
  50              		.loc 1 236 3 view .LVU12
ARM GAS  /tmp/ccEZPNLY.s 			page 6


 237:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WRAPMOD */
 238:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  51              		.loc 1 238 3 view .LVU13
 239:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(Init->WriteOperation));
  52              		.loc 1 239 3 view .LVU14
 240:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(Init->WaitSignal));
  53              		.loc 1 240 3 view .LVU15
 241:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  54              		.loc 1 241 3 view .LVU16
 242:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  55              		.loc 1 242 3 view .LVU17
 243:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  56              		.loc 1 243 3 view .LVU18
 244:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 245:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
 246:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 247:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WFDIS)
 248:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
 249:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WFDIS */
 250:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PAGESIZE(Init->PageSize));
  57              		.loc 1 250 3 view .LVU19
 251:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 252:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable NORSRAM Device */
 253:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
  58              		.loc 1 253 3 view .LVU20
  59 0002 0A68     		ldr	r2, [r1]
  60 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  61 0008 23F00103 		bic	r3, r3, #1
  62 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 254:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 255:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NORSRAM device control parameters */
 256:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
  63              		.loc 1 256 3 view .LVU21
  64              		.loc 1 256 11 is_stmt 0 view .LVU22
  65 0010 8B68     		ldr	r3, [r1, #8]
  66              		.loc 1 256 6 view .LVU23
  67 0012 082B     		cmp	r3, #8
  68 0014 25D0     		beq	.L5
 257:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 258:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 259:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 260:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 261:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 262:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
  69              		.loc 1 262 17 view .LVU24
  70 0016 0024     		movs	r4, #0
  71              	.L2:
  72              	.LVL1:
 263:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 264:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 265:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   btcr_reg = (flashaccess                   | \
  73              		.loc 1 265 3 is_stmt 1 view .LVU25
 266:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->DataAddressMux          | \
  74              		.loc 1 266 19 is_stmt 0 view .LVU26
  75 0018 4A68     		ldr	r2, [r1, #4]
 265:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->DataAddressMux          | \
  76              		.loc 1 265 45 view .LVU27
ARM GAS  /tmp/ccEZPNLY.s 			page 7


  77 001a 2243     		orrs	r2, r2, r4
  78              		.loc 1 266 45 view .LVU28
  79 001c 1343     		orrs	r3, r3, r2
 267:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->MemoryType              | \
 268:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->MemoryDataWidth         | \
  80              		.loc 1 268 19 view .LVU29
  81 001e CA68     		ldr	r2, [r1, #12]
 267:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->MemoryType              | \
  82              		.loc 1 267 45 view .LVU30
  83 0020 1343     		orrs	r3, r3, r2
 269:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->BurstAccessMode         | \
  84              		.loc 1 269 19 view .LVU31
  85 0022 0A69     		ldr	r2, [r1, #16]
 268:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->BurstAccessMode         | \
  86              		.loc 1 268 45 view .LVU32
  87 0024 1343     		orrs	r3, r3, r2
 270:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignalPolarity      | \
  88              		.loc 1 270 19 view .LVU33
  89 0026 4A69     		ldr	r2, [r1, #20]
 269:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->BurstAccessMode         | \
  90              		.loc 1 269 45 view .LVU34
  91 0028 1343     		orrs	r3, r3, r2
 271:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignalActive        | \
  92              		.loc 1 271 19 view .LVU35
  93 002a CA69     		ldr	r2, [r1, #28]
 270:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignalPolarity      | \
  94              		.loc 1 270 45 view .LVU36
  95 002c 1343     		orrs	r3, r3, r2
 272:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WriteOperation          | \
  96              		.loc 1 272 19 view .LVU37
  97 002e 0A6A     		ldr	r2, [r1, #32]
 271:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignalActive        | \
  98              		.loc 1 271 45 view .LVU38
  99 0030 1343     		orrs	r3, r3, r2
 273:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignal              | \
 100              		.loc 1 273 19 view .LVU39
 101 0032 4A6A     		ldr	r2, [r1, #36]
 272:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WriteOperation          | \
 102              		.loc 1 272 45 view .LVU40
 103 0034 1343     		orrs	r3, r3, r2
 274:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->ExtendedMode            | \
 104              		.loc 1 274 19 view .LVU41
 105 0036 8A6A     		ldr	r2, [r1, #40]
 273:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WaitSignal              | \
 106              		.loc 1 273 45 view .LVU42
 107 0038 1343     		orrs	r3, r3, r2
 275:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->AsynchronousWait        | \
 108              		.loc 1 275 19 view .LVU43
 109 003a CA6A     		ldr	r2, [r1, #44]
 274:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->ExtendedMode            | \
 110              		.loc 1 274 45 view .LVU44
 111 003c 1343     		orrs	r3, r3, r2
 276:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->WriteBurst);
 112              		.loc 1 276 19 view .LVU45
 113 003e 0A6B     		ldr	r2, [r1, #48]
 265:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->DataAddressMux          | \
 114              		.loc 1 265 12 view .LVU46
ARM GAS  /tmp/ccEZPNLY.s 			page 8


 115 0040 1343     		orrs	r3, r3, r2
 116              	.LVL2:
 277:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 278:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WRAPMOD)
 279:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   btcr_reg |= Init->WrapMode;
 117              		.loc 1 279 3 is_stmt 1 view .LVU47
 118              		.loc 1 279 19 is_stmt 0 view .LVU48
 119 0042 8A69     		ldr	r2, [r1, #24]
 120              		.loc 1 279 12 view .LVU49
 121 0044 1343     		orrs	r3, r3, r2
 122              	.LVL3:
 280:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WRAPMOD */
 281:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 282:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   btcr_reg |= Init->ContinuousClock;
 283:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 284:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WFDIS)
 285:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   btcr_reg |= Init->WriteFifo;
 286:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WFDIS */
 287:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   btcr_reg |= Init->PageSize;
 123              		.loc 1 287 3 is_stmt 1 view .LVU50
 124              		.loc 1 287 19 is_stmt 0 view .LVU51
 125 0046 CA6B     		ldr	r2, [r1, #60]
 126              		.loc 1 287 12 view .LVU52
 127 0048 1343     		orrs	r3, r3, r2
 128              	.LVL4:
 288:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 289:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   mask = (FSMC_BCR1_MBKEN                |
 129              		.loc 1 289 3 is_stmt 1 view .LVU53
 290:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_MUXEN                |
 291:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_MTYP                 |
 292:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_MWID                 |
 293:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_FACCEN               |
 294:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_BURSTEN              |
 295:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_WAITPOL              |
 296:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_WAITCFG              |
 297:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_WREN                 |
 298:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_WAITEN               |
 299:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_EXTMOD               |
 300:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_ASYNCWAIT            |
 301:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****           FSMC_BCR1_CBURSTRW);
 302:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 303:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WRAPMOD)
 304:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   mask |= FSMC_BCR1_WRAPMOD;
 130              		.loc 1 304 3 view .LVU54
 305:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WRAPMOD */
 306:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 307:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   mask |= FSMC_BCR1_CCLKEN;
 308:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 309:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WFDIS)
 310:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   mask |= FSMC_BCR1_WFDIS;
 311:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WFDIS */
 312:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   mask |= FSMC_BCR1_CPSIZE;
 131              		.loc 1 312 3 view .LVU55
 313:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 314:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 132              		.loc 1 314 3 view .LVU56
 133 004a 0968     		ldr	r1, [r1]
ARM GAS  /tmp/ccEZPNLY.s 			page 9


 134              	.LVL5:
 135              		.loc 1 314 3 is_stmt 0 view .LVU57
 136 004c 50F82140 		ldr	r4, [r0, r1, lsl #2]
 137              	.LVL6:
 138              		.loc 1 314 3 view .LVU58
 139 0050 054A     		ldr	r2, .L6
 140 0052 2240     		ands	r2, r2, r4
 141 0054 1A43     		orrs	r2, r2, r3
 142 0056 40F82120 		str	r2, [r0, r1, lsl #2]
 315:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 316:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 317:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 318:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if ((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_
 319:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 320:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN, Init->ContinuousClock);
 321:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 322:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 323:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_WFDIS)
 324:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 325:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Init->NSBank != FSMC_NORSRAM_BANK1)
 326:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 327:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 328:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 329:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 330:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_WFDIS */
 331:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 332:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 143              		.loc 1 332 3 is_stmt 1 view .LVU59
 333:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 144              		.loc 1 333 1 is_stmt 0 view .LVU60
 145 005a 0020     		movs	r0, #0
 146              	.LVL7:
 147              		.loc 1 333 1 view .LVU61
 148 005c 5DF8044B 		ldr	r4, [sp], #4
 149              	.LCFI1:
 150              		.cfi_remember_state
 151              		.cfi_restore 4
 152              		.cfi_def_cfa_offset 0
 153 0060 7047     		bx	lr
 154              	.LVL8:
 155              	.L5:
 156              	.LCFI2:
 157              		.cfi_restore_state
 258:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 158              		.loc 1 258 17 view .LVU62
 159 0062 4024     		movs	r4, #64
 160 0064 D8E7     		b	.L2
 161              	.L7:
 162 0066 00BF     		.align	2
 163              	.L6:
 164 0068 8000F0FF 		.word	-1048448
 165              		.cfi_endproc
 166              	.LFE239:
 168              		.section	.text.FSMC_NORSRAM_DeInit,"ax",%progbits
 169              		.align	1
 170              		.global	FSMC_NORSRAM_DeInit
 171              		.syntax unified
ARM GAS  /tmp/ccEZPNLY.s 			page 10


 172              		.thumb
 173              		.thumb_func
 174              		.fpu fpv4-sp-d16
 176              	FSMC_NORSRAM_DeInit:
 177              	.LVL9:
 178              	.LFB240:
 334:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 335:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 336:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  DeInitialize the FSMC_NORSRAM peripheral
 337:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 338:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 339:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number
 340:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 341:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 342:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device,
 343:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                       FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 344:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 179              		.loc 1 344 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184              		.loc 1 344 1 is_stmt 0 view .LVU64
 185 0000 10B4     		push	{r4}
 186              	.LCFI3:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 4, -4
 345:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 346:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 189              		.loc 1 346 3 is_stmt 1 view .LVU65
 347:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 190              		.loc 1 347 3 view .LVU66
 348:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 191              		.loc 1 348 3 view .LVU67
 349:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 350:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable the FSMC_NORSRAM device */
 351:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   __FSMC_NORSRAM_DISABLE(Device, Bank);
 192              		.loc 1 351 3 view .LVU68
 193 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 194 0006 23F00103 		bic	r3, r3, #1
 195 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 352:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 353:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* De-initialize the FSMC_NORSRAM device */
 354:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK1 */
 355:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NORSRAM_BANK1)
 196              		.loc 1 355 3 view .LVU69
 197              		.loc 1 355 6 is_stmt 0 view .LVU70
 198 000e 72B9     		cbnz	r2, .L9
 356:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 357:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 199              		.loc 1 357 5 is_stmt 1 view .LVU71
 200              		.loc 1 357 24 is_stmt 0 view .LVU72
 201 0010 43F2DB03 		movw	r3, #12507
 202 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 203              	.L10:
 358:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 359:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */
ARM GAS  /tmp/ccEZPNLY.s 			page 11


 360:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 361:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 362:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 363:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 364:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 365:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 204              		.loc 1 365 3 is_stmt 1 view .LVU73
 205              		.loc 1 365 21 is_stmt 0 view .LVU74
 206 0018 541C     		adds	r4, r2, #1
 207              		.loc 1 365 27 view .LVU75
 208 001a 6FF07043 		mvn	r3, #-268435456
 209 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 366:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 210              		.loc 1 366 3 is_stmt 1 view .LVU76
 211              		.loc 1 366 26 is_stmt 0 view .LVU77
 212 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 367:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 368:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 213              		.loc 1 368 3 is_stmt 1 view .LVU78
 369:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 214              		.loc 1 369 1 is_stmt 0 view .LVU79
 215 0026 0020     		movs	r0, #0
 216              	.LVL10:
 217              		.loc 1 369 1 view .LVU80
 218 0028 5DF8044B 		ldr	r4, [sp], #4
 219              	.LCFI4:
 220              		.cfi_remember_state
 221              		.cfi_restore 4
 222              		.cfi_def_cfa_offset 0
 223 002c 7047     		bx	lr
 224              	.LVL11:
 225              	.L9:
 226              	.LCFI5:
 227              		.cfi_restore_state
 362:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 228              		.loc 1 362 5 is_stmt 1 view .LVU81
 362:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 229              		.loc 1 362 24 is_stmt 0 view .LVU82
 230 002e 43F2D203 		movw	r3, #12498
 231 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 232 0036 EFE7     		b	.L10
 233              		.cfi_endproc
 234              	.LFE240:
 236              		.section	.text.FSMC_NORSRAM_Timing_Init,"ax",%progbits
 237              		.align	1
 238              		.global	FSMC_NORSRAM_Timing_Init
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	FSMC_NORSRAM_Timing_Init:
 245              	.LVL12:
 246              	.LFB241:
 370:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 371:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 372:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Timing according to the specified
 373:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
ARM GAS  /tmp/ccEZPNLY.s 			page 12


 374:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 375:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 376:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number
 377:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 378:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 379:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
 380:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                            const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 381:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 247              		.loc 1 381 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252              		.loc 1 381 1 is_stmt 0 view .LVU84
 253 0000 10B4     		push	{r4}
 254              	.LCFI6:
 255              		.cfi_def_cfa_offset 4
 256              		.cfi_offset 4, -4
 382:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 383:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tmpr;
 384:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 385:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 386:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 387:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 257              		.loc 1 387 3 is_stmt 1 view .LVU85
 388:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 258              		.loc 1 388 3 view .LVU86
 389:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 259              		.loc 1 389 3 view .LVU87
 390:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 260              		.loc 1 390 3 view .LVU88
 391:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 261              		.loc 1 391 3 view .LVU89
 392:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 262              		.loc 1 392 3 view .LVU90
 393:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 263              		.loc 1 393 3 view .LVU91
 394:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 264              		.loc 1 394 3 view .LVU92
 395:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 265              		.loc 1 395 3 view .LVU93
 396:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 397:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_NORSRAM device timing parameters */
 398:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->BTCR[Bank + 1U] =
 266              		.loc 1 398 3 view .LVU94
 399:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 267              		.loc 1 399 31 is_stmt 0 view .LVU95
 268 0002 0B68     		ldr	r3, [r1]
 400:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 269              		.loc 1 400 12 view .LVU96
 270 0004 4C68     		ldr	r4, [r1, #4]
 399:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 271              		.loc 1 399 56 view .LVU97
 272 0006 43EA0413 		orr	r3, r3, r4, lsl #4
 401:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 273              		.loc 1 401 12 view .LVU98
 274 000a 8C68     		ldr	r4, [r1, #8]
ARM GAS  /tmp/ccEZPNLY.s 			page 13


 400:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 275              		.loc 1 400 55 view .LVU99
 276 000c 43EA0423 		orr	r3, r3, r4, lsl #8
 402:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 277              		.loc 1 402 12 view .LVU100
 278 0010 CC68     		ldr	r4, [r1, #12]
 401:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 279              		.loc 1 401 53 view .LVU101
 280 0012 43EA0443 		orr	r3, r3, r4, lsl #16
 403:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 281              		.loc 1 403 13 view .LVU102
 282 0016 0C69     		ldr	r4, [r1, #16]
 283              		.loc 1 403 27 view .LVU103
 284 0018 013C     		subs	r4, r4, #1
 402:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 285              		.loc 1 402 62 view .LVU104
 286 001a 43EA0453 		orr	r3, r3, r4, lsl #20
 404:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 287              		.loc 1 404 13 view .LVU105
 288 001e 4C69     		ldr	r4, [r1, #20]
 289              		.loc 1 404 27 view .LVU106
 290 0020 023C     		subs	r4, r4, #2
 403:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 291              		.loc 1 403 58 view .LVU107
 292 0022 43EA0463 		orr	r3, r3, r4, lsl #24
 405:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     Timing->AccessMode;
 293              		.loc 1 405 11 view .LVU108
 294 0026 8969     		ldr	r1, [r1, #24]
 295              	.LVL13:
 398:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 296              		.loc 1 398 21 view .LVU109
 297 0028 0132     		adds	r2, r2, #1
 298              	.LVL14:
 404:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 299              		.loc 1 404 58 view .LVU110
 300 002a 0B43     		orrs	r3, r3, r1
 398:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 301              		.loc 1 398 27 view .LVU111
 302 002c 40F82230 		str	r3, [r0, r2, lsl #2]
 406:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 407:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_BCR1_CCLKEN)
 408:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 409:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 410:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 411:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FSMC_BTR1_CLKDIV_Pos));
 412:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
 413:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
 414:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 415:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 416:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_BCR1_CCLKEN */
 417:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 303              		.loc 1 417 3 is_stmt 1 view .LVU112
 418:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 304              		.loc 1 418 1 is_stmt 0 view .LVU113
 305 0030 0020     		movs	r0, #0
 306              	.LVL15:
 307              		.loc 1 418 1 view .LVU114
ARM GAS  /tmp/ccEZPNLY.s 			page 14


 308 0032 5DF8044B 		ldr	r4, [sp], #4
 309              	.LCFI7:
 310              		.cfi_restore 4
 311              		.cfi_def_cfa_offset 0
 312 0036 7047     		bx	lr
 313              		.cfi_endproc
 314              	.LFE241:
 316              		.section	.text.FSMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 317              		.align	1
 318              		.global	FSMC_NORSRAM_Extended_Timing_Init
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	FSMC_NORSRAM_Extended_Timing_Init:
 325              	.LVL16:
 326              	.LFB242:
 419:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 420:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 421:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Extended mode Timing according to the specified
 422:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
 423:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 424:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 425:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number
 426:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  ExtendedMode FSMC Extended Mode
 427:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *          This parameter can be one of the following values:
 428:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *            @arg FSMC_EXTENDED_MODE_DISABLE
 429:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *            @arg FSMC_EXTENDED_MODE_ENABLE
 430:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 431:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 432:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
 433:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                     const FSMC_NORSRAM_TimingTypeDef *Timing, uint3
 434:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                     uint32_t ExtendedMode)
 435:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 327              		.loc 1 435 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 436:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 437:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));
 332              		.loc 1 437 3 view .LVU116
 438:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 439:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 440:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 333              		.loc 1 440 3 view .LVU117
 334              		.loc 1 440 6 is_stmt 0 view .LVU118
 335 0000 B3F5804F 		cmp	r3, #16384
 336 0004 05D0     		beq	.L21
 441:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 442:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Check the parameters */
 443:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(Device));
 444:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 445:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 446:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 447:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 448:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
ARM GAS  /tmp/ccEZPNLY.s 			page 15


 449:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 450:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 451:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 452:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 453:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->AddressHoldTime)        << FSMC_BWTR
 454:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->DataSetupTime)          << FSMC_BWTR
 455:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      Timing->AccessMode                            
 456:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FSMC_BWTR
 457:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 458:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 459:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 460:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 337              		.loc 1 460 5 is_stmt 1 view .LVU119
 338              		.loc 1 460 24 is_stmt 0 view .LVU120
 339 0006 6FF07043 		mvn	r3, #-268435456
 340              	.LVL17:
 341              		.loc 1 460 24 view .LVU121
 342 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 461:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 462:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 463:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 343              		.loc 1 463 3 is_stmt 1 view .LVU122
 464:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 344              		.loc 1 464 1 is_stmt 0 view .LVU123
 345 000e 0020     		movs	r0, #0
 346              	.LVL18:
 347              		.loc 1 464 1 view .LVU124
 348 0010 7047     		bx	lr
 349              	.LVL19:
 350              	.L21:
 435:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 351              		.loc 1 435 1 view .LVU125
 352 0012 30B4     		push	{r4, r5}
 353              	.LCFI8:
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 4, -8
 356              		.cfi_offset 5, -4
 443:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 357              		.loc 1 443 5 is_stmt 1 view .LVU126
 444:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 358              		.loc 1 444 5 view .LVU127
 445:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 359              		.loc 1 445 5 view .LVU128
 446:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 360              		.loc 1 446 5 view .LVU129
 447:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 361              		.loc 1 447 5 view .LVU130
 448:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 362              		.loc 1 448 5 view .LVU131
 449:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 363              		.loc 1 449 5 view .LVU132
 452:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->AddressHoldTime)        << FSMC_BWTR
 364              		.loc 1 452 5 view .LVU133
 365 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 366              	.LVL20:
 452:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->AddressHoldTime)        << FSMC_BWTR
 367              		.loc 1 452 5 is_stmt 0 view .LVU134
ARM GAS  /tmp/ccEZPNLY.s 			page 16


 368 0018 094C     		ldr	r4, .L22
 369 001a 1C40     		ands	r4, r4, r3
 370 001c 0B68     		ldr	r3, [r1]
 371 001e 4D68     		ldr	r5, [r1, #4]
 372 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 373 0024 8D68     		ldr	r5, [r1, #8]
 374 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 375 002a 8D69     		ldr	r5, [r1, #24]
 376 002c 2B43     		orrs	r3, r3, r5
 377 002e C968     		ldr	r1, [r1, #12]
 378              	.LVL21:
 452:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                      ((Timing->AddressHoldTime)        << FSMC_BWTR
 379              		.loc 1 452 5 view .LVU135
 380 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 381 0034 2343     		orrs	r3, r3, r4
 382 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 463:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 383              		.loc 1 463 3 is_stmt 1 view .LVU136
 384              		.loc 1 464 1 is_stmt 0 view .LVU137
 385 003a 0020     		movs	r0, #0
 386              	.LVL22:
 387              		.loc 1 464 1 view .LVU138
 388 003c 30BC     		pop	{r4, r5}
 389              	.LCFI9:
 390              		.cfi_restore 5
 391              		.cfi_restore 4
 392              		.cfi_def_cfa_offset 0
 393 003e 7047     		bx	lr
 394              	.L23:
 395              		.align	2
 396              	.L22:
 397 0040 0000F0CF 		.word	-806354944
 398              		.cfi_endproc
 399              	.LFE242:
 401              		.section	.text.FSMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 402              		.align	1
 403              		.global	FSMC_NORSRAM_WriteOperation_Enable
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 407              		.fpu fpv4-sp-d16
 409              	FSMC_NORSRAM_WriteOperation_Enable:
 410              	.LVL23:
 411              	.LFB243:
 465:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 466:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 467:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 468:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 469:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_NORSRAM_Private_Functions_Group2
 470:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *  @brief   management functions
 471:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 472:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @verbatim
 473:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 474:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                       ##### FSMC_NORSRAM Control functions #####
 475:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 476:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 477:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This subsection provides a set of functions allowing to control dynamically
ARM GAS  /tmp/ccEZPNLY.s 			page 17


 478:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     the FSMC NORSRAM interface.
 479:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 480:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 481:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 482:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 483:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 484:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 485:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Enables dynamically FSMC_NORSRAM write operation.
 486:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 487:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number
 488:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 489:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 490:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 491:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 412              		.loc 1 491 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 492:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 493:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 417              		.loc 1 493 3 view .LVU140
 494:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 418              		.loc 1 494 3 view .LVU141
 495:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 496:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Enable write operation */
 497:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   SET_BIT(Device->BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);
 419              		.loc 1 497 3 view .LVU142
 420 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 421 0004 43F48053 		orr	r3, r3, #4096
 422 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 498:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 499:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 423              		.loc 1 499 3 view .LVU143
 500:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 424              		.loc 1 500 1 is_stmt 0 view .LVU144
 425 000c 0020     		movs	r0, #0
 426              	.LVL24:
 427              		.loc 1 500 1 view .LVU145
 428 000e 7047     		bx	lr
 429              		.cfi_endproc
 430              	.LFE243:
 432              		.section	.text.FSMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 433              		.align	1
 434              		.global	FSMC_NORSRAM_WriteOperation_Disable
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu fpv4-sp-d16
 440              	FSMC_NORSRAM_WriteOperation_Disable:
 441              	.LVL25:
 442              	.LFB244:
 501:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 502:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 503:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NORSRAM write operation.
 504:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NORSRAM device instance
 505:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NORSRAM bank number
ARM GAS  /tmp/ccEZPNLY.s 			page 18


 506:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 507:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 508:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 509:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 443              		.loc 1 509 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 510:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 511:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 448              		.loc 1 511 3 view .LVU147
 512:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 449              		.loc 1 512 3 view .LVU148
 513:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 514:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable write operation */
 515:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);
 450              		.loc 1 515 3 view .LVU149
 451 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 452 0004 23F48053 		bic	r3, r3, #4096
 453 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 516:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 517:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 454              		.loc 1 517 3 view .LVU150
 518:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 455              		.loc 1 518 1 is_stmt 0 view .LVU151
 456 000c 0020     		movs	r0, #0
 457              	.LVL26:
 458              		.loc 1 518 1 view .LVU152
 459 000e 7047     		bx	lr
 460              		.cfi_endproc
 461              	.LFE244:
 463              		.section	.text.FSMC_NAND_Init,"ax",%progbits
 464              		.align	1
 465              		.global	FSMC_NAND_Init
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu fpv4-sp-d16
 471              	FSMC_NAND_Init:
 472              	.LVL27:
 473              	.LFB245:
 519:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 520:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 521:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 522:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 523:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 524:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 525:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 526:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 527:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank1 */
 528:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 529:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
 530:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 531:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_Exported_Functions_NAND FSMC Low Layer NAND Exported Functions
 532:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief    NAND Controller functions
 533:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
ARM GAS  /tmp/ccEZPNLY.s 			page 19


 534:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
 535:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 536:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                     ##### How to use NAND device driver #####
 537:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 538:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 539:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC NAND banks in order
 540:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     to run the NAND external devices.
 541:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 542:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank reset using the function FSMC_NAND_DeInit()
 543:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank control configuration using the function FSMC_NAND_Init()
 544:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank common space timing configuration using the function
 545:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NAND_CommonSpace_Timing_Init()
 546:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank attribute space timing configuration using the function
 547:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NAND_AttributeSpace_Timing_Init()
 548:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank enable/disable ECC correction feature using the functions
 549:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_NAND_ECC_Enable()/FSMC_NAND_ECC_Disable()
 550:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC NAND bank get ECC correction code using the function FSMC_NAND_GetECC()
 551:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 552:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 553:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 554:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 555:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 556:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup FSMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 557:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *  @brief    Initialization and Configuration functions
 558:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 559:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @verbatim
 560:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 561:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 562:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 563:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 564:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This section provides functions allowing to:
 565:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC NAND interface
 566:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) De-initialize the FSMC NAND interface
 567:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 568:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 569:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 570:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 571:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 572:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 573:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 574:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND device according to the specified
 575:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         control parameters in the FSMC_NAND_HandleTypeDef
 576:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 577:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Init Pointer to NAND Initialization structure
 578:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 579:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 580:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, const FSMC_NAND_InitTypeDef *Init)
 581:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 474              		.loc 1 581 1 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 0
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478              		@ link register save eliminated.
 479              		.loc 1 581 1 is_stmt 0 view .LVU154
 480 0000 10B4     		push	{r4}
 481              	.LCFI10:
 482              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccEZPNLY.s 			page 20


 483              		.cfi_offset 4, -4
 582:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 583:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 484              		.loc 1 583 3 is_stmt 1 view .LVU155
 584:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Init->NandBank));
 485              		.loc 1 584 3 view .LVU156
 585:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
 486              		.loc 1 585 3 view .LVU157
 586:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 487              		.loc 1 586 3 view .LVU158
 587:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ECC_STATE(Init->EccComputation));
 488              		.loc 1 587 3 view .LVU159
 588:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
 489              		.loc 1 588 3 view .LVU160
 589:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
 490              		.loc 1 589 3 view .LVU161
 590:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));
 491              		.loc 1 590 3 view .LVU162
 591:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 592:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set NAND device control parameters */
 593:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Init->NandBank == FSMC_NAND_BANK2)
 492              		.loc 1 593 3 view .LVU163
 493              		.loc 1 593 11 is_stmt 0 view .LVU164
 494 0002 0B68     		ldr	r3, [r1]
 495              		.loc 1 593 6 view .LVU165
 496 0004 102B     		cmp	r3, #16
 497 0006 17D0     		beq	.L30
 594:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 595:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 596:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                    
 597:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                            
 598:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->MemoryDataWidth                                
 599:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->EccComputation                                 
 600:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->ECCPageSize                                    
 601:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos) |
 602:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
 603:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 604:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 605:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 606:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 607:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                    
 498              		.loc 1 607 5 is_stmt 1 view .LVU166
 499 0008 036A     		ldr	r3, [r0, #32]
 500 000a 164A     		ldr	r2, .L31
 501 000c 1A40     		ands	r2, r2, r3
 502 000e 4B68     		ldr	r3, [r1, #4]
 503 0010 8C68     		ldr	r4, [r1, #8]
 504 0012 2343     		orrs	r3, r3, r4
 505 0014 CC68     		ldr	r4, [r1, #12]
 506 0016 2343     		orrs	r3, r3, r4
 507 0018 0C69     		ldr	r4, [r1, #16]
 508 001a 2343     		orrs	r3, r3, r4
 509 001c 4C69     		ldr	r4, [r1, #20]
 510 001e 43EA4423 		orr	r3, r3, r4, lsl #9
 511 0022 8969     		ldr	r1, [r1, #24]
 512              	.LVL28:
 513              		.loc 1 607 5 is_stmt 0 view .LVU167
ARM GAS  /tmp/ccEZPNLY.s 			page 21


 514 0024 43EA4133 		orr	r3, r3, r1, lsl #13
 515 0028 1343     		orrs	r3, r3, r2
 516 002a 43F00803 		orr	r3, r3, #8
 517 002e 0362     		str	r3, [r0, #32]
 518              	.L28:
 608:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                            
 609:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->MemoryDataWidth                                
 610:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->EccComputation                                 
 611:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               Init->ECCPageSize                                    
 612:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
 613:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
 614:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 615:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 616:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 519              		.loc 1 616 3 is_stmt 1 view .LVU168
 617:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 520              		.loc 1 617 1 is_stmt 0 view .LVU169
 521 0030 0020     		movs	r0, #0
 522              	.LVL29:
 523              		.loc 1 617 1 view .LVU170
 524 0032 5DF8044B 		ldr	r4, [sp], #4
 525              	.LCFI11:
 526              		.cfi_remember_state
 527              		.cfi_restore 4
 528              		.cfi_def_cfa_offset 0
 529 0036 7047     		bx	lr
 530              	.LVL30:
 531              	.L30:
 532              	.LCFI12:
 533              		.cfi_restore_state
 596:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                            
 534              		.loc 1 596 5 is_stmt 1 view .LVU171
 535 0038 0368     		ldr	r3, [r0]
 536 003a 0A4A     		ldr	r2, .L31
 537 003c 1A40     		ands	r2, r2, r3
 538 003e 4B68     		ldr	r3, [r1, #4]
 539 0040 8C68     		ldr	r4, [r1, #8]
 540 0042 2343     		orrs	r3, r3, r4
 541 0044 CC68     		ldr	r4, [r1, #12]
 542 0046 2343     		orrs	r3, r3, r4
 543 0048 0C69     		ldr	r4, [r1, #16]
 544 004a 2343     		orrs	r3, r3, r4
 545 004c 4C69     		ldr	r4, [r1, #20]
 546 004e 43EA4423 		orr	r3, r3, r4, lsl #9
 547 0052 8969     		ldr	r1, [r1, #24]
 548              	.LVL31:
 596:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                            
 549              		.loc 1 596 5 is_stmt 0 view .LVU172
 550 0054 43EA4133 		orr	r3, r3, r1, lsl #13
 551 0058 1343     		orrs	r3, r3, r2
 552 005a 43F00803 		orr	r3, r3, #8
 553 005e 0360     		str	r3, [r0]
 554 0060 E6E7     		b	.L28
 555              	.L32:
 556 0062 00BF     		.align	2
 557              	.L31:
 558 0064 8101F0FF 		.word	-1048191
ARM GAS  /tmp/ccEZPNLY.s 			page 22


 559              		.cfi_endproc
 560              	.LFE245:
 562              		.section	.text.FSMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 563              		.align	1
 564              		.global	FSMC_NAND_CommonSpace_Timing_Init
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 568              		.fpu fpv4-sp-d16
 570              	FSMC_NAND_CommonSpace_Timing_Init:
 571              	.LVL32:
 572              	.LFB246:
 618:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 619:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 620:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND Common space Timing according to the specified
 621:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 622:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 623:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NAND timing structure
 624:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 625:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 626:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 627:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
 628:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                     const FSMC_NAND_PCC_TimingTypeDef *Timing, uint
 629:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 573              		.loc 1 629 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 630:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 631:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 578              		.loc 1 631 3 view .LVU174
 632:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 579              		.loc 1 632 3 view .LVU175
 633:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 580              		.loc 1 633 3 view .LVU176
 634:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 581              		.loc 1 634 3 view .LVU177
 635:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 582              		.loc 1 635 3 view .LVU178
 636:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 583              		.loc 1 636 3 view .LVU179
 637:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 638:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_NAND device timing parameters */
 639:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 584              		.loc 1 639 3 view .LVU180
 585              		.loc 1 639 6 is_stmt 0 view .LVU181
 586 0000 102A     		cmp	r2, #16
 587 0002 0CD0     		beq	.L36
 640:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 641:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 642:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM2, (Timing->SetupTime                                             |
 643:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
 644:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
 645:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
 646:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 647:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
ARM GAS  /tmp/ccEZPNLY.s 			page 23


 648:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 649:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 650:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM3, (Timing->SetupTime                                             |
 588              		.loc 1 650 5 is_stmt 1 view .LVU182
 589 0004 0B68     		ldr	r3, [r1]
 590 0006 4A68     		ldr	r2, [r1, #4]
 591              	.LVL33:
 592              		.loc 1 650 5 is_stmt 0 view .LVU183
 593 0008 43EA0223 		orr	r3, r3, r2, lsl #8
 594 000c 8A68     		ldr	r2, [r1, #8]
 595 000e 43EA0243 		orr	r3, r3, r2, lsl #16
 596 0012 CA68     		ldr	r2, [r1, #12]
 597 0014 43EA0263 		orr	r3, r3, r2, lsl #24
 598 0018 8362     		str	r3, [r0, #40]
 599              	.L35:
 651:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
 652:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
 653:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
 654:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 655:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 656:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 600              		.loc 1 656 3 is_stmt 1 view .LVU184
 657:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 601              		.loc 1 657 1 is_stmt 0 view .LVU185
 602 001a 0020     		movs	r0, #0
 603              	.LVL34:
 604              		.loc 1 657 1 view .LVU186
 605 001c 7047     		bx	lr
 606              	.LVL35:
 607              	.L36:
 642:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
 608              		.loc 1 642 5 is_stmt 1 view .LVU187
 609 001e 0B68     		ldr	r3, [r1]
 610 0020 4A68     		ldr	r2, [r1, #4]
 611              	.LVL36:
 642:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
 612              		.loc 1 642 5 is_stmt 0 view .LVU188
 613 0022 43EA0223 		orr	r3, r3, r2, lsl #8
 614 0026 8A68     		ldr	r2, [r1, #8]
 615 0028 43EA0243 		orr	r3, r3, r2, lsl #16
 616 002c CA68     		ldr	r2, [r1, #12]
 617 002e 43EA0263 		orr	r3, r3, r2, lsl #24
 618 0032 8360     		str	r3, [r0, #8]
 619 0034 F1E7     		b	.L35
 620              		.cfi_endproc
 621              	.LFE246:
 623              		.section	.text.FSMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 624              		.align	1
 625              		.global	FSMC_NAND_AttributeSpace_Timing_Init
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 629              		.fpu fpv4-sp-d16
 631              	FSMC_NAND_AttributeSpace_Timing_Init:
 632              	.LVL37:
 633              	.LFB247:
 658:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
ARM GAS  /tmp/ccEZPNLY.s 			page 24


 659:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 660:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND Attribute space Timing according to the specified
 661:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 662:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 663:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to NAND timing structure
 664:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 665:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 666:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 667:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
 668:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                        const FSMC_NAND_PCC_TimingTypeDef *Timing, u
 669:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 634              		.loc 1 669 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638              		@ link register save eliminated.
 670:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 671:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 639              		.loc 1 671 3 view .LVU190
 672:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 640              		.loc 1 672 3 view .LVU191
 673:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 641              		.loc 1 673 3 view .LVU192
 674:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 642              		.loc 1 674 3 view .LVU193
 675:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 643              		.loc 1 675 3 view .LVU194
 676:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 644              		.loc 1 676 3 view .LVU195
 677:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 678:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_NAND device timing parameters */
 679:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 645              		.loc 1 679 3 view .LVU196
 646              		.loc 1 679 6 is_stmt 0 view .LVU197
 647 0000 102A     		cmp	r2, #16
 648 0002 0CD0     		beq	.L40
 680:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 681:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 682:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PATT2, (Timing->SetupTime                                             |
 683:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
 684:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
 685:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
 686:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 687:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 688:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 689:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 690:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PATT3, (Timing->SetupTime                                             |
 649              		.loc 1 690 5 is_stmt 1 view .LVU198
 650 0004 0B68     		ldr	r3, [r1]
 651 0006 4A68     		ldr	r2, [r1, #4]
 652              	.LVL38:
 653              		.loc 1 690 5 is_stmt 0 view .LVU199
 654 0008 43EA0223 		orr	r3, r3, r2, lsl #8
 655 000c 8A68     		ldr	r2, [r1, #8]
 656 000e 43EA0243 		orr	r3, r3, r2, lsl #16
 657 0012 CA68     		ldr	r2, [r1, #12]
 658 0014 43EA0263 		orr	r3, r3, r2, lsl #24
ARM GAS  /tmp/ccEZPNLY.s 			page 25


 659 0018 C362     		str	r3, [r0, #44]
 660              	.L39:
 691:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
 692:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
 693:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
 694:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 695:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 696:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 661              		.loc 1 696 3 is_stmt 1 view .LVU200
 697:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 662              		.loc 1 697 1 is_stmt 0 view .LVU201
 663 001a 0020     		movs	r0, #0
 664              	.LVL39:
 665              		.loc 1 697 1 view .LVU202
 666 001c 7047     		bx	lr
 667              	.LVL40:
 668              	.L40:
 682:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
 669              		.loc 1 682 5 is_stmt 1 view .LVU203
 670 001e 0B68     		ldr	r3, [r1]
 671 0020 4A68     		ldr	r2, [r1, #4]
 672              	.LVL41:
 682:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                               ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
 673              		.loc 1 682 5 is_stmt 0 view .LVU204
 674 0022 43EA0223 		orr	r3, r3, r2, lsl #8
 675 0026 8A68     		ldr	r2, [r1, #8]
 676 0028 43EA0243 		orr	r3, r3, r2, lsl #16
 677 002c CA68     		ldr	r2, [r1, #12]
 678 002e 43EA0263 		orr	r3, r3, r2, lsl #24
 679 0032 C360     		str	r3, [r0, #12]
 680 0034 F1E7     		b	.L39
 681              		.cfi_endproc
 682              	.LFE247:
 684              		.section	.text.FSMC_NAND_DeInit,"ax",%progbits
 685              		.align	1
 686              		.global	FSMC_NAND_DeInit
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 690              		.fpu fpv4-sp-d16
 692              	FSMC_NAND_DeInit:
 693              	.LVL42:
 694              	.LFB248:
 698:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 699:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 700:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  DeInitializes the FSMC_NAND device
 701:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 702:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 703:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 704:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 705:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 706:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 695              		.loc 1 706 1 is_stmt 1 view -0
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 0
 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699              		@ link register save eliminated.
ARM GAS  /tmp/ccEZPNLY.s 			page 26


 707:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 708:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 700              		.loc 1 708 3 view .LVU206
 709:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 701              		.loc 1 709 3 view .LVU207
 710:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 711:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable the NAND Bank */
 712:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   __FSMC_NAND_DISABLE(Device, Bank);
 702              		.loc 1 712 3 view .LVU208
 703 0000 1029     		cmp	r1, #16
 704 0002 0FD0     		beq	.L46
 705              		.loc 1 712 3 is_stmt 0 discriminator 2 view .LVU209
 706 0004 036A     		ldr	r3, [r0, #32]
 707 0006 23F00403 		bic	r3, r3, #4
 708 000a 0362     		str	r3, [r0, #32]
 709              	.L43:
 713:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 714:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* De-initialize the NAND Bank */
 715:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 710              		.loc 1 715 3 is_stmt 1 view .LVU210
 711              		.loc 1 715 6 is_stmt 0 view .LVU211
 712 000c 1029     		cmp	r1, #16
 713 000e 0ED0     		beq	.L47
 716:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 717:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Set the FSMC_NAND_BANK2 registers to their reset values */
 718:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PCR2,  0x00000018U);
 719:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 720:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 721:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 722:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 723:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* FSMC_Bank3_NAND */
 724:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 725:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 726:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Set the FSMC_NAND_BANK3 registers to their reset values */
 727:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PCR3,  0x00000018U);
 714              		.loc 1 727 5 is_stmt 1 view .LVU212
 715 0010 1823     		movs	r3, #24
 716 0012 0362     		str	r3, [r0, #32]
 728:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->SR3,   0x00000040U);
 717              		.loc 1 728 5 view .LVU213
 718 0014 4023     		movs	r3, #64
 719 0016 4362     		str	r3, [r0, #36]
 729:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM3, 0xFCFCFCFCU);
 720              		.loc 1 729 5 view .LVU214
 721 0018 4FF0FC33 		mov	r3, #-50529028
 722 001c 8362     		str	r3, [r0, #40]
 730:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PATT3, 0xFCFCFCFCU);
 723              		.loc 1 730 5 view .LVU215
 724 001e C362     		str	r3, [r0, #44]
 725              	.L45:
 731:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 732:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 733:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 726              		.loc 1 733 3 view .LVU216
 734:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 727              		.loc 1 734 1 is_stmt 0 view .LVU217
 728 0020 0020     		movs	r0, #0
ARM GAS  /tmp/ccEZPNLY.s 			page 27


 729              	.LVL43:
 730              		.loc 1 734 1 view .LVU218
 731 0022 7047     		bx	lr
 732              	.LVL44:
 733              	.L46:
 712:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 734              		.loc 1 712 3 discriminator 1 view .LVU219
 735 0024 0368     		ldr	r3, [r0]
 736 0026 23F00403 		bic	r3, r3, #4
 737 002a 0360     		str	r3, [r0]
 738 002c EEE7     		b	.L43
 739              	.L47:
 718:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 740              		.loc 1 718 5 is_stmt 1 view .LVU220
 741 002e 1823     		movs	r3, #24
 742 0030 0360     		str	r3, [r0]
 719:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 743              		.loc 1 719 5 view .LVU221
 744 0032 4023     		movs	r3, #64
 745 0034 4360     		str	r3, [r0, #4]
 720:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 746              		.loc 1 720 5 view .LVU222
 747 0036 4FF0FC33 		mov	r3, #-50529028
 748 003a 8360     		str	r3, [r0, #8]
 721:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 749              		.loc 1 721 5 view .LVU223
 750 003c C360     		str	r3, [r0, #12]
 751 003e EFE7     		b	.L45
 752              		.cfi_endproc
 753              	.LFE248:
 755              		.section	.text.FSMC_NAND_ECC_Enable,"ax",%progbits
 756              		.align	1
 757              		.global	FSMC_NAND_ECC_Enable
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 761              		.fpu fpv4-sp-d16
 763              	FSMC_NAND_ECC_Enable:
 764              	.LVL45:
 765              	.LFB249:
 735:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 736:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 737:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 738:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 739:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 740:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @defgroup HAL_FSMC_NAND_Group2 Peripheral Control functions
 741:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *  @brief   management functions
 742:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 743:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @verbatim
 744:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 745:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                        ##### FSMC_NAND Control functions #####
 746:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 747:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 748:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This subsection provides a set of functions allowing to control dynamically
 749:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     the FSMC NAND interface.
 750:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 751:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
ARM GAS  /tmp/ccEZPNLY.s 			page 28


 752:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 753:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 754:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 755:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 756:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 757:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Enables dynamically FSMC_NAND ECC feature.
 758:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 759:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 760:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 761:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 762:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 763:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 766              		.loc 1 763 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              		@ link register save eliminated.
 764:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 765:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 771              		.loc 1 765 3 view .LVU225
 766:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 772              		.loc 1 766 3 view .LVU226
 767:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 768:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Enable ECC feature */
 769:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 773              		.loc 1 769 3 view .LVU227
 774              		.loc 1 769 6 is_stmt 0 view .LVU228
 775 0000 1029     		cmp	r1, #16
 776 0002 05D0     		beq	.L51
 770:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 771:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     SET_BIT(Device->PCR2, FSMC_PCR2_ECCEN);
 772:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 773:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 774:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 775:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     SET_BIT(Device->PCR3, FSMC_PCR2_ECCEN);
 777              		.loc 1 775 5 is_stmt 1 view .LVU229
 778 0004 036A     		ldr	r3, [r0, #32]
 779 0006 43F04003 		orr	r3, r3, #64
 780 000a 0362     		str	r3, [r0, #32]
 781              	.L50:
 776:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 777:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 778:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 782              		.loc 1 778 3 view .LVU230
 779:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 783              		.loc 1 779 1 is_stmt 0 view .LVU231
 784 000c 0020     		movs	r0, #0
 785              	.LVL46:
 786              		.loc 1 779 1 view .LVU232
 787 000e 7047     		bx	lr
 788              	.LVL47:
 789              	.L51:
 771:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 790              		.loc 1 771 5 is_stmt 1 view .LVU233
 791 0010 0368     		ldr	r3, [r0]
 792 0012 43F04003 		orr	r3, r3, #64
 793 0016 0360     		str	r3, [r0]
ARM GAS  /tmp/ccEZPNLY.s 			page 29


 794 0018 F8E7     		b	.L50
 795              		.cfi_endproc
 796              	.LFE249:
 798              		.section	.text.FSMC_NAND_ECC_Disable,"ax",%progbits
 799              		.align	1
 800              		.global	FSMC_NAND_ECC_Disable
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	FSMC_NAND_ECC_Disable:
 807              	.LVL48:
 808              	.LFB250:
 780:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 781:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 782:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 783:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NAND ECC feature.
 784:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 785:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 786:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 787:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 788:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 789:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 809              		.loc 1 789 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              		@ link register save eliminated.
 790:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 791:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 814              		.loc 1 791 3 view .LVU235
 792:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 815              		.loc 1 792 3 view .LVU236
 793:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 794:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable ECC feature */
 795:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 816              		.loc 1 795 3 view .LVU237
 817              		.loc 1 795 6 is_stmt 0 view .LVU238
 818 0000 1029     		cmp	r1, #16
 819 0002 05D0     		beq	.L55
 796:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 797:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     CLEAR_BIT(Device->PCR2, FSMC_PCR2_ECCEN);
 798:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 799:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 800:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 801:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     CLEAR_BIT(Device->PCR3, FSMC_PCR2_ECCEN);
 820              		.loc 1 801 5 is_stmt 1 view .LVU239
 821 0004 036A     		ldr	r3, [r0, #32]
 822 0006 23F04003 		bic	r3, r3, #64
 823 000a 0362     		str	r3, [r0, #32]
 824              	.L54:
 802:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 803:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 804:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 825              		.loc 1 804 3 view .LVU240
 805:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 826              		.loc 1 805 1 is_stmt 0 view .LVU241
ARM GAS  /tmp/ccEZPNLY.s 			page 30


 827 000c 0020     		movs	r0, #0
 828              	.LVL49:
 829              		.loc 1 805 1 view .LVU242
 830 000e 7047     		bx	lr
 831              	.LVL50:
 832              	.L55:
 797:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 833              		.loc 1 797 5 is_stmt 1 view .LVU243
 834 0010 0368     		ldr	r3, [r0]
 835 0012 23F04003 		bic	r3, r3, #64
 836 0016 0360     		str	r3, [r0]
 837 0018 F8E7     		b	.L54
 838              		.cfi_endproc
 839              	.LFE250:
 841              		.section	.text.FSMC_NAND_GetECC,"ax",%progbits
 842              		.align	1
 843              		.global	FSMC_NAND_GetECC
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 847              		.fpu fpv4-sp-d16
 849              	FSMC_NAND_GetECC:
 850              	.LVL51:
 851              	.LFB251:
 806:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 807:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 808:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NAND ECC feature.
 809:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to NAND device instance
 810:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  ECCval Pointer to ECC value
 811:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Bank NAND bank number
 812:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timeout Timeout wait value
 813:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 814:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 815:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_GetECC(const FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank
 816:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                    uint32_t Timeout)
 817:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 852              		.loc 1 817 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		.loc 1 817 1 is_stmt 0 view .LVU245
 857 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 858              	.LCFI13:
 859              		.cfi_def_cfa_offset 32
 860              		.cfi_offset 3, -32
 861              		.cfi_offset 4, -28
 862              		.cfi_offset 5, -24
 863              		.cfi_offset 6, -20
 864              		.cfi_offset 7, -16
 865              		.cfi_offset 8, -12
 866              		.cfi_offset 9, -8
 867              		.cfi_offset 14, -4
 868 0004 0646     		mov	r6, r0
 869 0006 8846     		mov	r8, r1
 870 0008 1546     		mov	r5, r2
 871 000a 1F46     		mov	r7, r3
 818:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   uint32_t tickstart;
ARM GAS  /tmp/ccEZPNLY.s 			page 31


 872              		.loc 1 818 3 is_stmt 1 view .LVU246
 819:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 820:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 821:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 873              		.loc 1 821 3 view .LVU247
 822:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 874              		.loc 1 822 3 view .LVU248
 823:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 824:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Get tick */
 825:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   tickstart = HAL_GetTick();
 875              		.loc 1 825 3 view .LVU249
 876              		.loc 1 825 15 is_stmt 0 view .LVU250
 877 000c FFF7FEFF 		bl	HAL_GetTick
 878              	.LVL52:
 879              		.loc 1 825 15 view .LVU251
 880 0010 8146     		mov	r9, r0
 881              	.LVL53:
 826:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 827:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Wait until FIFO is empty */
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   while (__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 882              		.loc 1 828 3 is_stmt 1 view .LVU252
 883              		.loc 1 828 9 is_stmt 0 view .LVU253
 884 0012 12E0     		b	.L58
 885              	.LVL54:
 886              	.L68:
 829:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 830:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Check for the Timeout */
 831:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     if (Timeout != HAL_MAX_DELAY)
 832:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     {
 833:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 887              		.loc 1 833 7 is_stmt 1 view .LVU254
 888              		.loc 1 833 13 is_stmt 0 view .LVU255
 889 0014 FFF7FEFF 		bl	HAL_GetTick
 890              	.LVL55:
 891              		.loc 1 833 27 view .LVU256
 892 0018 A0EB0900 		sub	r0, r0, r9
 893              		.loc 1 833 10 view .LVU257
 894 001c B842     		cmp	r0, r7
 895 001e 22D8     		bhi	.L64
 896              		.loc 1 833 51 discriminator 1 view .LVU258
 897 0020 5FB9     		cbnz	r7, .L58
 834:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****       {
 835:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         return HAL_TIMEOUT;
 898              		.loc 1 835 16 view .LVU259
 899 0022 0320     		movs	r0, #3
 900 0024 18E0     		b	.L59
 901              	.L60:
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 902              		.loc 1 828 10 discriminator 2 view .LVU260
 903 0026 746A     		ldr	r4, [r6, #36]
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 904              		.loc 1 828 62 discriminator 2 view .LVU261
 905 0028 14F0400F 		tst	r4, #64
 906 002c 0CBF     		ite	eq
 907 002e 0124     		moveq	r4, #1
 908 0030 0024     		movne	r4, #0
 909              	.L61:
ARM GAS  /tmp/ccEZPNLY.s 			page 32


 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 910              		.loc 1 828 9 discriminator 4 view .LVU262
 911 0032 5CB1     		cbz	r4, .L67
 831:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     {
 912              		.loc 1 831 5 is_stmt 1 view .LVU263
 831:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     {
 913              		.loc 1 831 8 is_stmt 0 view .LVU264
 914 0034 B7F1FF3F 		cmp	r7, #-1
 915 0038 ECD1     		bne	.L68
 916              	.L58:
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 917              		.loc 1 828 9 is_stmt 1 view .LVU265
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 918              		.loc 1 828 62 is_stmt 0 view .LVU266
 919 003a 102D     		cmp	r5, #16
 920 003c F3D1     		bne	.L60
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 921              		.loc 1 828 10 discriminator 1 view .LVU267
 922 003e 7368     		ldr	r3, [r6, #4]
 828:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 923              		.loc 1 828 62 discriminator 1 view .LVU268
 924 0040 13F0400F 		tst	r3, #64
 925 0044 0CBF     		ite	eq
 926 0046 0124     		moveq	r4, #1
 927 0048 0024     		movne	r4, #0
 928 004a F2E7     		b	.L61
 929              	.L67:
 836:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****       }
 837:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     }
 838:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 839:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 840:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   if (Bank == FSMC_NAND_BANK2)
 930              		.loc 1 840 3 is_stmt 1 view .LVU269
 931              		.loc 1 840 6 is_stmt 0 view .LVU270
 932 004c 102D     		cmp	r5, #16
 933 004e 05D0     		beq	.L69
 841:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 842:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Get the ECCR2 register value */
 843:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     *ECCval = (uint32_t)Device->ECCR2;
 844:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 845:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   else
 846:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   {
 847:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     /* Get the ECCR3 register value */
 848:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     *ECCval = (uint32_t)Device->ECCR3;
 934              		.loc 1 848 5 is_stmt 1 view .LVU271
 935              		.loc 1 848 31 is_stmt 0 view .LVU272
 936 0050 736B     		ldr	r3, [r6, #52]
 937              		.loc 1 848 13 view .LVU273
 938 0052 C8F80030 		str	r3, [r8]
 849:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 850:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 851:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 939              		.loc 1 851 10 view .LVU274
 940 0056 0020     		movs	r0, #0
 941              	.L59:
 852:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 942              		.loc 1 852 1 view .LVU275
ARM GAS  /tmp/ccEZPNLY.s 			page 33


 943 0058 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 944              	.LVL56:
 945              	.L69:
 843:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 946              		.loc 1 843 5 is_stmt 1 view .LVU276
 843:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 947              		.loc 1 843 31 is_stmt 0 view .LVU277
 948 005c 7369     		ldr	r3, [r6, #20]
 843:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   }
 949              		.loc 1 843 13 view .LVU278
 950 005e C8F80030 		str	r3, [r8]
 851:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 951              		.loc 1 851 10 view .LVU279
 952 0062 0020     		movs	r0, #0
 953 0064 F8E7     		b	.L59
 954              	.L64:
 835:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****       }
 955              		.loc 1 835 16 view .LVU280
 956 0066 0320     		movs	r0, #3
 957 0068 F6E7     		b	.L59
 958              		.cfi_endproc
 959              	.LFE251:
 961              		.section	.text.FSMC_PCCARD_Init,"ax",%progbits
 962              		.align	1
 963              		.global	FSMC_PCCARD_Init
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 967              		.fpu fpv4-sp-d16
 969              	FSMC_PCCARD_Init:
 970              	.LVL57:
 971              	.LFB252:
 853:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 854:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 855:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @}
 856:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 857:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
 858:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 859:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank4)
 860:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 861:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_PCCARD
 862:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief    PCCARD Controller functions
 863:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 864:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   @verbatim
 865:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 866:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                     ##### How to use PCCARD device driver #####
 867:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 868:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 869:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC PCCARD bank in order
 870:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     to run the PCCARD/compact flash external devices.
 871:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 872:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC PCCARD bank reset using the function FSMC_PCCARD_DeInit()
 873:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC PCCARD bank control configuration using the function FSMC_PCCARD_Init()
 874:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC PCCARD bank common space timing configuration using the function
 875:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_PCCARD_CommonSpace_Timing_Init()
 876:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC PCCARD bank attribute space timing configuration using the function
 877:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_PCCARD_AttributeSpace_Timing_Init()
ARM GAS  /tmp/ccEZPNLY.s 			page 34


 878:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) FSMC PCCARD bank IO space timing configuration using the function
 879:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****         FSMC_PCCARD_IOSpace_Timing_Init()
 880:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 881:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 882:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 883:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 884:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_PCCARD_Private_Functions_Group1
 885:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *  @brief    Initialization and Configuration functions
 886:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *
 887:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @verbatim
 888:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 889:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 890:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   ==============================================================================
 891:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   [..]
 892:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     This section provides functions allowing to:
 893:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC PCCARD interface
 894:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) De-initialize the FSMC PCCARD interface
 895:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 896:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 897:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** @endverbatim
 898:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @{
 899:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 900:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 901:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 902:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD device according to the specified
 903:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         control parameters in the FSMC_PCCARD_HandleTypeDef
 904:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to PCCARD device instance
 905:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Init Pointer to PCCARD Initialization structure
 906:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 907:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 908:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, const FSMC_PCCARD_InitTypeDef *Init
 909:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 972              		.loc 1 909 1 is_stmt 1 view -0
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 0
 975              		@ frame_needed = 0, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977              		.loc 1 909 1 is_stmt 0 view .LVU282
 978 0000 10B4     		push	{r4}
 979              	.LCFI14:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 4, -4
 910:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 911:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 982              		.loc 1 911 3 is_stmt 1 view .LVU283
 912:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
 913:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
 983              		.loc 1 913 3 view .LVU284
 914:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
 984              		.loc 1 914 3 view .LVU285
 915:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));
 985              		.loc 1 915 3 view .LVU286
 916:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
 917:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 918:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_PCCARD device control parameters */
 919:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   MODIFY_REG(Device->PCR4,
 986              		.loc 1 919 3 view .LVU287
ARM GAS  /tmp/ccEZPNLY.s 			page 35


 987 0002 0368     		ldr	r3, [r0]
 988 0004 23F4FF33 		bic	r3, r3, #130560
 989 0008 23F03A03 		bic	r3, r3, #58
 990 000c 0A68     		ldr	r2, [r1]
 991 000e 4C68     		ldr	r4, [r1, #4]
 992 0010 42EA4422 		orr	r2, r2, r4, lsl #9
 993 0014 8968     		ldr	r1, [r1, #8]
 994              	.LVL58:
 995              		.loc 1 919 3 is_stmt 0 view .LVU288
 996 0016 42EA4132 		orr	r2, r2, r1, lsl #13
 997 001a 1343     		orrs	r3, r3, r2
 998 001c 43F01003 		orr	r3, r3, #16
 999 0020 0360     		str	r3, [r0]
 920:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****              (FSMC_PCR4_PTYP                                          |
 921:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               FSMC_PCR4_PWAITEN                                       |
 922:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               FSMC_PCR4_PWID                                          |
 923:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               FSMC_PCR4_TCLR                                          |
 924:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               FSMC_PCR4_TAR),
 925:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****              (FSMC_PCR_MEMORY_TYPE_PCCARD                             |
 926:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               Init->Waitfeature                                      |
 927:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               FSMC_NAND_PCC_MEM_BUS_WIDTH_16                          |
 928:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               (Init->TCLRSetupTime << FSMC_PCR4_TCLR_Pos)   |
 929:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****               (Init->TARSetupTime  << FSMC_PCR4_TAR_Pos)));
 930:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 931:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 1000              		.loc 1 931 3 is_stmt 1 view .LVU289
 932:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 1001              		.loc 1 932 1 is_stmt 0 view .LVU290
 1002 0022 0020     		movs	r0, #0
 1003              	.LVL59:
 1004              		.loc 1 932 1 view .LVU291
 1005 0024 5DF8044B 		ldr	r4, [sp], #4
 1006              	.LCFI15:
 1007              		.cfi_restore 4
 1008              		.cfi_def_cfa_offset 0
 1009 0028 7047     		bx	lr
 1010              		.cfi_endproc
 1011              	.LFE252:
 1013              		.section	.text.FSMC_PCCARD_CommonSpace_Timing_Init,"ax",%progbits
 1014              		.align	1
 1015              		.global	FSMC_PCCARD_CommonSpace_Timing_Init
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1019              		.fpu fpv4-sp-d16
 1021              	FSMC_PCCARD_CommonSpace_Timing_Init:
 1022              	.LVL60:
 1023              	.LFB253:
 933:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 934:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 935:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD Common space Timing according to the specified
 936:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 937:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to PCCARD device instance
 938:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to PCCARD timing structure
 939:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 940:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 941:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,
ARM GAS  /tmp/ccEZPNLY.s 			page 36


 942:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                       const FSMC_NAND_PCC_TimingTypeDef *Timing)
 943:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 1024              		.loc 1 943 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 0
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 944:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 945:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 1029              		.loc 1 945 3 view .LVU293
 946:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
 947:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 1030              		.loc 1 947 3 view .LVU294
 948:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 1031              		.loc 1 948 3 view .LVU295
 949:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 1032              		.loc 1 949 3 view .LVU296
 950:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 1033              		.loc 1 950 3 view .LVU297
 951:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
 952:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 953:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set PCCARD timing parameters */
 954:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   WRITE_REG(Device->PMEM4, (Timing->SetupTime |
 1034              		.loc 1 954 3 view .LVU298
 1035 0000 0B68     		ldr	r3, [r1]
 1036 0002 4A68     		ldr	r2, [r1, #4]
 1037 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 1038 0008 8A68     		ldr	r2, [r1, #8]
 1039 000a 43EA0243 		orr	r3, r3, r2, lsl #16
 1040 000e CA68     		ldr	r2, [r1, #12]
 1041 0010 43EA0263 		orr	r3, r3, r2, lsl #24
 1042 0014 8360     		str	r3, [r0, #8]
 955:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->WaitSetupTime) << FSMC_PMEM4_MEMWAIT4_Pos)  |
 956:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->HoldSetupTime) << FSMC_PMEM4_MEMHOLD4_Pos)  |
 957:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->HiZSetupTime)  << FSMC_PMEM4_MEMHIZ4_Pos)));
 958:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 959:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 1043              		.loc 1 959 3 view .LVU299
 960:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 1044              		.loc 1 960 1 is_stmt 0 view .LVU300
 1045 0016 0020     		movs	r0, #0
 1046              	.LVL61:
 1047              		.loc 1 960 1 view .LVU301
 1048 0018 7047     		bx	lr
 1049              		.cfi_endproc
 1050              	.LFE253:
 1052              		.section	.text.FSMC_PCCARD_AttributeSpace_Timing_Init,"ax",%progbits
 1053              		.align	1
 1054              		.global	FSMC_PCCARD_AttributeSpace_Timing_Init
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1058              		.fpu fpv4-sp-d16
 1060              	FSMC_PCCARD_AttributeSpace_Timing_Init:
 1061              	.LVL62:
 1062              	.LFB254:
 961:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
ARM GAS  /tmp/ccEZPNLY.s 			page 37


 962:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 963:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD Attribute space Timing according to the specified
 964:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 965:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to PCCARD device instance
 966:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to PCCARD timing structure
 967:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 968:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 969:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,
 970:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                          const FSMC_NAND_PCC_TimingTypeDef *Timing)
 971:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 1063              		.loc 1 971 1 is_stmt 1 view -0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 0
 1066              		@ frame_needed = 0, uses_anonymous_args = 0
 1067              		@ link register save eliminated.
 972:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
 973:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 1068              		.loc 1 973 3 view .LVU303
 974:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
 975:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 1069              		.loc 1 975 3 view .LVU304
 976:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 1070              		.loc 1 976 3 view .LVU305
 977:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 1071              		.loc 1 977 3 view .LVU306
 978:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 1072              		.loc 1 978 3 view .LVU307
 979:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
 980:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 981:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set PCCARD timing parameters */
 982:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   WRITE_REG(Device->PATT4, (Timing->SetupTime                                                 |
 1073              		.loc 1 982 3 view .LVU308
 1074 0000 0B68     		ldr	r3, [r1]
 1075 0002 4A68     		ldr	r2, [r1, #4]
 1076 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 1077 0008 8A68     		ldr	r2, [r1, #8]
 1078 000a 43EA0243 		orr	r3, r3, r2, lsl #16
 1079 000e CA68     		ldr	r2, [r1, #12]
 1080 0010 43EA0263 		orr	r3, r3, r2, lsl #24
 1081 0014 C360     		str	r3, [r0, #12]
 983:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->WaitSetupTime) << FSMC_PATT4_ATTWAIT4_Pos)  |
 984:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->HoldSetupTime) << FSMC_PATT4_ATTHOLD4_Pos)  |
 985:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                             ((Timing->HiZSetupTime)  << FSMC_PATT4_ATTHIZ4_Pos)));
 986:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 987:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 1082              		.loc 1 987 3 view .LVU309
 988:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 1083              		.loc 1 988 1 is_stmt 0 view .LVU310
 1084 0016 0020     		movs	r0, #0
 1085              	.LVL63:
 1086              		.loc 1 988 1 view .LVU311
 1087 0018 7047     		bx	lr
 1088              		.cfi_endproc
 1089              	.LFE254:
 1091              		.section	.text.FSMC_PCCARD_IOSpace_Timing_Init,"ax",%progbits
 1092              		.align	1
 1093              		.global	FSMC_PCCARD_IOSpace_Timing_Init
ARM GAS  /tmp/ccEZPNLY.s 			page 38


 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1097              		.fpu fpv4-sp-d16
 1099              	FSMC_PCCARD_IOSpace_Timing_Init:
 1100              	.LVL64:
 1101              	.LFB255:
 989:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
 990:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
 991:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD IO space Timing according to the specified
 992:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 993:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to PCCARD device instance
 994:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Timing Pointer to PCCARD timing structure
 995:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
 996:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
 997:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,
 998:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                                                   const FSMC_NAND_PCC_TimingTypeDef *Timing)
 999:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 1102              		.loc 1 999 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
1000:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
1001:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 1107              		.loc 1 1001 3 view .LVU313
1002:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #if defined(FSMC_Bank2_3)
1003:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 1108              		.loc 1 1003 3 view .LVU314
1004:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 1109              		.loc 1 1004 3 view .LVU315
1005:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 1110              		.loc 1 1005 3 view .LVU316
1006:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 1111              		.loc 1 1006 3 view .LVU317
1007:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** #endif /* FSMC_Bank2_3 */
1008:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1009:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Set FSMC_PCCARD device timing parameters */
1010:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   WRITE_REG(Device->PIO4, (Timing->SetupTime |
 1112              		.loc 1 1010 3 view .LVU318
 1113 0000 0B68     		ldr	r3, [r1]
 1114 0002 4A68     		ldr	r2, [r1, #4]
 1115 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 1116 0008 8A68     		ldr	r2, [r1, #8]
 1117 000a 43EA0243 		orr	r3, r3, r2, lsl #16
 1118 000e CA68     		ldr	r2, [r1, #12]
 1119 0010 43EA0263 		orr	r3, r3, r2, lsl #24
 1120 0014 0361     		str	r3, [r0, #16]
1011:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                            (Timing->WaitSetupTime << FSMC_PIO4_IOWAIT4_Pos) |
1012:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                            (Timing->HoldSetupTime << FSMC_PIO4_IOHOLD4_Pos) |
1013:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****                            (Timing->HiZSetupTime  << FSMC_PIO4_IOHIZ4_Pos)));
1014:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1015:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 1121              		.loc 1 1015 3 view .LVU319
1016:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 1122              		.loc 1 1016 1 is_stmt 0 view .LVU320
 1123 0016 0020     		movs	r0, #0
ARM GAS  /tmp/ccEZPNLY.s 			page 39


 1124              	.LVL65:
 1125              		.loc 1 1016 1 view .LVU321
 1126 0018 7047     		bx	lr
 1127              		.cfi_endproc
 1128              	.LFE255:
 1130              		.section	.text.FSMC_PCCARD_DeInit,"ax",%progbits
 1131              		.align	1
 1132              		.global	FSMC_PCCARD_DeInit
 1133              		.syntax unified
 1134              		.thumb
 1135              		.thumb_func
 1136              		.fpu fpv4-sp-d16
 1138              	FSMC_PCCARD_DeInit:
 1139              	.LVL66:
 1140              	.LFB256:
1017:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1018:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** /**
1019:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @brief  DeInitializes the FSMC_PCCARD device
1020:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @param  Device Pointer to PCCARD device instance
1021:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   * @retval HAL status
1022:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   */
1023:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)
1024:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** {
 1141              		.loc 1 1024 1 is_stmt 1 view -0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 1145              		@ link register save eliminated.
1025:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Check the parameters */
1026:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 1146              		.loc 1 1026 3 view .LVU323
1027:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1028:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* Disable the FSMC_PCCARD device */
1029:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   __FSMC_PCCARD_DISABLE(Device);
 1147              		.loc 1 1029 3 view .LVU324
 1148 0000 0368     		ldr	r3, [r0]
 1149 0002 23F00403 		bic	r3, r3, #4
 1150 0006 0360     		str	r3, [r0]
1030:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1031:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   /* De-initialize the FSMC_PCCARD device */
1032:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->PCR4    = 0x00000018U;
 1151              		.loc 1 1032 3 view .LVU325
 1152              		.loc 1 1032 19 is_stmt 0 view .LVU326
 1153 0008 1823     		movs	r3, #24
 1154 000a 0360     		str	r3, [r0]
1033:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->SR4     = 0x00000040U;
 1155              		.loc 1 1033 3 is_stmt 1 view .LVU327
 1156              		.loc 1 1033 19 is_stmt 0 view .LVU328
 1157 000c 4023     		movs	r3, #64
 1158 000e 4360     		str	r3, [r0, #4]
1034:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->PMEM4   = 0xFCFCFCFCU;
 1159              		.loc 1 1034 3 is_stmt 1 view .LVU329
 1160              		.loc 1 1034 19 is_stmt 0 view .LVU330
 1161 0010 4FF0FC33 		mov	r3, #-50529028
 1162 0014 8360     		str	r3, [r0, #8]
1035:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->PATT4   = 0xFCFCFCFCU;
 1163              		.loc 1 1035 3 is_stmt 1 view .LVU331
ARM GAS  /tmp/ccEZPNLY.s 			page 40


 1164              		.loc 1 1035 19 is_stmt 0 view .LVU332
 1165 0016 C360     		str	r3, [r0, #12]
1036:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   Device->PIO4    = 0xFCFCFCFCU;
 1166              		.loc 1 1036 3 is_stmt 1 view .LVU333
 1167              		.loc 1 1036 19 is_stmt 0 view .LVU334
 1168 0018 0361     		str	r3, [r0, #16]
1037:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** 
1038:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c ****   return HAL_OK;
 1169              		.loc 1 1038 3 is_stmt 1 view .LVU335
1039:stm32f4xx-hal-driver/Src/stm32f4xx_ll_fsmc.c **** }
 1170              		.loc 1 1039 1 is_stmt 0 view .LVU336
 1171 001a 0020     		movs	r0, #0
 1172              	.LVL67:
 1173              		.loc 1 1039 1 view .LVU337
 1174 001c 7047     		bx	lr
 1175              		.cfi_endproc
 1176              	.LFE256:
 1178              		.text
 1179              	.Letext0:
 1180              		.file 2 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 1181              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1182              		.file 4 "CMSIS_5/CMSIS/Core/Include/core_cm4.h"
 1183              		.file 5 "cmsis-device-f4/Include/system_stm32f4xx.h"
 1184              		.file 6 "cmsis-device-f4/Include/stm32f407xx.h"
 1185              		.file 7 "cmsis-device-f4/Include/stm32f4xx.h"
 1186              		.file 8 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_def.h"
 1187              		.file 9 "stm32f4xx-hal-driver/Inc/stm32f4xx_ll_fsmc.h"
 1188              		.file 10 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccEZPNLY.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ll_fsmc.c
     /tmp/ccEZPNLY.s:18     .text.FSMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:26     .text.FSMC_NORSRAM_Init:0000000000000000 FSMC_NORSRAM_Init
     /tmp/ccEZPNLY.s:164    .text.FSMC_NORSRAM_Init:0000000000000068 $d
     /tmp/ccEZPNLY.s:169    .text.FSMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccEZPNLY.s:176    .text.FSMC_NORSRAM_DeInit:0000000000000000 FSMC_NORSRAM_DeInit
     /tmp/ccEZPNLY.s:237    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:244    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 FSMC_NORSRAM_Timing_Init
     /tmp/ccEZPNLY.s:317    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:324    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 FSMC_NORSRAM_Extended_Timing_Init
     /tmp/ccEZPNLY.s:397    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/ccEZPNLY.s:402    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccEZPNLY.s:409    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 FSMC_NORSRAM_WriteOperation_Enable
     /tmp/ccEZPNLY.s:433    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccEZPNLY.s:440    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 FSMC_NORSRAM_WriteOperation_Disable
     /tmp/ccEZPNLY.s:464    .text.FSMC_NAND_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:471    .text.FSMC_NAND_Init:0000000000000000 FSMC_NAND_Init
     /tmp/ccEZPNLY.s:558    .text.FSMC_NAND_Init:0000000000000064 $d
     /tmp/ccEZPNLY.s:563    .text.FSMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:570    .text.FSMC_NAND_CommonSpace_Timing_Init:0000000000000000 FSMC_NAND_CommonSpace_Timing_Init
     /tmp/ccEZPNLY.s:624    .text.FSMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:631    .text.FSMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FSMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccEZPNLY.s:685    .text.FSMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccEZPNLY.s:692    .text.FSMC_NAND_DeInit:0000000000000000 FSMC_NAND_DeInit
     /tmp/ccEZPNLY.s:756    .text.FSMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccEZPNLY.s:763    .text.FSMC_NAND_ECC_Enable:0000000000000000 FSMC_NAND_ECC_Enable
     /tmp/ccEZPNLY.s:799    .text.FSMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccEZPNLY.s:806    .text.FSMC_NAND_ECC_Disable:0000000000000000 FSMC_NAND_ECC_Disable
     /tmp/ccEZPNLY.s:842    .text.FSMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccEZPNLY.s:849    .text.FSMC_NAND_GetECC:0000000000000000 FSMC_NAND_GetECC
     /tmp/ccEZPNLY.s:962    .text.FSMC_PCCARD_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:969    .text.FSMC_PCCARD_Init:0000000000000000 FSMC_PCCARD_Init
     /tmp/ccEZPNLY.s:1014   .text.FSMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:1021   .text.FSMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 FSMC_PCCARD_CommonSpace_Timing_Init
     /tmp/ccEZPNLY.s:1053   .text.FSMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:1060   .text.FSMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 FSMC_PCCARD_AttributeSpace_Timing_Init
     /tmp/ccEZPNLY.s:1092   .text.FSMC_PCCARD_IOSpace_Timing_Init:0000000000000000 $t
     /tmp/ccEZPNLY.s:1099   .text.FSMC_PCCARD_IOSpace_Timing_Init:0000000000000000 FSMC_PCCARD_IOSpace_Timing_Init
     /tmp/ccEZPNLY.s:1131   .text.FSMC_PCCARD_DeInit:0000000000000000 $t
     /tmp/ccEZPNLY.s:1138   .text.FSMC_PCCARD_DeInit:0000000000000000 FSMC_PCCARD_DeInit

UNDEFINED SYMBOLS
HAL_GetTick
