<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fjmem_intfc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fjmem_intfc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fjmem_intfc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fjmem_intfc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fjmem_intfc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fjmem_intfc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fjmem_intfc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fjmem_intfc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fjmem_intfc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fjmem_intfc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fjmem_intfc.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fjmem_intfc.ntrc_log"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fjmem_intfc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fjmem_intfc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fjmem_intfc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fjmem_intfc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fjmem_intfc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fjmem_intfc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fjmem_intfc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fjmem_intfc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fjmem_intfc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fjmem_intfc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fjmem_intfc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fjmem_intfc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fjmem_intfc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fjmem_intfc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fjmem_intfc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fjmem_intfc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fjmem_intfc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fjmem_intfc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fjmem_intfc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="fjmem_intfc_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fjmem_intfc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fjmem_intfc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fjmem_intfc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fjmem_intfc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fjmem_intfc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fjmem_intfc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fjmem_intfc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fjmem_intfc_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fjmem_intfc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fjmem_intfc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1718625255128987176" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8680225494975771446" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8017187509356934320" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303118697548" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085491" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4465761273637597312" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085498" xil_pn:in_ck="8613329823737221083" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1441382281720756089" xil_pn:start_ts="1313085491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.lso"/>
      <outfile xil_pn:name="fjmem_intfc.ngc"/>
      <outfile xil_pn:name="fjmem_intfc.ngr"/>
      <outfile xil_pn:name="fjmem_intfc.ntrc_log"/>
      <outfile xil_pn:name="fjmem_intfc.prj"/>
      <outfile xil_pn:name="fjmem_intfc.stx"/>
      <outfile xil_pn:name="fjmem_intfc.syr"/>
      <outfile xil_pn:name="fjmem_intfc.xst"/>
      <outfile xil_pn:name="fjmem_intfc_vhdl.prj"/>
      <outfile xil_pn:name="fjmem_intfc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1313085498" xil_pn:in_ck="-4025003372576038533" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3990187094663877285" xil_pn:start_ts="1313085498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1313085500" xil_pn:in_ck="2830804615385306467" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-396735545002990824" xil_pn:start_ts="1313085498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.bld"/>
      <outfile xil_pn:name="fjmem_intfc.ngd"/>
      <outfile xil_pn:name="fjmem_intfc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1313085504" xil_pn:in_ck="2830804615385306468" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1322029947285405133" xil_pn:start_ts="1313085500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.pcf"/>
      <outfile xil_pn:name="fjmem_intfc_map.map"/>
      <outfile xil_pn:name="fjmem_intfc_map.mrp"/>
      <outfile xil_pn:name="fjmem_intfc_map.ncd"/>
      <outfile xil_pn:name="fjmem_intfc_map.ngm"/>
      <outfile xil_pn:name="fjmem_intfc_map.psr"/>
      <outfile xil_pn:name="fjmem_intfc_map.xrpt"/>
      <outfile xil_pn:name="fjmem_intfc_summary.xml"/>
      <outfile xil_pn:name="fjmem_intfc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1313085509" xil_pn:in_ck="6133054117236225661" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1313085504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.ncd"/>
      <outfile xil_pn:name="fjmem_intfc.pad"/>
      <outfile xil_pn:name="fjmem_intfc.par"/>
      <outfile xil_pn:name="fjmem_intfc.ptwx"/>
      <outfile xil_pn:name="fjmem_intfc.unroutes"/>
      <outfile xil_pn:name="fjmem_intfc.xpi"/>
      <outfile xil_pn:name="fjmem_intfc_pad.csv"/>
      <outfile xil_pn:name="fjmem_intfc_pad.txt"/>
      <outfile xil_pn:name="fjmem_intfc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1313085516" xil_pn:in_ck="-5550765511816666939" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="4074033887932218718" xil_pn:start_ts="1313085509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.bgn"/>
      <outfile xil_pn:name="fjmem_intfc.bit"/>
      <outfile xil_pn:name="fjmem_intfc.drc"/>
      <outfile xil_pn:name="fjmem_intfc.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1313085509" xil_pn:in_ck="2830804615385306336" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969895" xil_pn:start_ts="1313085507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fjmem_intfc.twr"/>
      <outfile xil_pn:name="fjmem_intfc.twx"/>
    </transform>
  </transforms>

</generated_project>
