INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Veronica/Desktop/vhdl/project_4/sources/vhdl/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
