****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 50
        -report_by scenario
Design : vlsu_cam_top
Version: U-2022.12
Date   : Fri Jul 14 18:13:20 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[1][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[2][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[0][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  match_reg[0]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[2][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[2][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[1][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[0][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[0][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[0][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[0][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[2][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[2][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.03      0.29
  data required time                                         0.29
  ------------------------------------------------------------------------
  data required time                                         0.29
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: head_i[0] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  head_i[0] (in)                                   0.00      0.30 f
  U2646/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.31 r
  U4300/X (HDBSLT20_NR3_0P75)                      0.01      0.32 f
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[1][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.03      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  match_reg[1]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.03      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  match_reg[2]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.03      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[1][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.03      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  arst_n (in)                                      0.00      0.30 r
  mdata_reg[1][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.03      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: head_i[0] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  head_i[0] (in)                                   0.00      0.30 f
  U2631/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.31 r
  U2630/X (HDBSLT20_AN3B_0P5)                      0.01      0.32 f
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: head_i[4] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  head_i[4] (in)                                   0.00      0.30 f
  U2627/X (HDBSLT20_EN2_V2_1)                      0.02      0.32 r
  U2439/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.33 f
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.33 f
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4296/X (HDBSLT20_AN3B_0P5)                      0.02      0.34 f
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  head_i[1] (in)                                   0.00      0.30 r
  U2440/X (HDBSLT20_EN2_V2_0P5)                    0.02      0.32 f
  U2629/X (HDBSLT20_EO2_V2_0P5)                    0.01      0.33 r
  U2628/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.35 f
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  head_i[1] (in)                                   0.00      0.30 f
  U4285/X (HDBSLT20_MAJI3_1)                       0.02      0.32 r
  U2327/S (HDBSLT20_ADDF_V1_2)                     0.02      0.34 r
  U4288/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.35 f
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U3706/X (HDBSLT20_INV_0P75)                      0.02      0.34 r
  U4295/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.36 f
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.33 r
  U4289/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.35 f
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.33 r
  U4291/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.35 f
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: match_reg[2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  match_reg[2]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.34 r
  U4299/X (HDBSLT20_NR2_MM_1)                      0.02      0.36 f
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.34 r
  U4253/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.36 f
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.36 f
  data arrival time                                          0.36

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.36
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.34 r
  U4294/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.36 f
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.36 f
  data arrival time                                          0.36

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.36
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  head_i[1] (in)                                   0.00      0.30 r
  U2443/X (HDBSLT20_EN2_V2_0P5)                    0.02      0.32 f
  U2442/X (HDBSLT20_EN2_V2_0P5)                    0.01      0.33 r
  U2441/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.35 f
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.34 f
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: rst (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 r
  rst (in)                                         0.00      0.30 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.32 f
  U3706/X (HDBSLT20_INV_0P75)                      0.02      0.34 r
  U3707/X (HDBSLT20_NR2_MM_2)                      0.01      0.35 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: write_addr_i[0] (input port clocked by clk_core)
  Endpoint: asic_model_gen.decoder/addr_ff_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  write_addr_i[0] (in)                             0.00      0.30 f
  asic_model_gen.decoder/addr_ff_reg[0][0]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.decoder/addr_ff_reg[0][0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  clock uncertainty                                0.03      0.18
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: write_i[0] (input port clocked by clk_core)
  Endpoint: asic_model_gen.decoder/we_ff_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  write_i[0] (in)                                  0.00      0.30 f
  asic_model_gen.decoder/we_ff_reg[0]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.decoder/we_ff_reg[0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  clock uncertainty                                0.03      0.18
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: head_i[1] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  head_i[1] (in)                                   0.00      0.30 f
  U2641/X (HDBSLT20_MAJI3_1)                       0.02      0.32 r
  U2639/S (HDBSLT20_ADDF_V1_2)                     0.02      0.34 r
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.36 f
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.35 f
  data arrival time                                          0.35

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.35
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[30].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.05      0.19 f
  U3721/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.20 r
  asic_model_gen.memory_core/word[30].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.20 r
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[30].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.12



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[31].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.05      0.19 f
  U3714/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.21 r
  asic_model_gen.memory_core/word[31].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.20 r
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[31].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.12



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[25].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 f
  U3715/X (HDBSLT20_INV_0P75)                      0.02      0.16 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.19 f
  U3749/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.21 r
  asic_model_gen.memory_core/word[25].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.21 r
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[25].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  write_addr_i[1] (in)                             0.00      0.30 f
  asic_model_gen.decoder/addr_ff_reg[0][1]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  write_addr_i[4] (in)                             0.00      0.30 f
  asic_model_gen.decoder/addr_ff_reg[0][4]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: write_addr_i[3] (input port clocked by clk_core)
  Endpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  input external delay                             0.30      0.30 f
  write_addr_i[3] (in)                             0.00      0.30 f
  asic_model_gen.decoder/addr_ff_reg[0][3]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[26].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 f
  U3715/X (HDBSLT20_INV_0P75)                      0.02      0.16 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.19 f
  U3724/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.21 r
  asic_model_gen.memory_core/word[26].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.21 r
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[26].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[24].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 f
  U3715/X (HDBSLT20_INV_0P75)                      0.02      0.16 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.19 f
  U3742/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.21 r
  asic_model_gen.memory_core/word[24].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.21 r
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[24].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[14].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 r
  U3342/X (HDBSLT20_ND3_0P75)                      0.08      0.21 f
  U3730/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 r
  asic_model_gen.memory_core/word[14].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[14].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[19].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.17 f
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.03      0.20 r
  U3713/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.22 f
  asic_model_gen.memory_core/word[19].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  asic_model_gen.memory_core/word[19].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.07 r
  clock uncertainty                                0.03      0.10
  library hold time                               -0.02      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[8].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 f
  U3715/X (HDBSLT20_INV_0P75)                      0.02      0.16 r
  U3722/X (HDBSLT20_ND3_0P75)                      0.07      0.23 f
  U3736/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.23 r
  asic_model_gen.memory_core/word[8].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06
  asic_model_gen.memory_core/word[8].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.06 r
  clock uncertainty                                0.03      0.09
  library hold time                               -0.01      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[18].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.14 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.17 f
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.03      0.20 r
  U3725/X (HDBSLT20_NR2_MM_0P5)                    0.04      0.23 f
  asic_model_gen.memory_core/word[18].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  asic_model_gen.memory_core/word[18].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.07 r
  clock uncertainty                                0.03      0.10
  library hold time                               -0.02      0.08
  data required time                                         0.08
  ------------------------------------------------------------------------
  data required time                                         0.08
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.19 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.25 f
  U2628/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.26 r
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  U2630/X (HDBSLT20_AN3B_0P5)                      0.02      0.26 r
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.25 f
  U2439/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.26 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.25 f
  U4289/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.26 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/word[6].word_bits[49].memory_cell/genblk1[0].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/ctmTdsLR_1_723/X (HDBSLT20_AN2_1)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/word[6].match_word[0].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.17 f
  asic_model_gen.memory_core/word[6].match_word[0].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.01      0.18 r
  U3769/X (HDBSLT20_ND2_MM_1)                      0.03      0.20 f
  U2385/X (HDBSLT20_ND4_0P5)                       0.01      0.21 r
  U4260/X (HDBSLT20_NR3_0P75)                      0.02      0.23 f
  U4261/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 r
  U4284/X (HDBSLT20_INV_0P75)                      0.01      0.25 f
  U4291/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.26 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  U3706/X (HDBSLT20_INV_0P75)                      0.01      0.27 r
  U4300/X (HDBSLT20_NR3_0P75)                      0.01      0.28 f
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.20
  data required time                                         0.20
  ------------------------------------------------------------------------
  data required time                                         0.20
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  U3706/X (HDBSLT20_INV_0P75)                      0.01      0.27 r
  U4295/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.28 f
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.20
  data required time                                         0.20
  ------------------------------------------------------------------------
  data required time                                         0.20
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.16 r
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 r
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.18 f
  U3979/X (HDBSLT20_ND2_1)                         0.02      0.20 r
  U2523/X (HDBSLT20_ND4_0P5)                       0.02      0.23 f
  U3980/X (HDBSLT20_NR3_0P75)                      0.02      0.25 r
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.27 f
  U4296/X (HDBSLT20_AN3B_0P5)                      0.01      0.28 f
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.20
  data required time                                         0.20
  ------------------------------------------------------------------------
  data required time                                         0.20
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 f
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 r
  U3979/X (HDBSLT20_ND2_1)                         0.03      0.22 f
  U2523/X (HDBSLT20_ND4_0P5)                       0.00      0.22 r
  U3980/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 r
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U4253/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.28 r
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.27 r
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 f
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 r
  U3979/X (HDBSLT20_ND2_1)                         0.03      0.22 f
  U2523/X (HDBSLT20_ND4_0P5)                       0.00      0.22 r
  U3980/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 r
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U4288/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.28 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.28 r
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 f
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 r
  U3979/X (HDBSLT20_ND2_1)                         0.03      0.22 f
  U2523/X (HDBSLT20_ND4_0P5)                       0.00      0.22 r
  U3980/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 r
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U4299/X (HDBSLT20_NR2_MM_1)                      0.01      0.27 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.27 r
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 f
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 r
  U3979/X (HDBSLT20_ND2_1)                         0.03      0.22 f
  U2523/X (HDBSLT20_ND4_0P5)                       0.00      0.22 r
  U3980/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 r
  U4252/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U4294/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.27 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.27 r
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 f
  asic_model_gen.memory_core/word[16].word_bits[49].memory_cell/genblk1[2].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/ctmTdsLR_1_755/X (HDBSLT20_AN2_1)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/word[16].match_word[2].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/ZBUF_19_inst_1311/X (HDBSLT20_BUF_3)
                                                   0.01      0.17 f
  asic_model_gen.memory_core/word[16].match_word[2].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 r
  U3979/X (HDBSLT20_ND2_1)                         0.03      0.22 f
  U2523/X (HDBSLT20_ND4_0P5)                       0.00      0.22 r
  U3980/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3981/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 r
  match_reg[2]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.16 r
  library hold time                               -0.00      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[30].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.04      0.14 f
  U3721/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.15 r
  asic_model_gen.memory_core/word[30].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[30].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  U3706/X (HDBSLT20_INV_0P75)                      0.01      0.27 r
  U3707/X (HDBSLT20_NR2_MM_2)                      0.01      0.28 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.16 r
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[31].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.04      0.14 f
  U3714/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.15 r
  asic_model_gen.memory_core/word[31].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[31].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  U3706/X (HDBSLT20_INV_0P75)                      0.01      0.27 r
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.16 r
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.08 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/cam_latch/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.11 r
  asic_model_gen.memory_core/word[20].word_bits[37].memory_cell/genblk1[1].XNOR_comparator/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk1.first_stage_nand4[9].NAND4_STAGE_1/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk6.second_stage_nor4[2].NOR4_STAGE_2/X (HDBSLT20_NR4_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/word[20].match_word[1].word_match_logic/genblk10.third_stage_nand4[0].NAND4_STAGE_3/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.16 r
  asic_model_gen.memory_core/word[20].match_word[1].match_enabler_gate/match_enable_gate/X (HDBSLT20_NR2B_0P5)
                                                   0.02      0.19 f
  U3390/X (HDBSLT20_ND2_1P5)                       0.02      0.20 r
  U2524/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U3398/X (HDBSLT20_NR3_0P75)                      0.00      0.24 r
  U3399/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.26 f
  U3706/X (HDBSLT20_INV_0P75)                      0.01      0.27 r
  U2441/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.16 r
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[25].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.14 f
  U3749/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.16 r
  asic_model_gen.memory_core/word[25].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[25].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.12



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[26].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.14 f
  U3724/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.16 r
  asic_model_gen.memory_core/word[26].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[26].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.12



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[24].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.14 f
  U3742/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.16 r
  asic_model_gen.memory_core/word[24].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[24].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.12



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[14].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3342/X (HDBSLT20_ND3_0P75)                      0.06      0.16 f
  U3730/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.17 r
  asic_model_gen.memory_core/word[14].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[14].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[8].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3722/X (HDBSLT20_ND3_0P75)                      0.06      0.18 f
  U3736/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.17 r
  asic_model_gen.memory_core/word[8].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[8].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[19].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.13 f
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.15 r
  U3713/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.17 f
  asic_model_gen.memory_core/word[19].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[19].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.02      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[18].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.13 f
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.15 r
  U3725/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.18 f
  asic_model_gen.memory_core/word[18].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[18].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.02      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[28].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.04      0.14 f
  U3741/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.16 r
  asic_model_gen.memory_core/word[28].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[28].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.13



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[17].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.13 r
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.05      0.18 f
  U3747/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.18 r
  asic_model_gen.memory_core/word[17].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[17].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[22].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3340/X (HDBSLT20_ND3_0P75)                      0.06      0.16 f
  U3726/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.17 r
  asic_model_gen.memory_core/word[22].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[22].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[23].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3340/X (HDBSLT20_ND3_0P75)                      0.06      0.16 f
  U3718/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.17 r
  asic_model_gen.memory_core/word[23].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[23].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[20].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3340/X (HDBSLT20_ND3_0P75)                      0.06      0.16 f
  U3738/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.16 r
  asic_model_gen.memory_core/word[20].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[20].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.13 r
  U3710/X (HDBSLT20_ND2_MM_0P5)                    0.05      0.17 f
  U3744/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.18 r
  asic_model_gen.memory_core/word[1].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.05      0.05
  asic_model_gen.memory_core/word[1].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.05 r
  library hold time                               -0.01      0.04
  data required time                                         0.04
  ------------------------------------------------------------------------
  data required time                                         0.04
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[27].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3341/X (HDBSLT20_ND3_0P75)                      0.03      0.14 f
  U3716/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.17 r
  asic_model_gen.memory_core/word[27].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 r
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[27].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[4].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3727/X (HDBSLT20_ND3_0P75)                      0.02      0.13 r
  U3735/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.15 f
  asic_model_gen.memory_core/word[4].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[4].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.14



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3727/X (HDBSLT20_ND3_0P75)                      0.02      0.13 r
  U3748/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.16 f
  asic_model_gen.memory_core/word[5].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[5].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 f
  U3722/X (HDBSLT20_ND3_0P75)                      0.03      0.14 r
  U3746/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.17 f
  asic_model_gen.memory_core/word[9].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[9].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3727/X (HDBSLT20_ND3_0P75)                      0.02      0.13 r
  U3728/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.15 f
  asic_model_gen.memory_core/word[6].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[6].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[13].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3342/X (HDBSLT20_ND3_0P75)                      0.03      0.13 r
  U3751/X (HDBSLT20_NR2_MM_0P5)                    0.04      0.17 f
  asic_model_gen.memory_core/word[13].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.02      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[13].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.00
  data required time                                         0.00
  ------------------------------------------------------------------------
  data required time                                         0.00
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3727/X (HDBSLT20_ND3_0P75)                      0.02      0.13 r
  U3731/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.16 f
  asic_model_gen.memory_core/word[7].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[7].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[21].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3340/X (HDBSLT20_ND3_0P75)                      0.03      0.13 r
  U3745/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.16 f
  asic_model_gen.memory_core/word[21].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[21].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.00
  data required time                                         0.00
  ------------------------------------------------------------------------
  data required time                                         0.00
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 r
  U3722/X (HDBSLT20_ND3_0P75)                      0.06      0.18 f
  U3723/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.18 r
  asic_model_gen.memory_core/word[10].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[10].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[15].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3342/X (HDBSLT20_ND3_0P75)                      0.03      0.13 r
  U3733/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.16 f
  asic_model_gen.memory_core/word[15].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[15].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.00
  data required time                                         0.00
  ------------------------------------------------------------------------
  data required time                                         0.00
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3342/X (HDBSLT20_ND3_0P75)                      0.03      0.13 r
  U3740/X (HDBSLT20_NR2_MM_0P5)                    0.04      0.17 f
  asic_model_gen.memory_core/word[12].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[12].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.00
  data required time                                         0.00
  ------------------------------------------------------------------------
  data required time                                         0.00
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.15



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[29].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3352/X (HDBSLT20_ND3_0P75)                      0.04      0.14 f
  U3750/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.17 r
  asic_model_gen.memory_core/word[29].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[29].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.01      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.16



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.11 f
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.13 r
  U3710/X (HDBSLT20_ND2_MM_0P5)                    0.05      0.17 f
  U3729/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.18 r
  asic_model_gen.memory_core/word[2].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.00      0.18 r
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[2].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.01      0.02
  data required time                                         0.02
  ------------------------------------------------------------------------
  data required time                                         0.02
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.16



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.13 f
  U3710/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.15 r
  U3712/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.17 f
  asic_model_gen.memory_core/word[3].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[3].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.16



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[16].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.13 f
  U3339/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.15 r
  U3739/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.18 f
  asic_model_gen.memory_core/word[16].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[16].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.16



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[11].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3715/X (HDBSLT20_INV_0P75)                      0.01      0.12 f
  U3722/X (HDBSLT20_ND3_0P75)                      0.03      0.14 r
  U3732/X (HDBSLT20_NR2_MM_0P5)                    0.04      0.18 f
  asic_model_gen.memory_core/word[11].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.02      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.02      0.02
  asic_model_gen.memory_core/word[11].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.02 r
  library hold time                               -0.02      0.00
  data required time                                         0.00
  ------------------------------------------------------------------------
  data required time                                         0.00
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.16



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].clkgate/SC_clockgate (rising clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.10 r
  U3708/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.13 f
  U3710/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.15 r
  U3737/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.18 f
  asic_model_gen.memory_core/word[0].clkgate/SC_clockgate/EN (HDBSLT20_CKGTPLT_V8_1)
                                                  -0.01      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  asic_model_gen.memory_core/word[0].clkgate/SC_clockgate/CK (HDBSLT20_CKGTPLT_V8_1)
                                                   0.00      0.03 r
  library hold time                               -0.02      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.16


1
