design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/tholin/caravel_user_project/openlane/wrapped_tholin_riscv,wrapped_tholin_riscv,25_01_10_21_01,flow completed,0h45m56s0ms,0h42m2s0ms,115253.08641975309,0.36,51863.88888888889,44.38,-1,1307.2,27707,0,0,0,0,0,0,0,1,1,0,-1,-1,421905,113363,-29.36,-1,-1,-1,0.0,-33099.48,-1,-1,-1,0.0,124788212.0,0.0,35.59,35.35,6.19,7.0,-1,16870,19086,141,2282,0,0,0,18543,347,0,487,1425,2167,2193,875,3819,1744,1744,81,11513,4815,6509,10813,18671,52321,339525.63200000004,-1,-1,-1,0.0181,0.0104,0.0,-1,-1,-1,10.89,5.0,200.0,5,1,45,153.18,153.6,0.3,1,16,0.7,1,sky130_as_sc_hs,AREA 1
