{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486908066308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486908066311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 11:01:06 2017 " "Processing started: Sun Feb 12 11:01:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486908066311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486908066311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486908066311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486908066584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486908066584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486908076029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486908076029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file relogio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486908076030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486908076030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486908076053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst19 " "Elaborating entity \"7447\" for hierarchy \"7447:inst19\"" {  } { { "relogio.bdf" "inst19" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 280 840 960 440 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst19 " "Elaborated megafunction instantiation \"7447:inst19\"" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 280 840 960 440 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst14 " "Elaborating entity \"74160\" for hierarchy \"74160:inst14\"" {  } { { "relogio.bdf" "inst14" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 248 648 768 432 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst14 " "Elaborated megafunction instantiation \"74160:inst14\"" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 248 648 768 432 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153M 74153M:inst21 " "Elaborating entity \"74153M\" for hierarchy \"74153M:inst21\"" {  } { { "relogio.bdf" "inst21" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 136 376 480 280 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153M:inst21 " "Elaborated megafunction instantiation \"74153M:inst21\"" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 136 376 480 280 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:inst " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:inst\"" {  } { { "relogio.bdf" "inst" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 48 88 272 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst17 " "Elaborating entity \"7400\" for hierarchy \"7400:inst17\"" {  } { { "relogio.bdf" "inst17" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 712 640 704 752 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst17 " "Elaborated megafunction instantiation \"7400:inst17\"" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 712 640 704 752 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst1 " "Elaborating entity \"7404\" for hierarchy \"7404:inst1\"" {  } { { "relogio.bdf" "inst1" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 760 600 632 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst1 " "Elaborated megafunction instantiation \"7404:inst1\"" {  } { { "relogio.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/4. Relogio/quartus/relogio.bdf" { { 760 600 632 808 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076102 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74153m:inst21\|9~0 " "Found clock multiplexer 74153m:inst21\|9~0" {  } { { "74153m.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1486908076312 "|relogio|74153m:inst21|9~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1486908076312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1486908076557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486908076985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486908076985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486908077041 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486908077041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1486908077041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486908077041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486908077067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 11:01:17 2017 " "Processing ended: Sun Feb 12 11:01:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486908077067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486908077067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486908077067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486908077067 ""}
