$date
	Tue May 15 15:24:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_my_nand $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ma1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#10
0!
1"
#20
1#
0"
#30
1"
#40
1!
0#
0"
#50
