<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.494+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1/m_axi_sparse_data_BREADY' to 0." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.403+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1/m_axi_sparse_data_AWUSER' to 0." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.400+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1/m_axi_sparse_data_AWREGION' to 0." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.398+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1/m_axi_sparse_data_AWQOS' to 0." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.396+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1/m_axi_sparse_data_AWPROT' to 0." projectName="Sparse_HLS" solutionName="solution1" date="2024-05-22T16:51:44.394+0800" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
