Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 21:44:34 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.343     -100.417                     35                  594        0.104        0.000                      0                  594        3.000        0.000                       0                   279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_i                      {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_i  {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0          {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                            5.491        0.000                      0                   43        0.125        0.000                      0                   43        4.500        0.000                       0                    23  
clk_wiz_0_inst/inst/clk_i                                                                                                                                                    3.000        0.000                       0                     1  
  clk_o_clk_wiz_0                4.531        0.000                      0                  541        0.109        0.000                      0                  541        4.500        0.000                       0                   252  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_o_clk_wiz_0  clk_i                  5.386        0.000                      0                   21        0.104        0.000                      0                   21  
clk_i            clk_o_clk_wiz_0       -3.343     -100.417                     35                   35        7.395        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.763ns (44.006%)  route 2.243ns (55.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 13.153 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.602     7.688    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.791    13.153    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.267    13.420    
                         clock uncertainty           -0.035    13.385    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.180    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.763ns (44.006%)  route 2.243ns (55.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 13.153 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.602     7.688    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.791    13.153    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.267    13.420    
                         clock uncertainty           -0.035    13.385    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.180    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.763ns (46.864%)  route 1.999ns (53.137%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.101 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           1.345     5.446    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.299     5.745 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.745    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.146 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.146    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.417 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     6.713    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.373     7.086 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.358     7.444    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.961    13.323    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.359    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.442    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.114     1.550    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.184     1.572    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                         clock pessimism             -0.218     1.353    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.071     1.424    dsp_inst/maximum_seeker_inst/peak_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.722%)  route 0.197ns (58.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.968     1.169    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/Q
                         net (fo=3, routed)           0.197     1.506    dsp_inst/maximum_seeker_inst/D[1]
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                         clock pessimism             -0.231     1.302    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.078     1.380    dsp_inst/maximum_seeker_inst/peak_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.810%)  route 0.222ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           0.222     1.658    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.184     1.572    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                         clock pessimism             -0.218     1.353    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.076     1.429    dsp_inst/maximum_seeker_inst/peak_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.564%)  route 0.141ns (52.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     1.422 r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/Q
                         net (fo=3, routed)           0.141     1.564    dsp_inst/maximum_seeker_inst/D[8]
    SLICE_X36Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.209     1.597    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X36Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                         clock pessimism             -0.283     1.314    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.017     1.331    dsp_inst/maximum_seeker_inst/peak_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.687%)  route 0.223ns (61.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/Q
                         net (fo=3, routed)           0.223     1.659    dsp_inst/maximum_seeker_inst/D[5]
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.184     1.572    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                         clock pessimism             -0.218     1.353    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.072     1.425    dsp_inst/maximum_seeker_inst/peak_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.740%)  route 0.135ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     1.422 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.135     1.557    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X33Y22         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.136     1.524    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y22         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                         clock pessimism             -0.218     1.305    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.016     1.321    dsp_inst/maximum_seeker_inst/peak_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.929%)  route 0.301ns (68.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.968     1.169    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/Q
                         net (fo=3, routed)           0.301     1.610    dsp_inst/maximum_seeker_inst/D[0]
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                         clock pessimism             -0.231     1.302    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.060     1.362    dsp_inst/maximum_seeker_inst/peak_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.945%)  route 0.300ns (68.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.300     1.736    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.184     1.572    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                         clock pessimism             -0.218     1.353    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.070     1.423    dsp_inst/maximum_seeker_inst/peak_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.297%)  route 0.268ns (67.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     1.422 r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/Q
                         net (fo=3, routed)           0.268     1.691    dsp_inst/maximum_seeker_inst/D[9]
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                         clock pessimism             -0.231     1.302    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.006     1.308    dsp_inst/maximum_seeker_inst/peak_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dsp_inst/trigger_inst/compare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.934%)  route 0.320ns (58.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094     1.294    dsp_inst/trigger_inst/clk_i
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dsp_inst/trigger_inst/compare_reg/Q
                         net (fo=5, routed)           0.174     1.609    adc_driver_inst/trigger
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  adc_driver_inst/compare_i_2/O
                         net (fo=1, routed)           0.146     1.800    adc_driver_inst/compare_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     1.845    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.234     1.622    dsp_inst/trigger_inst/clk_i
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism             -0.327     1.294    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.091     1.385    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y23  dsp_inst/data_validator_inst/valid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y25  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y25  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y25  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y25  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y24  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24  dsp_inst/trigger_inst/compare_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_i
  To Clock:  clk_wiz_0_inst/inst/clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.787ns  (logic 0.666ns (13.912%)  route 4.121ns (86.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.647ns = ( 12.353 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.248     7.616    adc_driver_inst/SR[0]
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562    12.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
                         clock pessimism              0.501    12.854    
                         clock uncertainty           -0.074    12.781    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.633    12.148    adc_driver_inst/adc_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.787ns  (logic 0.666ns (13.912%)  route 4.121ns (86.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.647ns = ( 12.353 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.248     7.616    adc_driver_inst/SR[0]
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562    12.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
                         clock pessimism              0.501    12.854    
                         clock uncertainty           -0.074    12.781    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.633    12.148    adc_driver_inst/adc_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.787ns  (logic 0.666ns (13.912%)  route 4.121ns (86.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.647ns = ( 12.353 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.248     7.616    adc_driver_inst/SR[0]
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562    12.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/C
                         clock pessimism              0.501    12.854    
                         clock uncertainty           -0.074    12.781    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.633    12.148    adc_driver_inst/adc_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.787ns  (logic 0.666ns (13.912%)  route 4.121ns (86.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.647ns = ( 12.353 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.248     7.616    adc_driver_inst/SR[0]
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562    12.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
                         clock pessimism              0.501    12.854    
                         clock uncertainty           -0.074    12.781    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.633    12.148    adc_driver_inst/adc_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.614ns  (logic 0.666ns (14.433%)  route 3.948ns (85.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.075     7.444    brain_inst/SR[0]
    SLICE_X32Y23         FDRE                                         r  brain_inst/opcode_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y23         FDRE                                         r  brain_inst/opcode_reg[0]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y23         FDRE (Setup_fdre_C_R)       -0.633    12.150    brain_inst/opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.614ns  (logic 0.666ns (14.433%)  route 3.948ns (85.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.075     7.444    brain_inst/SR[0]
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[2]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y23         FDSE (Setup_fdse_C_S)       -0.633    12.150    brain_inst/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.614ns  (logic 0.666ns (14.433%)  route 3.948ns (85.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 12.355 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.075     7.444    brain_inst/SR[0]
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564    12.355    brain_inst/clk_o
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[3]/C
                         clock pessimism              0.501    12.856    
                         clock uncertainty           -0.074    12.783    
    SLICE_X32Y23         FDSE (Setup_fdse_C_S)       -0.633    12.150    brain_inst/opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_data_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.469ns  (logic 0.666ns (14.904%)  route 3.803ns (85.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         1.929     7.298    brain_inst/SR[0]
    SLICE_X32Y21         FDRE                                         r  brain_inst/spi_data_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567    12.358    brain_inst/clk_o
    SLICE_X32Y21         FDRE                                         r  brain_inst/spi_data_o_reg[4]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X32Y21         FDRE (Setup_fdre_C_R)       -0.633    12.153    brain_inst/spi_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.464ns  (logic 0.666ns (14.918%)  route 3.798ns (85.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         1.925     7.293    spi_driver_inst/SR[0]
    SLICE_X33Y21         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567    12.358    spi_driver_inst/clk_o
    SLICE_X33Y21         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.633    12.153    spi_driver_inst/buffer_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.464ns  (logic 0.666ns (14.918%)  route 3.798ns (85.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.617     2.829    rst_driver_inst/clk_o
    SLICE_X28Y15         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518     3.347 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.874     5.221    rst_driver_inst/rst_pin
    SLICE_X38Y21         LUT2 (Prop_lut2_I0_O)        0.148     5.369 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         1.925     7.293    spi_driver_inst/SR[0]
    SLICE_X33Y21         FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.567    12.358    spi_driver_inst/clk_o
    SLICE_X33Y21         FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.633    12.153    spi_driver_inst/buffer_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 brain_inst/sram_start_read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.557     4.255    brain_inst/clk_o
    SLICE_X29Y20         FDRE                                         r  brain_inst/sram_start_read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     4.396 r  brain_inst/sram_start_read_address_reg[3]/Q
                         net (fo=1, routed)           0.056     4.452    brain_inst/sram_start_read_address[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.045     4.497 r  brain_inst/sram_address_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.497    brain_inst/sram_address_cnt[3]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  brain_inst/sram_address_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.824     3.833    brain_inst/clk_o
    SLICE_X28Y20         FDRE                                         r  brain_inst/sram_address_cnt_reg[3]/C
                         clock pessimism              0.435     4.268    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.120     4.388    brain_inst/sram_address_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.388    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 brain_inst/sram_start_read_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.557     4.255    brain_inst/clk_o
    SLICE_X29Y20         FDRE                                         r  brain_inst/sram_start_read_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     4.396 r  brain_inst/sram_start_read_address_reg[0]/Q
                         net (fo=1, routed)           0.091     4.487    brain_inst/sram_start_read_address[0]
    SLICE_X28Y20         LUT4 (Prop_lut4_I2_O)        0.045     4.532 r  brain_inst/sram_address_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.532    brain_inst/sram_address_cnt[0]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.824     3.833    brain_inst/clk_o
    SLICE_X28Y20         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/C
                         clock pessimism              0.435     4.268    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.121     4.389    brain_inst/sram_address_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 spi_driver_inst/buffer_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 3.861 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 4.281 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.583     4.281    spi_driver_inst/clk_o
    SLICE_X33Y21         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     4.422 r  spi_driver_inst/buffer_tx_reg[6]/Q
                         net (fo=1, routed)           0.095     4.518    spi_driver_inst/buffer_tx_reg_n_0_[6]
    SLICE_X34Y20         LUT3 (Prop_lut3_I2_O)        0.045     4.563 r  spi_driver_inst/data_tx[7]_i_2/O
                         net (fo=1, routed)           0.000     4.563    spi_driver_inst/data_tx[7]_i_2_n_0
    SLICE_X34Y20         FDRE                                         r  spi_driver_inst/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.852     3.861    spi_driver_inst/clk_o
    SLICE_X34Y20         FDRE                                         r  spi_driver_inst/data_tx_reg[7]/C
                         clock pessimism              0.435     4.296    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.121     4.417    spi_driver_inst/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.563    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.558     4.256    brain_inst/clk_o
    SLICE_X31Y19         FDRE                                         r  brain_inst/spi_byte_second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     4.397 r  brain_inst/spi_byte_second_reg[0]/Q
                         net (fo=1, routed)           0.115     4.512    brain_inst/spi_byte_second__0[0]
    SLICE_X29Y20         FDRE                                         r  brain_inst/sram_start_read_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.824     3.833    brain_inst/clk_o
    SLICE_X29Y20         FDRE                                         r  brain_inst/sram_start_read_address_reg[0]/C
                         clock pessimism              0.455     4.288    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.070     4.358    brain_inst/sram_start_read_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 3.858 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.581     4.279    brain_inst/clk_o
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     4.420 r  brain_inst/sram_address_o_reg[8]/Q
                         net (fo=1, routed)           0.104     4.524    sram_driver_inst/sram_address_o_reg[16]_1[8]
    SLICE_X39Y23         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.849     3.858    sram_driver_inst/clk_o
    SLICE_X39Y23         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.434     4.292    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.076     4.368    sram_driver_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 3.860 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 4.281 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.583     4.281    brain_inst/clk_o
    SLICE_X38Y22         FDRE                                         r  brain_inst/sram_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148     4.429 r  brain_inst/sram_data_o_reg[9]/Q
                         net (fo=1, routed)           0.059     4.489    sram_driver_inst/D[9]
    SLICE_X39Y22         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.851     3.860    sram_driver_inst/clk_o
    SLICE_X39Y22         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[9]/C
                         clock pessimism              0.434     4.294    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.024     4.318    sram_driver_inst/sram_data_io_tristate_oe_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 brain_inst/sram_read_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/FSM_onehot_opcode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.424%)  route 0.122ns (39.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 4.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585     4.283    brain_inst/clk_o
    SLICE_X36Y19         FDRE                                         r  brain_inst/sram_read_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     4.424 f  brain_inst/sram_read_o_reg/Q
                         net (fo=3, routed)           0.122     4.546    sram_driver_inst/sram_read
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.045     4.591 r  sram_driver_inst/FSM_onehot_opcode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.591    sram_driver_inst/FSM_onehot_opcode[0]_i_1_n_0
    SLICE_X38Y19         FDSE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    sram_driver_inst/clk_o
    SLICE_X38Y19         FDSE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[0]/C
                         clock pessimism              0.434     4.297    
    SLICE_X38Y19         FDSE (Hold_fdse_C_D)         0.121     4.418    sram_driver_inst/FSM_onehot_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 brain_inst/sram_read_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/FSM_onehot_opcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.424%)  route 0.122ns (39.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 4.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585     4.283    brain_inst/clk_o
    SLICE_X36Y19         FDRE                                         r  brain_inst/sram_read_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     4.424 r  brain_inst/sram_read_o_reg/Q
                         net (fo=3, routed)           0.122     4.546    sram_driver_inst/sram_read
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.045     4.591 r  sram_driver_inst/FSM_onehot_opcode[2]_i_2/O
                         net (fo=1, routed)           0.000     4.591    sram_driver_inst/FSM_onehot_opcode[2]_i_2_n_0
    SLICE_X38Y19         FDRE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    sram_driver_inst/clk_o
    SLICE_X38Y19         FDRE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[2]/C
                         clock pessimism              0.434     4.297    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.121     4.418    sram_driver_inst/FSM_onehot_opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 3.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.558     4.256    spi_driver_inst/clk_o
    SLICE_X29Y19         FDRE                                         r  spi_driver_inst/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     4.397 r  spi_driver_inst/data_o_reg[7]/Q
                         net (fo=3, routed)           0.122     4.519    brain_inst/spi_byte_second_reg[7]_0[7]
    SLICE_X29Y18         FDRE                                         r  brain_inst/spi_byte_cmd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.826     3.835    brain_inst/clk_o
    SLICE_X29Y18         FDRE                                         r  brain_inst/spi_byte_cmd_reg[7]/C
                         clock pessimism              0.436     4.271    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.072     4.343    brain_inst/spi_byte_cmd_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 3.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.558     4.256    spi_driver_inst/clk_o
    SLICE_X29Y19         FDRE                                         r  spi_driver_inst/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     4.397 r  spi_driver_inst/data_o_reg[4]/Q
                         net (fo=3, routed)           0.122     4.519    brain_inst/spi_byte_second_reg[7]_0[4]
    SLICE_X29Y18         FDRE                                         r  brain_inst/spi_byte_cmd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.826     3.835    brain_inst/clk_o
    SLICE_X29Y18         FDRE                                         r  brain_inst/spi_byte_cmd_reg[4]/C
                         clock pessimism              0.436     4.271    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.070     4.341    brain_inst/spi_byte_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y22     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y22     adc_driver_inst/adc_data_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y22     adc_driver_inst/adc_data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y22     adc_driver_inst/adc_data_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y22     adc_driver_inst/adc_data_o_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19     adc_driver_inst/adc_ovrng_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y18     brain_inst/cmd_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     brain_inst/opcode_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     brain_inst/opcode_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25     adc_driver_inst/adc_data_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y18     brain_inst/spi_byte_cmd_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y18     brain_inst/spi_byte_cmd_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y18     brain_inst/spi_byte_cmd_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18     brain_inst/spi_byte_cmd_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18     brain_inst/spi_byte_cmd_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y18     brain_inst/spi_byte_cmd_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.721ns  (logic 0.668ns (38.813%)  route 1.053ns (61.187%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 11.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.242     5.552    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.968    11.169    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000    11.169    
                         clock uncertainty           -0.172    10.996    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.058    10.938    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.721ns  (logic 0.668ns (38.813%)  route 1.053ns (61.187%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 11.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.242     5.552    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.968    11.169    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000    11.169    
                         clock uncertainty           -0.172    10.996    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.058    10.938    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.883ns  (logic 0.231ns (12.265%)  route 1.652ns (87.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.144ns = ( 3.856 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.847     3.856    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.175     4.031 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.652     5.683    adc_driver_inst/Q[7]
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.056     5.739 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     5.739    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/trigger_inst/clk_i
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.013    11.135    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.668ns (40.836%)  route 0.968ns (59.164%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.204     4.035 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           0.684     4.719    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.056     4.775 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     4.926 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.026 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.127     5.153    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.157     5.310 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.157     5.467    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.094    11.294    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000    11.294    
                         clock uncertainty           -0.172    11.122    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.058    11.064    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.947ns  (logic 0.567ns (29.117%)  route 1.380ns (70.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.720ns = ( 2.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.489     2.280    adc_driver_inst/clk_o
    SLICE_X29Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.367     2.647 r  adc_driver_inst/adc_data_o_reg[8]/Q
                         net (fo=5, routed)           1.015     3.662    adc_driver_inst/Q[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.100     3.762 r  adc_driver_inst/compare_i_2/O
                         net (fo=1, routed)           0.365     4.127    adc_driver_inst/compare_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.100     4.227 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     4.227    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/trigger_inst/clk_i
    SLICE_X32Y24         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.269     4.123    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.117ns  (logic 0.418ns (19.742%)  route 1.699ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        6.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.720ns = ( 2.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.489     2.280    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.418     2.698 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           1.699     4.397    dsp_inst/maximum_seeker_inst/Q[2]
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.169     4.023    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.397    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.143ns  (logic 0.418ns (19.503%)  route 1.725ns (80.497%))
  Logic Levels:           0  
  Clock Path Skew:        6.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.720ns = ( 2.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.489     2.280    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.418     2.698 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           1.725     4.423    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.171     4.025    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.423    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.964ns  (logic 0.367ns (18.683%)  route 1.597ns (81.317%))
  Logic Levels:           0  
  Clock Path Skew:        6.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    -2.647ns = ( 2.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562     2.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.367     2.720 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           1.597     4.317    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.055     3.487    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.172     3.659    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.192     3.851    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.985ns  (logic 0.367ns (18.489%)  route 1.618ns (81.511%))
  Logic Levels:           0  
  Clock Path Skew:        6.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    -2.647ns = ( 2.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562     2.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.367     2.720 r  adc_driver_inst/adc_data_o_reg[1]/Q
                         net (fo=5, routed)           1.618     4.338    dsp_inst/maximum_seeker_inst/Q[1]
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.055     3.487    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y25         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.172     3.659    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.180     3.839    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         -3.839    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.276ns  (logic 0.367ns (16.124%)  route 1.909ns (83.876%))
  Logic Levels:           0  
  Clock Path Skew:        6.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.720ns = ( 2.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.489     2.280    adc_driver_inst/clk_o
    SLICE_X29Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.367     2.647 r  adc_driver_inst/adc_data_o_reg[8]/Q
                         net (fo=5, routed)           1.909     4.556    dsp_inst/maximum_seeker_inst/Q[8]
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.194     4.048    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         -4.048    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.455ns  (logic 0.418ns (17.028%)  route 2.037ns (82.972%))
  Logic Levels:           0  
  Clock Path Skew:        6.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.720ns = ( 2.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.489     2.280    adc_driver_inst/clk_o
    SLICE_X28Y22         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.418     2.698 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.037     4.735    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.170     4.024    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         -4.024    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.234ns  (logic 1.262ns (56.488%)  route 0.972ns (43.512%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.647ns = ( 2.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562     2.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.367     2.720 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           0.419     3.139    adc_driver_inst/Q[7]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.120     3.259 r  adc_driver_inst/max[v]0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.259    dsp_inst/maximum_seeker_inst/DI[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.269     3.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.528    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206     3.734 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.249     3.983    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.300     4.283 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.304     4.587    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_CE)       -0.045     3.809    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.234ns  (logic 1.262ns (56.488%)  route 0.972ns (43.512%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.647ns = ( 2.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562     2.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.367     2.720 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           0.419     3.139    adc_driver_inst/Q[7]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.120     3.259 r  adc_driver_inst/max[v]0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.259    dsp_inst/maximum_seeker_inst/DI[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.269     3.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.528    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206     3.734 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.249     3.983    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.300     4.283 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.304     4.587    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_CE)       -0.045     3.809    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.234ns  (logic 1.262ns (56.488%)  route 0.972ns (43.512%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    -2.647ns = ( 2.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.562     2.353    adc_driver_inst/clk_o
    SLICE_X32Y25         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.367     2.720 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           0.419     3.139    adc_driver_inst/Q[7]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.120     3.259 r  adc_driver_inst/max[v]0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.259    dsp_inst/maximum_seeker_inst/DI[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.269     3.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.528    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206     3.734 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.249     3.983    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.300     4.283 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.304     4.587    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.250     3.682    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000     3.682    
                         clock uncertainty            0.172     3.854    
    SLICE_X33Y24         FDRE (Hold_fdre_C_CE)       -0.045     3.809    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_o_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -3.343ns,  Total Violation     -100.417ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.704ns (39.057%)  route 1.099ns (60.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.479     4.453    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.286     4.863    brain_inst/opcode[3]_i_4_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.334     5.321    brain_inst/opcode[3]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  brain_inst/opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X32Y23         FDRE                                         r  brain_inst/opcode_reg[0]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X32Y23         FDRE (Setup_fdre_C_CE)      -0.205     1.978    brain_inst/opcode_reg[0]
  -------------------------------------------------------------------
                         required time                          1.978    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.704ns (39.057%)  route 1.099ns (60.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.479     4.453    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.286     4.863    brain_inst/opcode[3]_i_4_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.334     5.321    brain_inst/opcode[3]_i_1_n_0
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[2]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X32Y23         FDSE (Setup_fdse_C_CE)      -0.205     1.978    brain_inst/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                          1.978    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.704ns (39.057%)  route 1.099ns (60.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.479     4.453    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.286     4.863    brain_inst/opcode[3]_i_4_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.334     5.321    brain_inst/opcode[3]_i_1_n_0
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X32Y23         FDSE                                         r  brain_inst/opcode_reg[3]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X32Y23         FDSE (Setup_fdse_C_CE)      -0.205     1.978    brain_inst/opcode_reg[3]
  -------------------------------------------------------------------
                         required time                          1.978    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.211ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.704ns (42.140%)  route 0.967ns (57.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.479     4.453    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.286     4.863    brain_inst/opcode[3]_i_4_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.202     5.189    brain_inst/opcode[3]_i_1_n_0
    SLICE_X35Y23         FDSE                                         r  brain_inst/opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X35Y23         FDSE                                         r  brain_inst/opcode_reg[1]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X35Y23         FDSE (Setup_fdse_C_CE)      -0.205     1.978    brain_inst/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                          1.978    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                 -3.211    

Slack (VIOLATED) :        -3.069ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.580ns (37.904%)  route 0.950ns (62.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.509     5.048    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    brain_inst/clk_o
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     2.356    
                         clock uncertainty           -0.172     2.184    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.205     1.979    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                          1.979    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 -3.069    

Slack (VIOLATED) :        -3.069ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.580ns (37.904%)  route 0.950ns (62.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.509     5.048    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    brain_inst/clk_o
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     2.356    
                         clock uncertainty           -0.172     2.184    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.205     1.979    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                          1.979    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 -3.069    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.370%)  route 0.857ns (59.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.415     4.955    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169     2.014    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.370%)  route 0.857ns (59.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.415     4.955    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[14]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169     2.014    brain_inst/sram_address_o_reg[14]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.370%)  route 0.857ns (59.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.645ns = ( 2.355 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.415     4.955    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.564     2.355    brain_inst/clk_o
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty           -0.172     2.183    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169     2.014    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.691%)  route 0.811ns (58.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 2.356 - 5.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.086     3.518    dsp_inst/data_validator_inst/clk_i
    SLICE_X33Y23         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.441     4.416    brain_inst/pulse_vld
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.540 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.370     4.909    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.565     2.356    brain_inst/clk_o
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[12]/C
                         clock pessimism              0.000     2.356    
                         clock uncertainty           -0.172     2.184    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205     1.979    brain_inst/sram_address_o_reg[12]
  -------------------------------------------------------------------
                         required time                          1.979    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 -2.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.395ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 3.858 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 11.209 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.008    11.209    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    11.350 r  dsp_inst/maximum_seeker_inst/peak_reg[9]/Q
                         net (fo=1, routed)           0.137    11.487    brain_inst/Q[9]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.045    11.532 r  brain_inst/sram_address_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.532    brain_inst/sram_address_o[9]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.849     3.858    brain_inst/clk_o
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[9]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty            0.172     4.030    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.107     4.137    brain_inst/sram_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                          11.532    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.452ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.177%)  route 0.180ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 3.856 - 5.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 11.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.042    11.242    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    11.383 r  dsp_inst/maximum_seeker_inst/peak_reg[5]/Q
                         net (fo=1, routed)           0.180    11.564    brain_inst/Q[5]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.048    11.612 r  brain_inst/sram_address_o[5]_i_1/O
                         net (fo=1, routed)           0.000    11.612    brain_inst/sram_address_o[5]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.847     3.856    brain_inst/clk_o
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[5]/C
                         clock pessimism              0.000     3.856    
                         clock uncertainty            0.172     4.028    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131     4.159    brain_inst/sram_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                          11.612    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.467ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.526%)  route 0.223ns (54.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 11.209 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.008    11.209    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    11.350 r  dsp_inst/maximum_seeker_inst/peak_reg[0]/Q
                         net (fo=1, routed)           0.223    11.573    brain_inst/Q[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045    11.618 r  brain_inst/sram_address_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.618    brain_inst/sram_address_o[0]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    brain_inst/clk_o
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     3.857    
                         clock uncertainty            0.172     4.029    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.121     4.150    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.150    
                         arrival time                          11.618    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.473ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.549%)  route 0.205ns (52.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 3.859 - 5.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 11.205 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.005    11.205    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y22         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141    11.346 r  dsp_inst/maximum_seeker_inst/peak_reg[6]/Q
                         net (fo=1, routed)           0.205    11.551    brain_inst/Q[6]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.045    11.596 r  brain_inst/sram_address_o[6]_i_1/O
                         net (fo=1, routed)           0.000    11.596    brain_inst/sram_address_o[6]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.850     3.859    brain_inst/clk_o
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty            0.172     4.031    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.092     4.123    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                          11.596    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.481ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.230ns (53.247%)  route 0.202ns (46.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.143ns = ( 3.857 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 11.209 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.008    11.209    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y23         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.128    11.337 r  dsp_inst/maximum_seeker_inst/peak_reg[1]/Q
                         net (fo=1, routed)           0.202    11.539    brain_inst/Q[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.102    11.641 r  brain_inst/sram_address_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.641    brain_inst/sram_address_o[1]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.848     3.857    brain_inst/clk_o
    SLICE_X34Y23         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     3.857    
                         clock uncertainty            0.172     4.029    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.131     4.160    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.485ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 3.856 - 5.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 11.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.042    11.242    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128    11.370 r  dsp_inst/maximum_seeker_inst/peak_reg[2]/Q
                         net (fo=1, routed)           0.166    11.536    brain_inst/Q[2]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.098    11.634 r  brain_inst/sram_address_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.634    brain_inst/sram_address_o[2]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.847     3.856    brain_inst/clk_o
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     3.856    
                         clock uncertainty            0.172     4.028    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     4.149    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                          11.634    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.485ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 3.856 - 5.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 11.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.042    11.242    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128    11.370 r  dsp_inst/maximum_seeker_inst/peak_reg[4]/Q
                         net (fo=1, routed)           0.166    11.537    brain_inst/Q[4]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.098    11.635 r  brain_inst/sram_address_o[4]_i_1/O
                         net (fo=1, routed)           0.000    11.635    brain_inst/sram_address_o[4]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.847     3.856    brain_inst/clk_o
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.000     3.856    
                         clock uncertainty            0.172     4.028    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     4.149    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                          11.635    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.487ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 3.858 - 5.000 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 11.268 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.067    11.268    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X36Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141    11.409 r  dsp_inst/maximum_seeker_inst/peak_reg[8]/Q
                         net (fo=1, routed)           0.156    11.564    brain_inst/Q[8]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.045    11.609 r  brain_inst/sram_address_o[8]_i_1/O
                         net (fo=1, routed)           0.000    11.609    brain_inst/sram_address_o[8]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.849     3.858    brain_inst/clk_o
    SLICE_X36Y23         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty            0.172     4.030    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     4.122    brain_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                          11.609    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.493ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.410ns  (logic 0.185ns (45.111%)  route 0.225ns (54.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 3.856 - 5.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 11.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.042    11.242    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y24         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    11.383 r  dsp_inst/maximum_seeker_inst/peak_reg[3]/Q
                         net (fo=1, routed)           0.225    11.609    brain_inst/Q[3]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.044    11.653 r  brain_inst/sram_address_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.653    brain_inst/sram_address_o[3]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.847     3.856    brain_inst/clk_o
    SLICE_X34Y24         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     3.856    
                         clock uncertainty            0.172     4.028    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131     4.159    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                          11.653    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.513ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.394ns  (logic 0.192ns (48.791%)  route 0.202ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 3.859 - 5.000 ) 
    Source Clock Delay      (SCD):    1.258ns = ( 11.258 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.057    11.258    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y21         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    11.399 r  dsp_inst/maximum_seeker_inst/peak_reg[7]/Q
                         net (fo=1, routed)           0.202    11.600    brain_inst/Q[7]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.051    11.651 r  brain_inst/sram_address_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.651    brain_inst/sram_address_o[7]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.850     3.859    brain_inst/clk_o
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty            0.172     4.031    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107     4.138    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.138    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  7.513    





