
                         Lattice Mapping Report File

Design:  knightLightTop
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Sat Nov 30 21:37:30 2024

Design Information
------------------

Command line:   map -pdc C:/Users/mdesomma/Documents/knight-light/fpga/radiantPr
     oject/knightLightFPGA/pinOut.pdc -i knightLightFPGA_impl_1_syn.udb -o
     knightLightFPGA_impl_1_map.udb -mp knightLightFPGA_impl_1.mrp -hierrpt -gui
     -msgset C:/Users/mdesomma/Documents/knight-light/fpga/radiantProject/knight
     LightFPGA/promote.xml

Design Summary
--------------

   Number of slice registers: 180 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           277 out of  5280 (5%)
      Number of logic LUT4s:             221
      Number of inserted feedthru LUT4s:  19
      Number of replicated LUT4s:          1
      Number of ripple logic:             18 (36 LUT4s)
   Number of IO sites used:   21 out of 39 (54%)
      Number of IO sites used for general PIO: 21
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 21 out of 36 (58%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 21 out of 39 (54%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net int_osc: 14 loads, 14 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net sck_c: 65 loads, 63 rising, 2 falling (Driver: Port sck)
      Net toggle: 89 loads, 89 rising, 0 falling (Driver: Pin toggle_c/Q)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  3
      Net n323: 13 loads, 13 SLICEs
      Net a2.wasdone: 1 loads, 1 SLICEs
      Pin load: 89 loads, 89 SLICEs (Net: load_c)

                                    Page 1





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net load_c: 89 loads
      Net a1.done_c_N_242: 72 loads
      Net a2.wasdone: 64 loads
      Net n323: 14 loads
      Net a1.r_c_0_N_240: 10 loads
      Net a1.r_c_1_N_238: 10 loads
      Net a1.r_c_2_N_236: 10 loads
      Net a1.r_c_3_N_234: 10 loads
      Net a1.r_c_4_N_232: 10 loads
      Net a1.r_c_7_N_226: 10 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[6]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[5]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[7]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[4]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| c[7]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[6]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[5]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[4]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[3]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[2]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| c[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block a2/i8_1_lut was optimized away.
Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 23
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB
Checksum -- map: 370af0daa5c5e1d46b74fcccab49d89ec2b5d023






                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
