{
    "config_file_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 113.2,
        "elaboration_time(ms)": 91.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 91.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "config_file_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 100.7,
        "elaboration_time(ms)": 94.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 96.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "config_file_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 88.8,
        "elaboration_time(ms)": 67.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.4,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "config_file_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 80.3,
        "elaboration_time(ms)": 65.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.3,
        "synthesis_time(ms)": 74,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "config_file_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 106.5,
        "elaboration_time(ms)": 83.4,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 83.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 137
    },
    "config_file_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 87.1,
        "elaboration_time(ms)": 79.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.5,
        "synthesis_time(ms)": 82.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "config_file_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 77.3,
        "elaboration_time(ms)": 61.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 61.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 106
    },
    "config_file_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 60.7,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 57.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "config_file_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 96.5,
        "elaboration_time(ms)": 75.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 76.3,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 186
    },
    "config_file_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 85.1,
        "elaboration_time(ms)": 78.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 80.9,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "config_file_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 99.5,
        "elaboration_time(ms)": 77,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 77.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 167
    },
    "config_file_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 87,
        "elaboration_time(ms)": 77.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.8,
        "synthesis_time(ms)": 82.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 26.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "config_file_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 26.7,
        "elaboration_time(ms)": 25.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 25.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "config_file_half/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 106.3,
        "elaboration_time(ms)": 89.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 89.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "config_file_half/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 107.7,
        "elaboration_time(ms)": 89.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 89.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "config_file_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 93.2,
        "elaboration_time(ms)": 75.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 76,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "config_file_half/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 80.7,
        "elaboration_time(ms)": 62.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 62.6,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "config_file_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 87.9,
        "elaboration_time(ms)": 69.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 70.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 157,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 157,
        "Total Node": 216
    },
    "config_file_half/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 110.7,
        "elaboration_time(ms)": 91.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 92.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 157,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 157,
        "Total Node": 216
    },
    "config_file_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 52.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 104,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 104,
        "Total Node": 160
    },
    "config_file_half/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 70.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 70.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 104,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 104,
        "Total Node": 160
    },
    "config_file_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 92.8,
        "elaboration_time(ms)": 73.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 74.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "config_file_half/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 94,
        "elaboration_time(ms)": 76.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 78.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "config_file_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 86.3,
        "elaboration_time(ms)": 70.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 70.7,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 210,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 5,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 271
    },
    "config_file_half/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 94.3,
        "elaboration_time(ms)": 74.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 75.4,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 210,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 271
    },
    "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 27.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "config_file_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 26.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "config_file_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "config_file_half/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "config_file_half/multiply_hard_block/k6_N10_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "config_file_half/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
