{
    "dse_range_max": 0.8,
    "dse_range_min": 0.7,
    "partition_strategy": "flat",
    "port_pre_assignments": {
        ".*ch_0_.*": "NMU512_X0Y0",
        ".*ch_10_.*": "NMU512_X1Y6",
        ".*ch_11_.*": "NMU512_X2Y0",
        ".*ch_12_.*": "NMU512_X2Y1",
        ".*ch_13_.*": "NMU512_X2Y2",
        ".*ch_14_.*": "NMU512_X2Y3",
        ".*ch_15_.*": "NMU512_X3Y0",
        ".*ch_16_.*": "NMU512_X3Y1",
        ".*ch_17_.*": "NMU512_X3Y2",
        ".*ch_18_.*": "NMU512_X2Y4",
        ".*ch_19_.*": "NMU512_X2Y5",
        ".*ch_1_.*": "NMU512_X0Y1",
        ".*ch_20_.*": "NMU512_X2Y6",
        ".*ch_21_.*": "NMU512_X3Y5",
        ".*ch_22_.*": "NMU512_X3Y6",
        ".*ch_2_.*": "NMU512_X0Y2",
        ".*ch_3_.*": "NMU512_X0Y3",
        ".*ch_4_.*": "NMU512_X1Y0",
        ".*ch_5_.*": "NMU512_X1Y1",
        ".*ch_6_.*": "NMU512_X1Y2",
        ".*ch_7_.*": "NMU512_X0Y4",
        ".*ch_8_.*": "NMU512_X1Y4",
        ".*ch_9_.*": "NMU512_X1Y5",
        "ap_clk": "CLK_RST",
        "ap_rst_n": "CLK_RST",
        "interrupt": "S_AXI_CONTROL",
        "s_axi_control_.*": "S_AXI_CONTROL"
    }
}
