Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\musefpgawin\Trigger\MUSEtrigger__SmallBMbars_Shraddha\trb3_periph_blank.vhd":15:7:15:23|Top entity is set to trb3_periph_blank.
@W: CD433 :"C:/Users/musefpgawin/Trigger/MUSEtrigger__SmallBMbars_Shraddha/Source/signal_stretch_many.vhd":0:0:0:0|No design units in file
@W: CD709 :"C:/Users/musefpgawin/Trigger/MUSEtrigger__SmallBMbars_Shraddha/config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 28 16:12:28 2022

###########################################################]
