{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673330280956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673330280956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 13:58:00 2023 " "Processing started: Tue Jan 10 13:58:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673330280956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330280956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9_test -c lab9_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9_test -c lab9_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330280956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673330281137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673330281138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_test-behavior " "Found design unit 1: lab9_test-behavior" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673330287526 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab9_test " "Found entity 1: lab9_test" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673330287526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330287526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro-behavior " "Found design unit 1: ro-behavior" {  } { { "ro.vhd" "" { Text "D:/quartus/lab9_test/ro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673330287527 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro " "Found entity 1: ro" {  } { { "ro.vhd" "" { Text "D:/quartus/lab9_test/ro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673330287527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330287527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab9_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_package " "Found design unit 1: lab9_package" {  } { { "lab9_package.vhd" "" { Text "D:/quartus/lab9_test/lab9_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673330287527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330287527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9_test " "Elaborating entity \"lab9_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673330287545 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] lab9_test.vhd(20) " "Output port \"LED\[7..1\]\" at lab9_test.vhd(20) has no driver" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673330287545 "|lab9_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro ro:gRO " "Elaborating entity \"ro\" for hierarchy \"ro:gRO\"" {  } { { "lab9_test.vhd" "gRO" { Text "D:/quartus/lab9_test/lab9_test.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673330287546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673330287777 "|lab9_test|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673330287777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673330287823 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[5\] " "Logic cell \"ro:gRO\|chain\[5\]\"" {  } { { "ro.vhd" "chain\[5\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[4\] " "Logic cell \"ro:gRO\|chain\[4\]\"" {  } { { "ro.vhd" "chain\[4\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[3\] " "Logic cell \"ro:gRO\|chain\[3\]\"" {  } { { "ro.vhd" "chain\[3\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[2\] " "Logic cell \"ro:gRO\|chain\[2\]\"" {  } { { "ro.vhd" "chain\[2\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[1\] " "Logic cell \"ro:gRO\|chain\[1\]\"" {  } { { "ro.vhd" "chain\[1\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro:gRO\|chain\[0\] " "Logic cell \"ro:gRO\|chain\[0\]\"" {  } { { "ro.vhd" "chain\[0\]" { Text "D:/quartus/lab9_test/ro.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288018 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673330288018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673330288081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673330288081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288094 "|lab9_test|clk_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288094 "|lab9_test|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288094 "|lab9_test|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "lab9_test.vhd" "" { Text "D:/quartus/lab9_test/lab9_test.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673330288094 "|lab9_test|sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673330288094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673330288094 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673330288094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673330288094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673330288094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673330288102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 13:58:08 2023 " "Processing ended: Tue Jan 10 13:58:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673330288102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673330288102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673330288102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673330288102 ""}
