# ğŸ”„ UART Communication Module (Verilog)

## ğŸ“ Description
This project includes a UART Transmitter and Receiver implemented in Verilog with loopback testing functionality.

## ğŸ“ Files
- `UART_TX.v`: Transmitter module
- `UART_RX.v`: Receiver module
- `Top.v`: Combined test for loopback
- `tb_UART_Loopback.v`: Simulation testbench

## ğŸ›  Tools Used
- **ModelSim**: For simulation
- **Vivado**: For synthesis

## ğŸ“· Screenshot
![Simulation Screenshot](uart_screenshot.png)

## â–¶ï¸ Simulation Instructions
1. Open ModelSim.
2. Compile and simulate the loopback test.
3. Observe correct transmission and reception.

---

