<def f='linux/drivers/gpu/drm/i915/intel_guc.h' l='98' ll='106' type='u32 guc_ggtt_offset(struct i915_vma * vma)'/>
<doc f='linux/drivers/gpu/drm/i915/intel_guc.h' l='92'>/*
 * GuC does not allow any gfx GGTT address that falls into range [0, WOPCM_TOP),
 * which is reserved for Boot ROM, SRAM and WOPCM. Currently this top address is
 * 512K. In order to exclude 0-512K address space from GGTT, all gfx objects
 * used by GuC is pinned with PIN_OFFSET_BIAS along with size of WOPCM.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_guc_submission.c' l='365' u='c' c='guc_stage_desc_init'/>
<use f='linux/drivers/gpu/drm/i915/i915_guc_submission.c' l='372' u='c' c='guc_stage_desc_init'/>
<use f='linux/drivers/gpu/drm/i915/i915_guc_submission.c' l='388' u='c' c='guc_stage_desc_init'/>
<use f='linux/drivers/gpu/drm/i915/i915_guc_submission.c' l='944' u='c' c='guc_ads_create'/>
<use f='linux/drivers/gpu/drm/i915/i915_guc_submission.c' l='955' u='c' c='guc_ads_create'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc.c' l='131' u='c' c='intel_guc_init_params'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc.c' l='132' u='c' c='intel_guc_init_params'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc.c' l='285' u='c' c='intel_guc_suspend'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc.c' l='312' u='c' c='intel_guc_resume'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc_ct.c' l='159' u='c' c='ctch_init'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc_ct.c' l='204' u='c' c='ctch_open'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc_fw.c' l='151' u='c' c='guc_ucode_xfer_dma'/>
<use f='linux/drivers/gpu/drm/i915/intel_guc_log.c' l='575' u='c' c='intel_guc_log_create'/>
<use f='linux/drivers/gpu/drm/i915/intel_huc.c' l='137' u='c' c='huc_ucode_xfer'/>
<use f='linux/drivers/gpu/drm/i915/intel_huc.c' l='213' u='c' c='intel_huc_auth'/>
