/****************************************************************************
**
** Copyright (C) 2023 MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** This file is part of the mikroSDK package
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** OF MERCHANTABILITY, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
** TO THE WARRANTIES FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
* @file  mcu_definitions.h
* @brief PIC24FJ64GB202 MCU specific pin and module definitions.
*/

#ifndef _MCU_DEFINITIONS_H_
#define _MCU_DEFINITIONS_H_

// ADC
#define ADC1_RA0 (0)
#define ADC1_RA0_AN0 (0)
#define ADC1_RA1 (1)
#define ADC1_RA1_AN1 (1)
#define ADC1_RB0 (0)
#define ADC1_RB0_AN2 (2)
#define ADC1_RB1 (1)
#define ADC1_RB1_AN3 (3)
#define ADC1_RB13 (13)
#define ADC1_RB13_AN7 (7)
#define ADC1_RB14 (14)
#define ADC1_RB14_AN6 (6)
#define ADC1_RB15 (15)
#define ADC1_RB15_AN9 (9)
#define ADC1_RB2 (2)
#define ADC1_RB2_AN4 (4)
#define ADC1_RB3 (3)
#define ADC1_RB3_AN5 (5)

#define ADC_MODULE_1 1
#define ADC_MODULE_COUNT 1
#define HAL_LL_AN_COUNT 9

#define SUPPORTED_ADC_RES_10_BIT
#define SUPPORTED_ADC_RES_12_BIT

// ADC Register addresses and offsets
#define HAL_LL_IFS0_REG_ADDRESS (0x84)
#define HAL_LL_IFS1_REG_ADDRESS (0x86)
#define HAL_LL_IFS2_REG_ADDRESS (0x88)
#define HAL_LL_IFS3_REG_ADDRESS (0x8A)
#define HAL_LL_IFS4_REG_ADDRESS (0x8C)
#define HAL_LL_IFS5_REG_ADDRESS (0x8E)
#define HAL_LL_IFS6_REG_ADDRESS (0x90)
#define HAL_LL_IFS7_REG_ADDRESS (0x92)
#define HAL_LL_IEC0_REG_ADDRESS (0x94)
#define HAL_LL_IEC1_REG_ADDRESS (0x96)
#define HAL_LL_IEC2_REG_ADDRESS (0x98)
#define HAL_LL_IEC3_REG_ADDRESS (0x9A)
#define HAL_LL_IEC4_REG_ADDRESS (0x9C)
#define HAL_LL_IEC5_REG_ADDRESS (0x9E)
#define HAL_LL_IEC6_REG_ADDRESS (0xA0)
#define HAL_LL_IEC7_REG_ADDRESS (0xA2)
#define HAL_LL_IPC0_REG_ADDRESS (0xA4)
#define HAL_LL_IPC1_REG_ADDRESS (0xA6)
#define HAL_LL_IPC2_REG_ADDRESS (0xA8)
#define HAL_LL_IPC3_REG_ADDRESS (0xAA)
#define HAL_LL_IPC4_REG_ADDRESS (0xAC)
#define HAL_LL_IPC5_REG_ADDRESS (0xAE)
#define HAL_LL_IPC6_REG_ADDRESS (0xB0)
#define HAL_LL_IPC7_REG_ADDRESS (0xB2)
#define HAL_LL_IPC8_REG_ADDRESS (0xB4)
#define HAL_LL_IPC9_REG_ADDRESS (0xB6)
#define HAL_LL_IPC10_REG_ADDRESS (0xB8)
#define HAL_LL_IPC11_REG_ADDRESS (0xBA)
#define HAL_LL_IPC12_REG_ADDRESS (0xBC)
#define HAL_LL_IPC13_REG_ADDRESS (0xBE)
#define HAL_LL_IPC14_REG_ADDRESS (0xC0)
#define HAL_LL_IPC15_REG_ADDRESS (0xC2)
#define HAL_LL_IPC16_REG_ADDRESS (0xC4)
#define HAL_LL_IPC18_REG_ADDRESS (0xC8)
#define HAL_LL_IPC19_REG_ADDRESS (0xCA)
#define HAL_LL_IPC20_REG_ADDRESS (0xCC)
#define HAL_LL_IPC21_REG_ADDRESS (0xCE)
#define HAL_LL_IPC22_REG_ADDRESS (0xD0)
#define HAL_LL_IPC23_REG_ADDRESS (0xD2)
#define HAL_LL_IPC25_REG_ADDRESS (0xD6)
#define HAL_LL_IPC26_REG_ADDRESS (0xD8)
#define HAL_LL_IPC29_REG_ADDRESS (0xDE)
#define HAL_LL_ANSA_REG_ADDRESS (0x188)
#define HAL_LL_ANSB_REG_ADDRESS (0x192)
#define HAL_LL_ADC1BUF0_REG_ADDRESS (0x200)
#define HAL_LL_ADC1BUF1_REG_ADDRESS (0x202)
#define HAL_LL_ADC1BUF2_REG_ADDRESS (0x204)
#define HAL_LL_ADC1BUF3_REG_ADDRESS (0x206)
#define HAL_LL_ADC1BUF4_REG_ADDRESS (0x208)
#define HAL_LL_ADC1BUF5_REG_ADDRESS (0x20A)
#define HAL_LL_ADC1BUF6_REG_ADDRESS (0x20C)
#define HAL_LL_ADC1BUF7_REG_ADDRESS (0x20E)
#define HAL_LL_ADC1BUF8_REG_ADDRESS (0x210)
#define HAL_LL_ADC1BUF9_REG_ADDRESS (0x212)
#define HAL_LL_ADC1BUF10_REG_ADDRESS (0x214)
#define HAL_LL_ADC1BUF11_REG_ADDRESS (0x216)
#define HAL_LL_ADC1BUF12_REG_ADDRESS (0x218)
#define HAL_LL_ADC1BUF13_REG_ADDRESS (0x21A)
#define HAL_LL_ADC1BUF14_REG_ADDRESS (0x21C)
#define HAL_LL_ADC1BUF15_REG_ADDRESS (0x21E)
#define HAL_LL_AD1CON1_REG_ADDRESS (0x220)
#define HAL_LL_AD1CON2_REG_ADDRESS (0x222)
#define HAL_LL_AD1CON3_REG_ADDRESS (0x224)
#define HAL_LL_AD1CHS_REG_ADDRESS (0x228)
#define HAL_LL_AD1CSSH_REG_ADDRESS (0x22A)
#define HAL_LL_AD1CSSL_REG_ADDRESS (0x22C)
#define HAL_LL_AD1CON4_REG_ADDRESS (0x22E)
#define HAL_LL_AD1CON5_REG_ADDRESS (0x230)
#define _ADC_ANS_
// EOF ADC Register addresses and offsets
// EOF ADC

// I2C
#define I2C1_RA0_SDA1
#define I2C1_RA1_SCL1
#define I2C1_RB6_SCL1
#define I2C1_RB8_SCL1
#define I2C1_RB9_SDA1
#define I2C2_RB2_SDA2
#define I2C2_RB3_SCL2

#define I2C_MODULE_1 1
#define I2C_MODULE_2 2
#define I2C_MODULE_COUNT 2

// I2C Register addresses and offsets
#define HAL_LL_I2C1RCV_REG_ADDRESS (0x2DA)
#define HAL_LL_I2C1TRN_REG_ADDRESS (0x2DC)
#define HAL_LL_I2C1BRG_REG_ADDRESS (0x2DE)
#define HAL_LL_I2C1CONL_REG_ADDRESS (0x2E0)
#define HAL_LL_I2C1CON_REG_ADDRESS HAL_LL_I2C1CONL_REG_ADDRESS
#define HAL_LL_I2C1CONH_REG_ADDRESS (0x2E2)
#define HAL_LL_I2C1STAT_REG_ADDRESS (0x2E4)
#define HAL_LL_I2C2RCV_REG_ADDRESS (0x2EA)
#define HAL_LL_I2C2TRN_REG_ADDRESS (0x2EC)
#define HAL_LL_I2C2BRG_REG_ADDRESS (0x2EE)
#define HAL_LL_I2C2CONL_REG_ADDRESS (0x2F0)
#define HAL_LL_I2C2CON_REG_ADDRESS HAL_LL_I2C2CONL_REG_ADDRESS
#define HAL_LL_I2C2CONH_REG_ADDRESS (0x2F2)
#define HAL_LL_I2C2STAT_REG_ADDRESS (0x2F4)
// EOF I2C Register addresses and offsets
// EOF I2C

// U(S)ART
#define UART1_RX_RA0_RP5 (5)
#define UART1_RX_RA1_RP6 (6)
#define UART1_RX_RB0_RP0 (0)
#define UART1_RX_RB1_RP1 (1)
#define UART1_RX_RB10_RP10 (10)
#define UART1_RX_RB11_RP11 (11)
#define UART1_RX_RB13_RP13 (13)
#define UART1_RX_RB14_RP14 (14)
#define UART1_RX_RB15_RP15 (15)
#define UART1_RX_RB2_RP2 (2)
#define UART1_RX_RB3_RP3 (3)
#define UART1_RX_RB4_RPI4 (4)
#define UART1_RX_RB7_RP7 (7)
#define UART1_RX_RB8_RP8 (8)
#define UART1_RX_RB9_RP9 (9)
#define UART1_TX_RA0_RP5 (5)
#define UART1_TX_RA1_RP6 (6)
#define UART1_TX_RB0_RP0 (0)
#define UART1_TX_RB1_RP1 (1)
#define UART1_TX_RB10_RP10 (10)
#define UART1_TX_RB11_RP11 (11)
#define UART1_TX_RB13_RP13 (13)
#define UART1_TX_RB14_RP14 (14)
#define UART1_TX_RB15_RP15 (15)
#define UART1_TX_RB2_RP2 (2)
#define UART1_TX_RB3_RP3 (3)
#define UART1_TX_RB7_RP7 (7)
#define UART1_TX_RB8_RP8 (8)
#define UART1_TX_RB9_RP9 (9)
#define UART2_RX_RA0_RP5 (5)
#define UART2_RX_RA1_RP6 (6)
#define UART2_RX_RB0_RP0 (0)
#define UART2_RX_RB1_RP1 (1)
#define UART2_RX_RB10_RP10 (10)
#define UART2_RX_RB11_RP11 (11)
#define UART2_RX_RB13_RP13 (13)
#define UART2_RX_RB14_RP14 (14)
#define UART2_RX_RB15_RP15 (15)
#define UART2_RX_RB2_RP2 (2)
#define UART2_RX_RB3_RP3 (3)
#define UART2_RX_RB4_RPI4 (4)
#define UART2_RX_RB7_RP7 (7)
#define UART2_RX_RB8_RP8 (8)
#define UART2_RX_RB9_RP9 (9)
#define UART2_TX_RA0_RP5 (5)
#define UART2_TX_RA1_RP6 (6)
#define UART2_TX_RB0_RP0 (0)
#define UART2_TX_RB1_RP1 (1)
#define UART2_TX_RB10_RP10 (10)
#define UART2_TX_RB11_RP11 (11)
#define UART2_TX_RB13_RP13 (13)
#define UART2_TX_RB14_RP14 (14)
#define UART2_TX_RB15_RP15 (15)
#define UART2_TX_RB2_RP2 (2)
#define UART2_TX_RB3_RP3 (3)
#define UART2_TX_RB7_RP7 (7)
#define UART2_TX_RB8_RP8 (8)
#define UART2_TX_RB9_RP9 (9)
#define UART3_RX_RA0_RP5 (5)
#define UART3_RX_RA1_RP6 (6)
#define UART3_RX_RB0_RP0 (0)
#define UART3_RX_RB1_RP1 (1)
#define UART3_RX_RB10_RP10 (10)
#define UART3_RX_RB11_RP11 (11)
#define UART3_RX_RB13_RP13 (13)
#define UART3_RX_RB14_RP14 (14)
#define UART3_RX_RB15_RP15 (15)
#define UART3_RX_RB2_RP2 (2)
#define UART3_RX_RB3_RP3 (3)
#define UART3_RX_RB4_RPI4 (4)
#define UART3_RX_RB7_RP7 (7)
#define UART3_RX_RB8_RP8 (8)
#define UART3_RX_RB9_RP9 (9)
#define UART3_TX_RA0_RP5 (5)
#define UART3_TX_RA1_RP6 (6)
#define UART3_TX_RB0_RP0 (0)
#define UART3_TX_RB1_RP1 (1)
#define UART3_TX_RB10_RP10 (10)
#define UART3_TX_RB11_RP11 (11)
#define UART3_TX_RB13_RP13 (13)
#define UART3_TX_RB14_RP14 (14)
#define UART3_TX_RB15_RP15 (15)
#define UART3_TX_RB2_RP2 (2)
#define UART3_TX_RB3_RP3 (3)
#define UART3_TX_RB7_RP7 (7)
#define UART3_TX_RB8_RP8 (8)
#define UART3_TX_RB9_RP9 (9)
#define UART4_RX_RA0_RP5 (5)
#define UART4_RX_RA1_RP6 (6)
#define UART4_RX_RB0_RP0 (0)
#define UART4_RX_RB1_RP1 (1)
#define UART4_RX_RB10_RP10 (10)
#define UART4_RX_RB11_RP11 (11)
#define UART4_RX_RB13_RP13 (13)
#define UART4_RX_RB14_RP14 (14)
#define UART4_RX_RB15_RP15 (15)
#define UART4_RX_RB2_RP2 (2)
#define UART4_RX_RB3_RP3 (3)
#define UART4_RX_RB4_RPI4 (4)
#define UART4_RX_RB7_RP7 (7)
#define UART4_RX_RB8_RP8 (8)
#define UART4_RX_RB9_RP9 (9)
#define UART4_TX_RA0_RP5 (5)
#define UART4_TX_RA1_RP6 (6)
#define UART4_TX_RB0_RP0 (0)
#define UART4_TX_RB1_RP1 (1)
#define UART4_TX_RB10_RP10 (10)
#define UART4_TX_RB11_RP11 (11)
#define UART4_TX_RB13_RP13 (13)
#define UART4_TX_RB14_RP14 (14)
#define UART4_TX_RB15_RP15 (15)
#define UART4_TX_RB2_RP2 (2)
#define UART4_TX_RB3_RP3 (3)
#define UART4_TX_RB7_RP7 (7)
#define UART4_TX_RB8_RP8 (8)
#define UART4_TX_RB9_RP9 (9)

#define UART_MODULE_1 1
#define UART_MODULE_2 2
#define UART_MODULE_3 3
#define UART_MODULE_4 4
#define UART_MODULE_COUNT 4

// U(S)ART Register addresses and offsets
#define HAL_LL_U1MODE_REG_ADDRESS (0x500)
#define HAL_LL_U1STA_REG_ADDRESS (0x502)
#define HAL_LL_U1TXREG_REG_ADDRESS (0x504)
#define HAL_LL_U1RXREG_REG_ADDRESS (0x506)
#define HAL_LL_U1BRG_REG_ADDRESS (0x508)
#define HAL_LL_U2MODE_REG_ADDRESS (0x516)
#define HAL_LL_U2STA_REG_ADDRESS (0x518)
#define HAL_LL_U2TXREG_REG_ADDRESS (0x51A)
#define HAL_LL_U2RXREG_REG_ADDRESS (0x51C)
#define HAL_LL_U2BRG_REG_ADDRESS (0x51E)
#define HAL_LL_U3MODE_REG_ADDRESS (0x52C)
#define HAL_LL_U3STA_REG_ADDRESS (0x52E)
#define HAL_LL_U3TXREG_REG_ADDRESS (0x530)
#define HAL_LL_U3RXREG_REG_ADDRESS (0x532)
#define HAL_LL_U3BRG_REG_ADDRESS (0x534)
#define HAL_LL_U4MODE_REG_ADDRESS (0x538)
#define HAL_LL_U4STA_REG_ADDRESS (0x53A)
#define HAL_LL_U4TXREG_REG_ADDRESS (0x53C)
#define HAL_LL_U4RXREG_REG_ADDRESS (0x53E)
#define HAL_LL_U4BRG_REG_ADDRESS (0x540)
// EOF U(S)ART Register addresses and offsets
// EOF U(S)ART

// SPI
#define SPI1_MISO_RA0_RP5 (5)
#define SPI1_MISO_RA1_RP6 (6)
#define SPI1_MISO_RB0_RP0 (0)
#define SPI1_MISO_RB1_RP1 (1)
#define SPI1_MISO_RB10_RP10 (10)
#define SPI1_MISO_RB11_RP11 (11)
#define SPI1_MISO_RB13_RP13 (13)
#define SPI1_MISO_RB14_RP14 (14)
#define SPI1_MISO_RB15_RP15 (15)
#define SPI1_MISO_RB2_RP2 (2)
#define SPI1_MISO_RB3_RP3 (3)
#define SPI1_MISO_RB4_RPI4 (4)
#define SPI1_MISO_RB7_RP7 (7)
#define SPI1_MISO_RB8_RP8 (8)
#define SPI1_MISO_RB9_RP9 (9)
#define SPI1_MOSI_RA0_RP5 (5)
#define SPI1_MOSI_RA1_RP6 (6)
#define SPI1_MOSI_RB0_RP0 (0)
#define SPI1_MOSI_RB1_RP1 (1)
#define SPI1_MOSI_RB10_RP10 (10)
#define SPI1_MOSI_RB11_RP11 (11)
#define SPI1_MOSI_RB13_RP13 (13)
#define SPI1_MOSI_RB14_RP14 (14)
#define SPI1_MOSI_RB15_RP15 (15)
#define SPI1_MOSI_RB2_RP2 (2)
#define SPI1_MOSI_RB3_RP3 (3)
#define SPI1_MOSI_RB7_RP7 (7)
#define SPI1_MOSI_RB8_RP8 (8)
#define SPI1_MOSI_RB9_RP9 (9)
#define SPI1_SCK_RA0_RP5 (5)
#define SPI1_SCK_RA1_RP6 (6)
#define SPI1_SCK_RB0_RP0 (0)
#define SPI1_SCK_RB1_RP1 (1)
#define SPI1_SCK_RB10_RP10 (10)
#define SPI1_SCK_RB11_RP11 (11)
#define SPI1_SCK_RB13_RP13 (13)
#define SPI1_SCK_RB14_RP14 (14)
#define SPI1_SCK_RB15_RP15 (15)
#define SPI1_SCK_RB2_RP2 (2)
#define SPI1_SCK_RB3_RP3 (3)
#define SPI1_SCK_RB4_RPI4 (4)
#define SPI1_SCK_RB7_RP7 (7)
#define SPI1_SCK_RB8_RP8 (8)
#define SPI1_SCK_RB9_RP9 (9)
#define SPI2_MISO_RA0_RP5 (5)
#define SPI2_MISO_RA1_RP6 (6)
#define SPI2_MISO_RB0_RP0 (0)
#define SPI2_MISO_RB1_RP1 (1)
#define SPI2_MISO_RB10_RP10 (10)
#define SPI2_MISO_RB11_RP11 (11)
#define SPI2_MISO_RB13_RP13 (13)
#define SPI2_MISO_RB14_RP14 (14)
#define SPI2_MISO_RB15_RP15 (15)
#define SPI2_MISO_RB2_RP2 (2)
#define SPI2_MISO_RB3_RP3 (3)
#define SPI2_MISO_RB4_RPI4 (4)
#define SPI2_MISO_RB7_RP7 (7)
#define SPI2_MISO_RB8_RP8 (8)
#define SPI2_MISO_RB9_RP9 (9)
#define SPI2_MOSI_RA0_RP5 (5)
#define SPI2_MOSI_RA1_RP6 (6)
#define SPI2_MOSI_RB0_RP0 (0)
#define SPI2_MOSI_RB1_RP1 (1)
#define SPI2_MOSI_RB10_RP10 (10)
#define SPI2_MOSI_RB11_RP11 (11)
#define SPI2_MOSI_RB13_RP13 (13)
#define SPI2_MOSI_RB14_RP14 (14)
#define SPI2_MOSI_RB15_RP15 (15)
#define SPI2_MOSI_RB2_RP2 (2)
#define SPI2_MOSI_RB3_RP3 (3)
#define SPI2_MOSI_RB7_RP7 (7)
#define SPI2_MOSI_RB8_RP8 (8)
#define SPI2_MOSI_RB9_RP9 (9)
#define SPI2_SCK_RA0_RP5 (5)
#define SPI2_SCK_RA1_RP6 (6)
#define SPI2_SCK_RB0_RP0 (0)
#define SPI2_SCK_RB1_RP1 (1)
#define SPI2_SCK_RB10_RP10 (10)
#define SPI2_SCK_RB11_RP11 (11)
#define SPI2_SCK_RB13_RP13 (13)
#define SPI2_SCK_RB14_RP14 (14)
#define SPI2_SCK_RB15_RP15 (15)
#define SPI2_SCK_RB2_RP2 (2)
#define SPI2_SCK_RB3_RP3 (3)
#define SPI2_SCK_RB4_RPI4 (4)
#define SPI2_SCK_RB7_RP7 (7)
#define SPI2_SCK_RB8_RP8 (8)
#define SPI2_SCK_RB9_RP9 (9)
#define SPI3_MISO_RA0_RP5 (5)
#define SPI3_MISO_RA1_RP6 (6)
#define SPI3_MISO_RB0_RP0 (0)
#define SPI3_MISO_RB1_RP1 (1)
#define SPI3_MISO_RB10_RP10 (10)
#define SPI3_MISO_RB11_RP11 (11)
#define SPI3_MISO_RB13_RP13 (13)
#define SPI3_MISO_RB14_RP14 (14)
#define SPI3_MISO_RB15_RP15 (15)
#define SPI3_MISO_RB2_RP2 (2)
#define SPI3_MISO_RB3_RP3 (3)
#define SPI3_MISO_RB4_RPI4 (4)
#define SPI3_MISO_RB7_RP7 (7)
#define SPI3_MISO_RB8_RP8 (8)
#define SPI3_MISO_RB9_RP9 (9)
#define SPI3_MOSI_RA0_RP5 (5)
#define SPI3_MOSI_RA1_RP6 (6)
#define SPI3_MOSI_RB0_RP0 (0)
#define SPI3_MOSI_RB1_RP1 (1)
#define SPI3_MOSI_RB10_RP10 (10)
#define SPI3_MOSI_RB11_RP11 (11)
#define SPI3_MOSI_RB13_RP13 (13)
#define SPI3_MOSI_RB14_RP14 (14)
#define SPI3_MOSI_RB15_RP15 (15)
#define SPI3_MOSI_RB2_RP2 (2)
#define SPI3_MOSI_RB3_RP3 (3)
#define SPI3_MOSI_RB7_RP7 (7)
#define SPI3_MOSI_RB8_RP8 (8)
#define SPI3_MOSI_RB9_RP9 (9)
#define SPI3_SCK_RA0_RP5 (5)
#define SPI3_SCK_RA1_RP6 (6)
#define SPI3_SCK_RB0_RP0 (0)
#define SPI3_SCK_RB1_RP1 (1)
#define SPI3_SCK_RB10_RP10 (10)
#define SPI3_SCK_RB11_RP11 (11)
#define SPI3_SCK_RB13_RP13 (13)
#define SPI3_SCK_RB14_RP14 (14)
#define SPI3_SCK_RB15_RP15 (15)
#define SPI3_SCK_RB2_RP2 (2)
#define SPI3_SCK_RB3_RP3 (3)
#define SPI3_SCK_RB4_RPI4 (4)
#define SPI3_SCK_RB7_RP7 (7)
#define SPI3_SCK_RB8_RP8 (8)
#define SPI3_SCK_RB9_RP9 (9)

#define SPI_MODULE_1 1
#define SPI_MODULE_2 2
#define SPI_MODULE_3 3
#define SPI_MODULE_COUNT 3

// SPI Register addresses and offsets
#define HAL_LL_SPI1CON1L_REG_ADDRESS (0x300)
#define HAL_LL_SPI1_CONTROL_REG_ADDRESS HAL_LL_SPI1CON1L_REG_ADDRESS
#define HAL_LL_SPI1CON1H_REG_ADDRESS (0x302)
#define HAL_LL_SPI1STATL_REG_ADDRESS (0x308)
#define HAL_LL_SPI1STATH_REG_ADDRESS (0x30A)
#define HAL_LL_SPI1BUFL_REG_ADDRESS (0x30C)
#define HAL_LL_SPI1BUFH_REG_ADDRESS (0x30E)
#define HAL_LL_SPI1BRGL_REG_ADDRESS (0x310)
#define HAL_LL_SPI1BRGH_REG_ADDRESS (0x312)
#define HAL_LL_SPI2CON1L_REG_ADDRESS (0x31C)
#define HAL_LL_SPI2_CONTROL_REG_ADDRESS HAL_LL_SPI2CON1L_REG_ADDRESS
#define HAL_LL_SPI2CON1H_REG_ADDRESS (0x31E)
#define HAL_LL_SPI2STATL_REG_ADDRESS (0x324)
#define HAL_LL_SPI2STATH_REG_ADDRESS (0x326)
#define HAL_LL_SPI2BUFL_REG_ADDRESS (0x328)
#define HAL_LL_SPI2BUFH_REG_ADDRESS (0x32A)
#define HAL_LL_SPI2BRGL_REG_ADDRESS (0x32C)
#define HAL_LL_SPI2BRGH_REG_ADDRESS (0x32E)
#define HAL_LL_SPI3CON1L_REG_ADDRESS (0x338)
#define HAL_LL_SPI3_CONTROL_REG_ADDRESS HAL_LL_SPI3CON1L_REG_ADDRESS
#define HAL_LL_SPI3CON1H_REG_ADDRESS (0x33A)
#define HAL_LL_SPI3STATL_REG_ADDRESS (0x340)
#define HAL_LL_SPI3STATH_REG_ADDRESS (0x342)
#define HAL_LL_SPI3BUFL_REG_ADDRESS (0x344)
#define HAL_LL_SPI3BUFH_REG_ADDRESS (0x346)
#define HAL_LL_SPI3BRGL_REG_ADDRESS (0x348)
#define HAL_LL_SPI3BRGH_REG_ADDRESS (0x34A)
// EOF SPI Register addresses and offsets
// EOF SPI

// TIM
#define PWM_CCP1_OC1_RA0_RP5 (5)
#define PWM_CCP1_OC3_RA1_RP6 (6)
#define PWM_CCP2_OC1_RB2_RP2 (2)
#define PWM_CCP2_OC1_RB7_RP7 (7)
#define PWM_CCP2_OC2_RB0_RP0 (0)
#define PWM_CCP2_OC2_RB1_RP1 (1)
#define PWM_CCP2_OC2_RB14_RP14 (14)
#define PWM_CCP2_OC2_RB15_RP15 (15)
#define PWM_CCP2_OC2_RB3_RP3 (3)
#define PWM_CCP2_OC3_RB13_RP13 (13)
#define PWM_CCP2_OC4_RB11_RP11 (11)
#define PWM_CCP2_OC4_RB9_RP9 (9)
#define PWM_CCP2_OC5_RB8_RP8 (8)
#define PWM_CCP2_OC6_RB10_RP10 (10)
#define PWM_CCP3_OC2_RA0_RP5 (5)
#define PWM_CCP3_OC4_RA1_RP6 (6)
#define PWM_CCP4_OC1_RB10_RP10 (10)
#define PWM_CCP4_OC2_RB2_RP2 (2)
#define PWM_CCP4_OC2_RB7_RP7 (7)
#define PWM_CCP4_OC3_RB0_RP0 (0)
#define PWM_CCP4_OC3_RB1_RP1 (1)
#define PWM_CCP4_OC3_RB14_RP14 (14)
#define PWM_CCP4_OC3_RB15_RP15 (15)
#define PWM_CCP4_OC3_RB3_RP3 (3)
#define PWM_CCP4_OC4_RB13_RP13 (13)
#define PWM_CCP4_OC5_RB11_RP11 (11)
#define PWM_CCP4_OC5_RB9_RP9 (9)
#define PWM_CCP4_OC6_RB8_RP8 (8)
#define PWM_CCP5_OC3_RA0_RP5 (5)
#define PWM_CCP5_OC5_RA1_RP6 (6)

#define CCP_MODULE_1 1
#define CCP_MODULE_2 2
#define CCP_MODULE_3 3
#define CCP_MODULE_4 4
#define CCP_MODULE_5 5

#define CCP_MODULE_COUNT 5
#define TIM_MODULE_COUNT CCP_MODULE_COUNT

// TIM Register addresses and offsets
#define HAL_LL_TMR1_REG_ADDRESS (0x24C)
#define HAL_LL_PR1_REG_ADDRESS (0x24E)
#define HAL_LL_T1CON_REG_ADDRESS (0x250)
#define HAL_LL_TMR2_REG_ADDRESS (0x252)
#define HAL_LL_TMR3_REG_ADDRESS (0x256)
#define HAL_LL_PR2_REG_ADDRESS (0x258)
#define HAL_LL_PR3_REG_ADDRESS (0x25A)
#define HAL_LL_T2CON_REG_ADDRESS (0x25C)
#define HAL_LL_T3CON_REG_ADDRESS (0x25E)
#define HAL_LL_TMR4_REG_ADDRESS (0x260)
#define HAL_LL_TMR5_REG_ADDRESS (0x264)
#define HAL_LL_PR4_REG_ADDRESS (0x266)
#define HAL_LL_PR5_REG_ADDRESS (0x268)
#define HAL_LL_T4CON_REG_ADDRESS (0x26A)
#define HAL_LL_T5CON_REG_ADDRESS (0x26C)
#define HAL_LL_OC1CON1_REG_ADDRESS (0x26E)
#define HAL_LL_OC1CON2_REG_ADDRESS (0x270)
#define HAL_LL_OC1RS_REG_ADDRESS (0x272)
#define HAL_LL_OC1R_REG_ADDRESS (0x274)
#define HAL_LL_OC2CON1_REG_ADDRESS (0x278)
#define HAL_LL_OC2CON2_REG_ADDRESS (0x27A)
#define HAL_LL_OC2RS_REG_ADDRESS (0x27C)
#define HAL_LL_OC2R_REG_ADDRESS (0x27E)
#define HAL_LL_OC2TMR_REG_ADDRESS (0x280)
#define HAL_LL_OC3CON1_REG_ADDRESS (0x282)
#define HAL_LL_OC3CON2_REG_ADDRESS (0x284)
#define HAL_LL_OC3RS_REG_ADDRESS (0x286)
#define HAL_LL_OC3R_REG_ADDRESS (0x288)
#define HAL_LL_OC3TMR_REG_ADDRESS (0x28A)
#define HAL_LL_OC4CON1_REG_ADDRESS (0x28C)
#define HAL_LL_OC4CON2_REG_ADDRESS (0x28E)
#define HAL_LL_OC4RS_REG_ADDRESS (0x290)
#define HAL_LL_OC4R_REG_ADDRESS (0x292)
#define HAL_LL_OC4TMR_REG_ADDRESS (0x294)
#define HAL_LL_OC5CON1_REG_ADDRESS (0x296)
#define HAL_LL_OC5CON2_REG_ADDRESS (0x298)
#define HAL_LL_OC5RS_REG_ADDRESS (0x29A)
#define HAL_LL_OC5R_REG_ADDRESS (0x29C)
#define HAL_LL_OC5TMR_REG_ADDRESS (0x29E)
#define HAL_LL_OC6CON1_REG_ADDRESS (0x2A0)
#define HAL_LL_OC6CON2_REG_ADDRESS (0x2A2)
#define HAL_LL_OC6RS_REG_ADDRESS (0x2A4)
#define HAL_LL_OC6R_REG_ADDRESS (0x2A6)
#define HAL_LL_OC6TMR_REG_ADDRESS (0x2A8)
// EOF TIM Register addresses and offsets
// EOF TIM

// GPIO
#define __RA0_CN
#define __RA1_CN
#define __RA2_CN
#define __RA3_CN
#define __RA4_CN
#define __RB0_CN
#define __RB1_CN
#define __RB10_CN
#define __RB11_CN
#define __RB13_CN
#define __RB14_CN
#define __RB15_CN
#define __RB2_CN
#define __RB3_CN
#define __RB4_CN
#define __RB5_CN
#define __RB6_CN
#define __RB7_CN
#define __RB8_CN
#define __RB9_CN

#define __PORT_A_CN
#define __PORT_B_CN

#define PORT_SIZE  (16)
#define PORT_COUNT (2)

#define TRISA_REG_ADDRESS (0x180)
#define PORTA_REG_ADDRESS (0x182)
#define LATA_REG_ADDRESS (0x184)
#define TRISB_REG_ADDRESS (0x18A)
#define PORTB_REG_ADDRESS (0x18C)
#define LATB_REG_ADDRESS (0x18E)
// EOF GPIO

// PPS
#define HAL_LL_OSCCON_REG_ADDRESS 0x100
#define HAL_LL_UART_PPS_ENABLED true
#define HAL_LL_SPI_PPS_ENABLED true
#define HAL_LL_PWM_PPS_ENABLED true
// PPS Register addresses and offsets
#define HAL_LL_RPINR0_REG_ADDRESS (0x38C)
#define HAL_LL_RPINR1_REG_ADDRESS (0x38E)
#define HAL_LL_RPINR2_REG_ADDRESS (0x390)
#define HAL_LL_RPINR7_REG_ADDRESS (0x39A)
#define HAL_LL_RPINR8_REG_ADDRESS (0x39C)
#define HAL_LL_RPINR9_REG_ADDRESS (0x39E)
#define HAL_LL_RPINR11_REG_ADDRESS (0x3A2)
#define HAL_LL_RPINR17_REG_ADDRESS (0x3AE)
#define HAL_LL_RPINR18_REG_ADDRESS (0x3B0)
#define HAL_LL_RPINR19_REG_ADDRESS (0x3B2)
#define HAL_LL_RPINR20_REG_ADDRESS (0x3B4)
#define HAL_LL_RPINR21_REG_ADDRESS (0x3B6)
#define HAL_LL_RPINR22_REG_ADDRESS (0x3B8)
#define HAL_LL_RPINR23_REG_ADDRESS (0x3BA)
#define HAL_LL_RPINR27_REG_ADDRESS (0x3C2)
#define HAL_LL_RPINR28_REG_ADDRESS (0x3C4)
#define HAL_LL_RPINR29_REG_ADDRESS (0x3C6)
#define HAL_LL_RPINR30_REG_ADDRESS (0x3C8)
#define HAL_LL_RPINR31_REG_ADDRESS (0x3CA)
#define HAL_LL_RPOR0_REG_ADDRESS (0x3D6)
#define HAL_LL_RPOR1_REG_ADDRESS (0x3D8)
#define HAL_LL_RPOR2_REG_ADDRESS (0x3DA)
#define HAL_LL_RPOR3_REG_ADDRESS (0x3DC)
#define HAL_LL_RPOR4_REG_ADDRESS (0x3DE)
#define HAL_LL_RPOR5_REG_ADDRESS (0x3E0)
#define HAL_LL_RPOR6_REG_ADDRESS (0x3E2)
#define HAL_LL_RPOR7_REG_ADDRESS (0x3E4)
// EOF PPS Register addresses and offsets
// EOF PPS

// IVT
#define USART1_RX_IVT_ADDRESS (0x002A)
#define USART1_TX_IVT_ADDRESS (0x002C)
#define USART2_RX_IVT_ADDRESS (0x0050)
#define USART2_TX_IVT_ADDRESS (0x0052)
#define USART3_RX_IVT_ADDRESS (0x00B8)
#define USART3_TX_IVT_ADDRESS (0x00BA)
#define USART4_RX_IVT_ADDRESS (0x00C4)
#define USART4_TX_IVT_ADDRESS (0x00C6)
// EOF IVT

#endif // _MCU_DEFINITIONS_H_
// ------------------------------------------------------------------------- END
