<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="94"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="95"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="121"/>
<c f="1" b="146" e="146"/>
<c f="1" b="147" e="146"/>
<c f="1" b="151" e="151"/>
<c f="1" b="153" e="151"/>
<c f="1" b="169" e="169"/>
<c f="1" b="170" e="169"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="194"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="219" e="219"/>
<c f="1" b="220" e="219"/>
<c f="1" b="228" e="228"/>
<c f="1" b="229" e="229"/>
<c f="1" b="230" e="229"/>
<c f="1" b="237" e="237"/>
<c f="1" b="238" e="237"/>
<c f="1" b="247" e="247"/>
<c f="1" b="248" e="248"/>
<c f="1" b="249" e="248"/>
<c f="1" b="256" e="256"/>
<c f="1" b="257" e="256"/>
<c f="1" b="269" e="269"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="271"/>
<c f="1" b="282" e="282"/>
<c f="1" b="283" e="283"/>
<c f="1" b="284" e="284"/>
<c f="1" b="285" e="284"/>
<c f="1" b="308" e="308"/>
<c f="1" b="309" e="309"/>
<c f="1" b="310" e="309"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="60"/>
<m f="1" bl="34" bc="46" el="34" ec="46"/>
<m f="1" bl="35" bc="44" el="35" ec="44"/>
<m f="1" bl="143" bc="7" el="143" ec="51"/>
<m f="1" bl="230" bc="3" el="230" ec="39"/>
<m f="1" bl="249" bc="3" el="249" ec="39"/>
<m f="1" bl="296" bc="3" el="298" ec="62"/>
<m f="1" bl="310" bc="5" el="312" ec="60"/>
<m f="1" bl="316" bc="3" el="317" ec="72"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="94"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="95"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="121"/>
<c f="1" b="146" e="146"/>
<c f="1" b="147" e="146"/>
<c f="1" b="151" e="151"/>
<c f="1" b="153" e="151"/>
<c f="1" b="169" e="169"/>
<c f="1" b="170" e="169"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="194"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="219" e="219"/>
<c f="1" b="220" e="219"/>
<c f="1" b="228" e="228"/>
<c f="1" b="229" e="229"/>
<c f="1" b="230" e="229"/>
<c f="1" b="237" e="237"/>
<c f="1" b="238" e="237"/>
<c f="1" b="247" e="247"/>
<c f="1" b="248" e="248"/>
<c f="1" b="249" e="248"/>
<c f="1" b="256" e="256"/>
<c f="1" b="257" e="256"/>
<c f="1" b="269" e="269"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="271"/>
<c f="1" b="282" e="282"/>
<c f="1" b="283" e="283"/>
<c f="1" b="284" e="284"/>
<c f="1" b="285" e="284"/>
<c f="1" b="308" e="308"/>
<c f="1" b="309" e="309"/>
<c f="1" b="310" e="309"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="60"/>
<m f="1" bl="34" bc="46" el="34" ec="46"/>
<m f="1" bl="35" bc="44" el="35" ec="44"/>
<m f="1" bl="143" bc="7" el="143" ec="51"/>
<m f="1" bl="230" bc="3" el="230" ec="39"/>
<m f="1" bl="249" bc="3" el="249" ec="39"/>
<m f="1" bl="296" bc="3" el="298" ec="62"/>
<m f="1" bl="310" bc="5" el="312" ec="60"/>
<m f="1" bl="316" bc="3" el="317" ec="72"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="17" e="17"/>
<c f="2" b="18" e="17"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="51" e="51"/>
<c f="2" b="52" e="51"/>
<c f="2" b="55" e="55"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="58"/>
<c f="2" b="59" e="58"/>
<c f="2" b="61" e="61"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="63"/>
<c f="2" b="67" e="67"/>
<c f="2" b="68" e="68"/>
<c f="2" b="69" e="68"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="9b309e67aa1fac66046c2d572f57acf4_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="22" lineend="55">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="9b309e67aa1fac66046c2d572f57acf4_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="9b309e67aa1fac66046c2d572f57acf4_af4399f4437e115c3386bc7c1443e314" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="9b309e67aa1fac66046c2d572f57acf4_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="9b309e67aa1fac66046c2d572f57acf4_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="9b309e67aa1fac66046c2d572f57acf4_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="9b309e67aa1fac66046c2d572f57acf4_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="9b309e67aa1fac66046c2d572f57acf4_85fb6388fd852e64748b49bf30717000" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="9b309e67aa1fac66046c2d572f57acf4_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="30" lineend="30"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="9b309e67aa1fac66046c2d572f57acf4_1025e290e4030296f4991e57e4952f33" file="2" linestart="31" lineend="31"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="9b309e67aa1fac66046c2d572f57acf4_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="32" lineend="32"/>
<v namespace="llvm" name="ThePPC32Target" proto="llvm::Target" id="9b309e67aa1fac66046c2d572f57acf4_29a4c637d31c671ef1d1cfbb10560df6" file="2" linestart="34" lineend="34" storage="extern" access2="none">
<rt>
<cr id="9b309e67aa1fac66046c2d572f57acf4_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="ThePPC64Target" proto="llvm::Target" id="9b309e67aa1fac66046c2d572f57acf4_16feed89867731e791320b5652f869b5" file="2" linestart="35" lineend="35" storage="extern" access2="none">
<rt>
<cr id="9b309e67aa1fac66046c2d572f57acf4_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="ThePPC64LETarget" proto="llvm::Target" id="9b309e67aa1fac66046c2d572f57acf4_0efad60a90b1d242978d3bdf37e6976e" file="2" linestart="36" lineend="36" storage="extern" access2="none">
<rt>
<cr id="9b309e67aa1fac66046c2d572f57acf4_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createPPCMCCodeEmitter" id="9b309e67aa1fac66046c2d572f57acf4_6776f154ac463ab3e9a4ceded36e060a" file="2" linestart="38" lineend="41" access="none" hasbody="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCAsmBackend" id="9b309e67aa1fac66046c2d572f57acf4_3253d00a5896bb97a9693f0157fb4865" file="2" linestart="43" lineend="44" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="9b309e67aa1fac66046c2d572f57acf4_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9b309e67aa1fac66046c2d572f57acf4_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCELFObjectWriter" id="9b309e67aa1fac66046c2d572f57acf4_c3e8f7185ce7d6c7844105d386bb48e1" file="2" linestart="47" lineend="50" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCMachObjectWriter" id="9b309e67aa1fac66046c2d572f57acf4_6577c5c396d4baf27654af2201c514c2" file="2" linestart="52" lineend="54" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="CPUType" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="CPUSubtype" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="87e5f9ff10629488c476f9c558b11b18_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="26" lineend="26"/>
<v name="MCNumEmitted" proto="llvm::Statistic" id="87e5f9ff10629488c476f9c558b11b18_f56ae74dc9a4c6c9ca07b572f7b32eec" file="1" linestart="30" lineend="30" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="30" cb="1" le="30" ce="1">
<exp pvirg="true"/>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<ns name="" id="87e5f9ff10629488c476f9c558b11b18_43bdcff846069eec8f780891b4754c4e" file="1" linestart="32" lineend="151">
<cr namespace="anonymous_namespace{ppcmccodeemitter.cpp}" access="none" depth="1" kind="class" name="PPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_258c1f09152c90c275b73b7ac53bb3b0" file="1" linestart="33" lineend="149">
<base access="public">
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</base>
<cr access="public" kind="class" name="PPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_b27a2f811804d2dd8a24e265f91f40f9" file="1" linestart="33" lineend="33"/>
<c name="PPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_dc4b1a059fd08d2452447b1319266af5" file="1" linestart="34" lineend="34" copyconst="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::PPCMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="87e5f9ff10629488c476f9c558b11b18_258c1f09152c90c275b73b7ac53bb3b0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="87e5f9ff10629488c476f9c558b11b18_37684ef19fbd1387e168f0e664a4e0c0" file="1" linestart="35" lineend="35" operator="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::PPCMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="87e5f9ff10629488c476f9c558b11b18_258c1f09152c90c275b73b7ac53bb3b0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<fl name="MCII" id="87e5f9ff10629488c476f9c558b11b18_dc32b15136867a45a4a9369833a1742d" file="1" linestart="37" lineend="37" isLiteral="true" isRef="true" access="private" proto="const llvm::MCInstrInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="CTX" id="87e5f9ff10629488c476f9c558b11b18_8fa719686cd1daf5dfbb165745aa6f82" file="1" linestart="38" lineend="38" isLiteral="true" isRef="true" access="private" proto="const llvm::MCContext &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="IsLittleEndian" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" file="1" linestart="39" lineend="39" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<Decl access="public"/>
<c name="PPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_7773b10838967888485295f6e7041267" file="1" linestart="42" lineend="44" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="mcii" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isLittle" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="42" cb="3">
<typeptr id="a58073b6dedec8d5532f4b2835be2ded_c04ff4ff14d8fd9d05b9b8ff9aa1046f"/>
<temp/>
</n10>

</BaseInit>
<initlist id="87e5f9ff10629488c476f9c558b11b18_dc32b15136867a45a4a9369833a1742d">
<Stmt>
<drx lb="43" cb="12" kind="lvalue" nm="mcii"/>

</Stmt>
</initlist>
<initlist id="87e5f9ff10629488c476f9c558b11b18_8fa719686cd1daf5dfbb165745aa6f82">
<Stmt>
<n32 lb="43" cb="23">
<drx lb="43" cb="23" kind="lvalue" nm="ctx"/>
</n32>

</Stmt>
</initlist>
<initlist id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e">
<Stmt>
<n32 lb="43" cb="44">
<drx lb="43" cb="44" kind="lvalue" nm="isLittle"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="43" cb="54" le="44" ce="3"/>

</Stmt>
</c>
<d name="~PPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_2eb6544a710145330c058f354d32e502" file="1" linestart="46" lineend="46" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="46" cb="23" le="46" ce="24"/>

</Stmt>
</d>
<m name="getDirectBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_fc97bb04c03271607004c5776ab3c585" file="1" linestart="48" lineend="50" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCondBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_2a4dfed85db0406a4f7fb730d73a2836" file="1" linestart="51" lineend="53" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAbsDirectBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_e28ae3c8de1add872f72e7b037ab6fa1" file="1" linestart="54" lineend="56" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAbsCondBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_f27056bb1baffdd1b2c5ad083a138ac0" file="1" linestart="57" lineend="59" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getImm16Encoding" id="87e5f9ff10629488c476f9c558b11b18_ae2c474b39710338127f5c8e61eeacc9" file="1" linestart="60" lineend="62" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMemRIEncoding" id="87e5f9ff10629488c476f9c558b11b18_36d0d16067308cc5aa70f2b02bfe32b9" file="1" linestart="63" lineend="65" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMemRIXEncoding" id="87e5f9ff10629488c476f9c558b11b18_6a55519a0cd71dfd416971c58977ad26" file="1" linestart="66" lineend="68" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTLSRegEncoding" id="87e5f9ff10629488c476f9c558b11b18_9bac297569b9e837d15d2e9bd2b7672a" file="1" linestart="69" lineend="71" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTLSCallEncoding" id="87e5f9ff10629488c476f9c558b11b18_35b4480d250cfb5699d4c9f762bf3dca" file="1" linestart="72" lineend="74" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="get_crbitm_encoding" id="87e5f9ff10629488c476f9c558b11b18_939509a8afa67075086275aefa366e52" file="1" linestart="75" lineend="77" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMachineOpValue" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" file="1" linestart="81" lineend="83" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBinaryCodeForInstr" id="87e5f9ff10629488c476f9c558b11b18_d07c4e749fc6716c1d2e9fc6493e70a8" file="1" linestart="87" lineend="89" access="public">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="EncodeInstruction" id="87e5f9ff10629488c476f9c558b11b18_da413cd8577b0d466dc9a38d0beacfa5" file="1" linestart="90" lineend="147" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="92" cb="69" le="147" ce="3">
<dst lb="96" cb="5" le="96" ce="37">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
<mce lb="96" cb="23" le="96" ce="36" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="96" cb="23" le="96" ce="26" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="96" cb="23" kind="lvalue" nm="MI"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="97" cb="5" le="97" ce="47">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="97" cb="31" le="97" ce="46" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="97" cb="31" le="97" ce="36" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<mex lb="97" cb="31" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_dc32b15136867a45a4a9369833a1742d" nm="MCII" arrow="1">
<n19 lb="97" cb="31"/>
</mex>
</mex>
<n32 lb="97" cb="40">
<drx lb="97" cb="40" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</Var>
</dst>
<if lb="98" cb="5" le="99" ce="7">
<xop lb="98" cb="9" le="98" ce="33" kind="==">
<n32 lb="98" cb="9">
<drx lb="98" cb="9" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="98" cb="19" le="98" ce="33">
<drx lb="98" cb="19" le="98" ce="33" id="6496a6d757c6f7fdc115ef909c5bfe0b_75c6ff3538fc90a6739a9b3837c66fb9" nm="COPY_TO_REGCLASS"/>
</n32>
</xop>
<rx lb="99" cb="7" pvirg="true"/>
</if>
<dst lb="101" cb="5" le="101" ce="59">
<exp pvirg="true"/>
<Var nm="Bits" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="101" cb="21" le="101" ce="58" nbparm="3" id="87e5f9ff10629488c476f9c558b11b18_d07c4e749fc6716c1d2e9fc6493e70a8">
<exp pvirg="true"/>
<mex lb="101" cb="21" id="87e5f9ff10629488c476f9c558b11b18_d07c4e749fc6716c1d2e9fc6493e70a8" nm="getBinaryCodeForInstr" arrow="1">
<n19 lb="101" cb="21"/>
</mex>
<drx lb="101" cb="43" kind="lvalue" nm="MI"/>
<drx lb="101" cb="47" kind="lvalue" nm="Fixups"/>
<drx lb="101" cb="55" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="104" cb="5" le="104" ce="35">
<exp pvirg="true"/>
<Var nm="Size" value="true">
<bt name="unsigned int"/>
<mce lb="104" cb="21" le="104" ce="34" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_9c6310ebb01059a784e1b80fd881e1e5">
<exp pvirg="true"/>
<mex lb="104" cb="21" le="104" ce="26" id="4a2ff077d443c99e1182a35779fbc93e_9c6310ebb01059a784e1b80fd881e1e5" nm="getSize" point="1">
<drx lb="104" cb="21" kind="lvalue" nm="Desc"/>
</mex>
</mce>
</Var>
</dst>
<sy lb="105" cb="5" le="144" ce="5">
<n32 lb="105" cb="13">
<drx lb="105" cb="13" kind="lvalue" nm="Size"/>
</n32>
<u lb="105" cb="19" le="144" ce="5">
<cax lb="106" cb="5" le="117" ce="7">
<n32 lb="106" cb="10">
<n45 lb="106" cb="10">
<flit/>
</n45>
</n32>
<if lb="107" cb="7" le="117" ce="7" else="true" elselb="112" elsecb="14">
<n32 lb="107" cb="11">
<mex lb="107" cb="11" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" nm="IsLittleEndian" arrow="1">
<n19 lb="107" cb="11"/>
</mex>
</n32>
<u lb="107" cb="27" le="112" ce="7">
<ocx lb="108" cb="9" le="108" ce="26" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="108" cb="12">
<drx lb="108" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="108" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="108" cb="15" le="108" ce="26">
<bt name="char"/>
<n32 lb="108" cb="21" le="108" ce="26">
<n32 lb="108" cb="21" le="108" ce="26">
<n46 lb="108" cb="21" le="108" ce="26">
<exp pvirg="true"/>
<drx lb="108" cb="22" kind="lvalue" nm="Bits"/>
</n46>
</n32>
</n32>
</ocast>
</ocx>
<ocx lb="109" cb="9" le="109" ce="31" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="109" cb="12">
<drx lb="109" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="109" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="109" cb="15" le="109" ce="31">
<bt name="char"/>
<n32 lb="109" cb="21" le="109" ce="31">
<n46 lb="109" cb="21" le="109" ce="31">
<exp pvirg="true"/>
<xop lb="109" cb="22" le="109" ce="30" kind="&gt;&gt;">
<n32 lb="109" cb="22">
<drx lb="109" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="109" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="110" cb="9" le="110" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="110" cb="12">
<drx lb="110" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="110" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="110" cb="15" le="110" ce="32">
<bt name="char"/>
<n32 lb="110" cb="21" le="110" ce="32">
<n46 lb="110" cb="21" le="110" ce="32">
<exp pvirg="true"/>
<xop lb="110" cb="22" le="110" ce="30" kind="&gt;&gt;">
<n32 lb="110" cb="22">
<drx lb="110" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="110" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="111" cb="9" le="111" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="111" cb="12">
<drx lb="111" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="111" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="111" cb="15" le="111" ce="32">
<bt name="char"/>
<n32 lb="111" cb="21" le="111" ce="32">
<n46 lb="111" cb="21" le="111" ce="32">
<exp pvirg="true"/>
<xop lb="111" cb="22" le="111" ce="30" kind="&gt;&gt;">
<n32 lb="111" cb="22">
<drx lb="111" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="111" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
</u>
<u lb="112" cb="14" le="117" ce="7">
<ocx lb="113" cb="9" le="113" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="113" cb="12">
<drx lb="113" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="113" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="113" cb="15" le="113" ce="32">
<bt name="char"/>
<n32 lb="113" cb="21" le="113" ce="32">
<n46 lb="113" cb="21" le="113" ce="32">
<exp pvirg="true"/>
<xop lb="113" cb="22" le="113" ce="30" kind="&gt;&gt;">
<n32 lb="113" cb="22">
<drx lb="113" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="113" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="114" cb="9" le="114" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="114" cb="12">
<drx lb="114" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="114" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="114" cb="15" le="114" ce="32">
<bt name="char"/>
<n32 lb="114" cb="21" le="114" ce="32">
<n46 lb="114" cb="21" le="114" ce="32">
<exp pvirg="true"/>
<xop lb="114" cb="22" le="114" ce="30" kind="&gt;&gt;">
<n32 lb="114" cb="22">
<drx lb="114" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="114" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="115" cb="9" le="115" ce="31" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="115" cb="12">
<drx lb="115" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="115" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="115" cb="15" le="115" ce="31">
<bt name="char"/>
<n32 lb="115" cb="21" le="115" ce="31">
<n46 lb="115" cb="21" le="115" ce="31">
<exp pvirg="true"/>
<xop lb="115" cb="22" le="115" ce="30" kind="&gt;&gt;">
<n32 lb="115" cb="22">
<drx lb="115" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="115" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="116" cb="9" le="116" ce="26" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="116" cb="12">
<drx lb="116" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="116" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="116" cb="15" le="116" ce="26">
<bt name="char"/>
<n32 lb="116" cb="21" le="116" ce="26">
<n32 lb="116" cb="21" le="116" ce="26">
<n46 lb="116" cb="21" le="116" ce="26">
<exp pvirg="true"/>
<drx lb="116" cb="22" kind="lvalue" nm="Bits"/>
</n46>
</n32>
</n32>
</ocast>
</ocx>
</u>
</if>
</cax>
<bks lb="118" cb="7"/>
<cax lb="119" cb="5" le="140" ce="7">
<n32 lb="119" cb="10">
<n45 lb="119" cb="10"/>
</n32>
<if lb="122" cb="7" le="140" ce="7" else="true" elselb="131" elsecb="14">
<n32 lb="122" cb="11">
<mex lb="122" cb="11" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" nm="IsLittleEndian" arrow="1">
<n19 lb="122" cb="11"/>
</mex>
</n32>
<u lb="122" cb="27" le="131" ce="7">
<ocx lb="123" cb="9" le="123" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="123" cb="12">
<drx lb="123" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="123" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="123" cb="15" le="123" ce="32">
<bt name="char"/>
<n32 lb="123" cb="21" le="123" ce="32">
<n46 lb="123" cb="21" le="123" ce="32">
<exp pvirg="true"/>
<xop lb="123" cb="22" le="123" ce="30" kind="&gt;&gt;">
<n32 lb="123" cb="22">
<drx lb="123" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="123" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="124" cb="9" le="124" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="124" cb="12">
<drx lb="124" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="124" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="124" cb="15" le="124" ce="32">
<bt name="char"/>
<n32 lb="124" cb="21" le="124" ce="32">
<n46 lb="124" cb="21" le="124" ce="32">
<exp pvirg="true"/>
<xop lb="124" cb="22" le="124" ce="30" kind="&gt;&gt;">
<n32 lb="124" cb="22">
<drx lb="124" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="124" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="125" cb="9" le="125" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="125" cb="12">
<drx lb="125" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="125" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="125" cb="15" le="125" ce="32">
<bt name="char"/>
<n32 lb="125" cb="21" le="125" ce="32">
<n46 lb="125" cb="21" le="125" ce="32">
<exp pvirg="true"/>
<xop lb="125" cb="22" le="125" ce="30" kind="&gt;&gt;">
<n32 lb="125" cb="22">
<drx lb="125" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="125" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="126" cb="9" le="126" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="126" cb="12">
<drx lb="126" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="126" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="126" cb="15" le="126" ce="32">
<bt name="char"/>
<n32 lb="126" cb="21" le="126" ce="32">
<n46 lb="126" cb="21" le="126" ce="32">
<exp pvirg="true"/>
<xop lb="126" cb="22" le="126" ce="30" kind="&gt;&gt;">
<n32 lb="126" cb="22">
<drx lb="126" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="126" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="127" cb="9" le="127" ce="26" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="127" cb="12">
<drx lb="127" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="127" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="127" cb="15" le="127" ce="26">
<bt name="char"/>
<n32 lb="127" cb="21" le="127" ce="26">
<n32 lb="127" cb="21" le="127" ce="26">
<n46 lb="127" cb="21" le="127" ce="26">
<exp pvirg="true"/>
<drx lb="127" cb="22" kind="lvalue" nm="Bits"/>
</n46>
</n32>
</n32>
</ocast>
</ocx>
<ocx lb="128" cb="9" le="128" ce="31" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="128" cb="12">
<drx lb="128" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="128" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="128" cb="15" le="128" ce="31">
<bt name="char"/>
<n32 lb="128" cb="21" le="128" ce="31">
<n46 lb="128" cb="21" le="128" ce="31">
<exp pvirg="true"/>
<xop lb="128" cb="22" le="128" ce="30" kind="&gt;&gt;">
<n32 lb="128" cb="22">
<drx lb="128" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="128" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="129" cb="9" le="129" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="129" cb="12">
<drx lb="129" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="129" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="129" cb="15" le="129" ce="32">
<bt name="char"/>
<n32 lb="129" cb="21" le="129" ce="32">
<n46 lb="129" cb="21" le="129" ce="32">
<exp pvirg="true"/>
<xop lb="129" cb="22" le="129" ce="30" kind="&gt;&gt;">
<n32 lb="129" cb="22">
<drx lb="129" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="129" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="130" cb="9" le="130" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="130" cb="12">
<drx lb="130" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="130" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="130" cb="15" le="130" ce="32">
<bt name="char"/>
<n32 lb="130" cb="21" le="130" ce="32">
<n46 lb="130" cb="21" le="130" ce="32">
<exp pvirg="true"/>
<xop lb="130" cb="22" le="130" ce="30" kind="&gt;&gt;">
<n32 lb="130" cb="22">
<drx lb="130" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="130" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
</u>
<u lb="131" cb="14" le="140" ce="7">
<ocx lb="132" cb="9" le="132" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="132" cb="12">
<drx lb="132" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="132" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="132" cb="15" le="132" ce="32">
<bt name="char"/>
<n32 lb="132" cb="21" le="132" ce="32">
<n46 lb="132" cb="21" le="132" ce="32">
<exp pvirg="true"/>
<xop lb="132" cb="22" le="132" ce="30" kind="&gt;&gt;">
<n32 lb="132" cb="22">
<drx lb="132" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="132" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="133" cb="9" le="133" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="133" cb="12">
<drx lb="133" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="133" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="133" cb="15" le="133" ce="32">
<bt name="char"/>
<n32 lb="133" cb="21" le="133" ce="32">
<n46 lb="133" cb="21" le="133" ce="32">
<exp pvirg="true"/>
<xop lb="133" cb="22" le="133" ce="30" kind="&gt;&gt;">
<n32 lb="133" cb="22">
<drx lb="133" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="133" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="134" cb="9" le="134" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="134" cb="12">
<drx lb="134" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="134" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="134" cb="15" le="134" ce="32">
<bt name="char"/>
<n32 lb="134" cb="21" le="134" ce="32">
<n46 lb="134" cb="21" le="134" ce="32">
<exp pvirg="true"/>
<xop lb="134" cb="22" le="134" ce="30" kind="&gt;&gt;">
<n32 lb="134" cb="22">
<drx lb="134" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="134" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="135" cb="9" le="135" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="135" cb="12">
<drx lb="135" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="135" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="135" cb="15" le="135" ce="32">
<bt name="char"/>
<n32 lb="135" cb="21" le="135" ce="32">
<n46 lb="135" cb="21" le="135" ce="32">
<exp pvirg="true"/>
<xop lb="135" cb="22" le="135" ce="30" kind="&gt;&gt;">
<n32 lb="135" cb="22">
<drx lb="135" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="135" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="136" cb="9" le="136" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="136" cb="12">
<drx lb="136" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="136" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="136" cb="15" le="136" ce="32">
<bt name="char"/>
<n32 lb="136" cb="21" le="136" ce="32">
<n46 lb="136" cb="21" le="136" ce="32">
<exp pvirg="true"/>
<xop lb="136" cb="22" le="136" ce="30" kind="&gt;&gt;">
<n32 lb="136" cb="22">
<drx lb="136" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="136" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="137" cb="9" le="137" ce="32" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="137" cb="12">
<drx lb="137" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="137" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="137" cb="15" le="137" ce="32">
<bt name="char"/>
<n32 lb="137" cb="21" le="137" ce="32">
<n46 lb="137" cb="21" le="137" ce="32">
<exp pvirg="true"/>
<xop lb="137" cb="22" le="137" ce="30" kind="&gt;&gt;">
<n32 lb="137" cb="22">
<drx lb="137" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="137" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="138" cb="9" le="138" ce="31" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="138" cb="12">
<drx lb="138" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="138" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="138" cb="15" le="138" ce="31">
<bt name="char"/>
<n32 lb="138" cb="21" le="138" ce="31">
<n46 lb="138" cb="21" le="138" ce="31">
<exp pvirg="true"/>
<xop lb="138" cb="22" le="138" ce="30" kind="&gt;&gt;">
<n32 lb="138" cb="22">
<drx lb="138" cb="22" kind="lvalue" nm="Bits"/>
</n32>
<n45 lb="138" cb="30"/>
</xop>
</n46>
</n32>
</ocast>
</ocx>
<ocx lb="139" cb="9" le="139" ce="26" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="139" cb="12">
<drx lb="139" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="139" cb="9" kind="lvalue" nm="OS"/>
<ocast lb="139" cb="15" le="139" ce="26">
<bt name="char"/>
<n32 lb="139" cb="21" le="139" ce="26">
<n32 lb="139" cb="21" le="139" ce="26">
<n46 lb="139" cb="21" le="139" ce="26">
<exp pvirg="true"/>
<drx lb="139" cb="22" kind="lvalue" nm="Bits"/>
</n46>
</n32>
</n32>
</ocast>
</ocx>
</u>
</if>
</cax>
<bks lb="141" cb="7"/>
<dx lb="142" cb="5" le="143" ce="7">
<ce lb="143" cb="7" le="143" ce="7" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="143" cb="7" le="143" ce="7">
<drx lb="143" cb="7" le="143" ce="7" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="143" cb="7">
<n52 lb="143" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="143" cb="7">
<n52 lb="143" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="143" cb="7">
<n45 lb="143" cb="7">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
<ocx lb="146" cb="5" le="146" ce="7" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="146" cb="5">
<drx lb="146" cb="5" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="146" cb="7" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_f56ae74dc9a4c6c9ca07b572f7b32eec" nm="MCNumEmitted"/>
</ocx>
</u>

</Stmt>
</m>
</cr>
</ns>
<f namespace="llvm" name="createPPCMCCodeEmitter" id="87e5f9ff10629488c476f9c558b11b18_6776f154ac463ab3e9a4ceded36e060a" file="1" linestart="153" lineend="160" previous="9b309e67aa1fac66046c2d572f57acf4_6776f154ac463ab3e9a4ceded36e060a" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="156" cb="61" le="160" ce="1">
<dst lb="157" cb="3" le="157" ce="35">
<exp pvirg="true"/>
<Var nm="TT" value="true">
<rt>
<cr id="9306b6949f28c3a31f519bc736944721_f187657d74874d999705b05021f1c276"/>
</rt>
<n10 lb="157" cb="10" le="157" ce="34">
<typeptr id="9306b6949f28c3a31f519bc736944721_ba5c37a0b4ce66f6f2f796a9de247fcd"/>
<temp/>
<mte lb="157" cb="13" le="157" ce="33">
<exp pvirg="true"/>
<n32 lb="157" cb="13" le="157" ce="33">
<n10 lb="157" cb="13" le="157" ce="33">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_b98fe74454382f4da0cfd1cb67c1fc92"/>
<temp/>
<mte lb="157" cb="13" le="157" ce="33">
<exp pvirg="true"/>
<n32 lb="157" cb="13" le="157" ce="33">
<mce lb="157" cb="13" le="157" ce="33" nbparm="0" id="8d3106597c32b172c14281d3ca7a27f5_363db721757727a8674d216111655a7e">
<exp pvirg="true"/>
<mex lb="157" cb="13" le="157" ce="17" id="8d3106597c32b172c14281d3ca7a27f5_363db721757727a8674d216111655a7e" nm="getTargetTriple" point="1">
<drx lb="157" cb="13" kind="lvalue" nm="STI"/>
</mex>
</mce>
</n32>
</mte>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="158" cb="3" le="158" ce="56">
<exp pvirg="true"/>
<Var nm="IsLittleEndian" value="true">
<bt name="bool"/>
<xop lb="158" cb="25" le="158" ce="49" kind="==">
<n32 lb="158" cb="25" le="158" ce="36">
<mce lb="158" cb="25" le="158" ce="36" nbparm="0" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992">
<exp pvirg="true"/>
<mex lb="158" cb="25" le="158" ce="28" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992" nm="getArch" point="1">
<n32 lb="158" cb="25">
<drx lb="158" cb="25" kind="lvalue" nm="TT"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="158" cb="41" le="158" ce="49">
<drx lb="158" cb="41" le="158" ce="49" id="9306b6949f28c3a31f519bc736944721_6f265494af83c19d35fea0e05577d4a0" nm="ppc64le"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="159" cb="3" le="159" ce="56" pvirg="true">
<n32 lb="159" cb="10" le="159" ce="56">
<new lb="159" cb="10" le="159" ce="56">
<typeptr id="87e5f9ff10629488c476f9c558b11b18_7773b10838967888485295f6e7041267"/>
<exp pvirg="true"/>
<n10 lb="159" cb="14" le="159" ce="56">
<typeptr id="87e5f9ff10629488c476f9c558b11b18_7773b10838967888485295f6e7041267"/>
<temp/>
<drx lb="159" cb="31" kind="lvalue" nm="MCII"/>
<drx lb="159" cb="37" kind="lvalue" nm="Ctx"/>
<n32 lb="159" cb="42">
<drx lb="159" cb="42" kind="lvalue" nm="IsLittleEndian"/>
</n32>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="getDirectBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_fc97bb04c03271607004c5776ab3c585" file="1" linestart="162" lineend="173" previous="87e5f9ff10629488c476f9c558b11b18_fc97bb04c03271607004c5776ab3c585" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="165" cb="55" le="173" ce="1">
<dst lb="166" cb="3" le="166" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="166" cb="25" le="166" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="166" cb="25" le="166" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="166" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="166" cb="39">
<drx lb="166" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="167" cb="3" le="167" ce="77">
<xop lb="167" cb="7" le="167" ce="30" kind="||">
<mce lb="167" cb="7" le="167" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="167" cb="7" le="167" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="167" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="167" cb="21" le="167" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="167" cb="21" le="167" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="167" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<rx lb="167" cb="33" le="167" ce="77" pvirg="true">
<mce lb="167" cb="40" le="167" ce="77" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="167" cb="40" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="167" cb="40"/>
</mex>
<drx lb="167" cb="58" kind="lvalue" nm="MI"/>
<drx lb="167" cb="62" kind="lvalue" nm="MO"/>
<drx lb="167" cb="66" kind="lvalue" nm="Fixups"/>
<drx lb="167" cb="74" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="170" cb="3" le="171" ce="69" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="170" cb="3" le="170" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="170" cb="3">
<drx lb="170" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="170" cb="20" le="171" ce="68">
<exp pvirg="true"/>
<n32 lb="170" cb="20" le="171" ce="68">
<ce lb="170" cb="20" le="171" ce="68" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="170" cb="20" le="170" ce="29">
<drx lb="170" cb="20" le="170" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="170" cb="36">
<n45 lb="170" cb="36">
<flit/>
</n45>
</n32>
<mce lb="170" cb="39" le="170" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="170" cb="39" le="170" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="170" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="171" cb="36" le="171" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="171" cb="49" le="171" ce="54" id="5b38b03ff858149210990aebb1a2aec3_5990a006da4cbed3dd305810c57a6188" nm="fixup_ppc_br24"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="172" cb="3" le="172" ce="10" pvirg="true">
<n32 lb="172" cb="10">
<n45 lb="172" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCondBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_2a4dfed85db0406a4f7fb730d73a2836" file="1" linestart="175" lineend="185" previous="87e5f9ff10629488c476f9c558b11b18_2a4dfed85db0406a4f7fb730d73a2836" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="177" cb="72" le="185" ce="1">
<dst lb="178" cb="3" le="178" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="178" cb="25" le="178" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="178" cb="25" le="178" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="178" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="178" cb="39">
<drx lb="178" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="179" cb="3" le="179" ce="77">
<xop lb="179" cb="7" le="179" ce="30" kind="||">
<mce lb="179" cb="7" le="179" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="179" cb="7" le="179" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="179" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="179" cb="21" le="179" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="179" cb="21" le="179" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="179" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<rx lb="179" cb="33" le="179" ce="77" pvirg="true">
<mce lb="179" cb="40" le="179" ce="77" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="179" cb="40" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="179" cb="40"/>
</mex>
<drx lb="179" cb="58" kind="lvalue" nm="MI"/>
<drx lb="179" cb="62" kind="lvalue" nm="MO"/>
<drx lb="179" cb="66" kind="lvalue" nm="Fixups"/>
<drx lb="179" cb="74" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="182" cb="3" le="183" ce="73" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="182" cb="3" le="182" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="182" cb="3">
<drx lb="182" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="182" cb="20" le="183" ce="72">
<exp pvirg="true"/>
<n32 lb="182" cb="20" le="183" ce="72">
<ce lb="182" cb="20" le="183" ce="72" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="182" cb="20" le="182" ce="29">
<drx lb="182" cb="20" le="182" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="182" cb="36">
<n45 lb="182" cb="36">
<flit/>
</n45>
</n32>
<mce lb="182" cb="39" le="182" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="182" cb="39" le="182" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="182" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="183" cb="36" le="183" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="183" cb="49" le="183" ce="54" id="5b38b03ff858149210990aebb1a2aec3_fe8ea394f7d1aea1bcfc0fff8da6f48b" nm="fixup_ppc_brcond14"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="184" cb="3" le="184" ce="10" pvirg="true">
<n32 lb="184" cb="10">
<n45 lb="184" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAbsDirectBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_e28ae3c8de1add872f72e7b037ab6fa1" file="1" linestart="187" lineend="198" previous="87e5f9ff10629488c476f9c558b11b18_e28ae3c8de1add872f72e7b037ab6fa1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="190" cb="58" le="198" ce="1">
<dst lb="191" cb="3" le="191" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="191" cb="25" le="191" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="191" cb="25" le="191" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="191" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="191" cb="39">
<drx lb="191" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="192" cb="3" le="192" ce="77">
<xop lb="192" cb="7" le="192" ce="30" kind="||">
<mce lb="192" cb="7" le="192" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="192" cb="7" le="192" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="192" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="192" cb="21" le="192" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="192" cb="21" le="192" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="192" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<rx lb="192" cb="33" le="192" ce="77" pvirg="true">
<mce lb="192" cb="40" le="192" ce="77" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="192" cb="40" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="192" cb="40"/>
</mex>
<drx lb="192" cb="58" kind="lvalue" nm="MI"/>
<drx lb="192" cb="62" kind="lvalue" nm="MO"/>
<drx lb="192" cb="66" kind="lvalue" nm="Fixups"/>
<drx lb="192" cb="74" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="195" cb="3" le="196" ce="72" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="195" cb="3" le="195" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="195" cb="3">
<drx lb="195" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="195" cb="20" le="196" ce="71">
<exp pvirg="true"/>
<n32 lb="195" cb="20" le="196" ce="71">
<ce lb="195" cb="20" le="196" ce="71" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="195" cb="20" le="195" ce="29">
<drx lb="195" cb="20" le="195" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="195" cb="36">
<n45 lb="195" cb="36">
<flit/>
</n45>
</n32>
<mce lb="195" cb="39" le="195" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="195" cb="39" le="195" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="195" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="196" cb="36" le="196" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="196" cb="49" le="196" ce="54" id="5b38b03ff858149210990aebb1a2aec3_c6a0daa51014b2af4d4d9a341119cd70" nm="fixup_ppc_br24abs"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="197" cb="3" le="197" ce="10" pvirg="true">
<n32 lb="197" cb="10">
<n45 lb="197" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAbsCondBrEncoding" id="87e5f9ff10629488c476f9c558b11b18_f27056bb1baffdd1b2c5ad083a138ac0" file="1" linestart="200" lineend="211" previous="87e5f9ff10629488c476f9c558b11b18_f27056bb1baffdd1b2c5ad083a138ac0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="203" cb="56" le="211" ce="1">
<dst lb="204" cb="3" le="204" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="204" cb="25" le="204" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="204" cb="25" le="204" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="204" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="204" cb="39">
<drx lb="204" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="205" cb="3" le="205" ce="77">
<xop lb="205" cb="7" le="205" ce="30" kind="||">
<mce lb="205" cb="7" le="205" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="205" cb="7" le="205" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="205" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="205" cb="21" le="205" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="205" cb="21" le="205" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="205" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<rx lb="205" cb="33" le="205" ce="77" pvirg="true">
<mce lb="205" cb="40" le="205" ce="77" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="205" cb="40" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="205" cb="40"/>
</mex>
<drx lb="205" cb="58" kind="lvalue" nm="MI"/>
<drx lb="205" cb="62" kind="lvalue" nm="MO"/>
<drx lb="205" cb="66" kind="lvalue" nm="Fixups"/>
<drx lb="205" cb="74" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="208" cb="3" le="209" ce="76" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="208" cb="3" le="208" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="208" cb="3">
<drx lb="208" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="208" cb="20" le="209" ce="75">
<exp pvirg="true"/>
<n32 lb="208" cb="20" le="209" ce="75">
<ce lb="208" cb="20" le="209" ce="75" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="208" cb="20" le="208" ce="29">
<drx lb="208" cb="20" le="208" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="208" cb="36">
<n45 lb="208" cb="36">
<flit/>
</n45>
</n32>
<mce lb="208" cb="39" le="208" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="208" cb="39" le="208" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="208" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="209" cb="36" le="209" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="209" cb="49" le="209" ce="54" id="5b38b03ff858149210990aebb1a2aec3_30798b4c412d16f20242c1957eec3ebc" nm="fixup_ppc_brcond14abs"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="210" cb="3" le="210" ce="10" pvirg="true">
<n32 lb="210" cb="10">
<n45 lb="210" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getImm16Encoding" id="87e5f9ff10629488c476f9c558b11b18_ae2c474b39710338127f5c8e61eeacc9" file="1" linestart="213" lineend="223" previous="87e5f9ff10629488c476f9c558b11b18_ae2c474b39710338127f5c8e61eeacc9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="215" cb="74" le="223" ce="1">
<dst lb="216" cb="3" le="216" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="216" cb="25" le="216" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="216" cb="25" le="216" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="216" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="216" cb="39">
<drx lb="216" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="217" cb="3" le="217" ce="77">
<xop lb="217" cb="7" le="217" ce="30" kind="||">
<mce lb="217" cb="7" le="217" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="217" cb="7" le="217" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="217" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="217" cb="21" le="217" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="217" cb="21" le="217" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="217" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<rx lb="217" cb="33" le="217" ce="77" pvirg="true">
<mce lb="217" cb="40" le="217" ce="77" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="217" cb="40" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="217" cb="40"/>
</mex>
<drx lb="217" cb="58" kind="lvalue" nm="MI"/>
<drx lb="217" cb="62" kind="lvalue" nm="MO"/>
<drx lb="217" cb="66" kind="lvalue" nm="Fixups"/>
<drx lb="217" cb="74" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="220" cb="3" le="221" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="220" cb="3" le="220" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="220" cb="3">
<drx lb="220" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="220" cb="20" le="221" ce="70">
<exp pvirg="true"/>
<n32 lb="220" cb="20" le="221" ce="70">
<ce lb="220" cb="20" le="221" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="220" cb="20" le="220" ce="29">
<drx lb="220" cb="20" le="220" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="220" cb="36" le="220" ce="56">
<co lb="220" cb="36" le="220" ce="56">
<exp pvirg="true"/>
<n32 lb="220" cb="36">
<mex lb="220" cb="36" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" nm="IsLittleEndian" arrow="1">
<n19 lb="220" cb="36"/>
</mex>
</n32>
<n45 lb="220" cb="52">
<flit/>
</n45>
<n45 lb="220" cb="56">
<flit/>
</n45>
</co>
</n32>
<mce lb="220" cb="59" le="220" ce="70" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="220" cb="59" le="220" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="220" cb="59" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="221" cb="36" le="221" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="221" cb="49" le="221" ce="54" id="5b38b03ff858149210990aebb1a2aec3_3e70a02ae65f9de1c1b9c939ac0b9f3f" nm="fixup_ppc_half16"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="222" cb="3" le="222" ce="10" pvirg="true">
<n32 lb="222" cb="10">
<n45 lb="222" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMemRIEncoding" id="87e5f9ff10629488c476f9c558b11b18_36d0d16067308cc5aa70f2b02bfe32b9" file="1" linestart="225" lineend="241" previous="87e5f9ff10629488c476f9c558b11b18_36d0d16067308cc5aa70f2b02bfe32b9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="227" cb="79" le="241" ce="1">
<ocast lb="230" cb="3" le="230" ce="3">
<bt name="void"/>
<n46 lb="230" cb="3" le="230" ce="3">
<exp pvirg="true"/>
<xop lb="230" cb="3" le="230" ce="3" kind="||">
<n46 lb="230" cb="3" le="230" ce="3">
<exp pvirg="true"/>
<uo lb="230" cb="3" le="230" ce="3" kind="!">
<uo lb="230" cb="3" le="230" ce="3" kind="!">
<n46 lb="230" cb="3" le="230" ce="3">
<exp pvirg="true"/>
<mce lb="230" cb="3" le="230" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="230" cb="3" le="230" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<mce lb="230" cb="3" le="230" ce="3" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="230" cb="3" le="230" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="230" cb="3" kind="lvalue" nm="MI"/>
</mex>
<xop lb="230" cb="3" le="230" ce="3" kind="+">
<n32 lb="230" cb="3">
<drx lb="230" cb="3" kind="lvalue" nm="OpNo"/>
</n32>
<n32 lb="230" cb="3">
<n45 lb="230" cb="3">
<flit/>
</n45>
</n32>
</xop>
</mce>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="230" cb="3" le="230" ce="3">
<n46 lb="230" cb="3" le="230" ce="3">
<exp pvirg="true"/>
<xop lb="230" cb="3" le="230" ce="3" kind=",">
<ce lb="230" cb="3" le="230" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="230" cb="3">
<drx lb="230" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="230" cb="3">
<n52 lb="230" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="230" cb="3">
<n52 lb="230" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="230" cb="3">
<n45 lb="230" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="230" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="231" cb="3" le="231" ce="85">
<exp pvirg="true"/>
<Var nm="RegBits" value="true">
<bt name="unsigned int"/>
<xop lb="231" cb="22" le="231" ce="83" kind="&lt;&lt;">
<mce lb="231" cb="22" le="231" ce="78" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="231" cb="22" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="231" cb="22"/>
</mex>
<drx lb="231" cb="40" kind="lvalue" nm="MI"/>
<mce lb="231" cb="44" le="231" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="231" cb="44" le="231" ce="47" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="231" cb="44" kind="lvalue" nm="MI"/>
</mex>
<xop lb="231" cb="58" le="231" ce="63" kind="+">
<n32 lb="231" cb="58">
<drx lb="231" cb="58" kind="lvalue" nm="OpNo"/>
</n32>
<n32 lb="231" cb="63">
<n45 lb="231" cb="63"/>
</n32>
</xop>
</mce>
<drx lb="231" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="231" cb="75" kind="lvalue" nm="STI"/>
</mce>
<n45 lb="231" cb="83">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="233" cb="3" le="233" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="233" cb="25" le="233" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="233" cb="25" le="233" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="233" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="233" cb="39">
<drx lb="233" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="234" cb="3" le="235" ce="64">
<mce lb="234" cb="7" le="234" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="234" cb="7" le="234" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="234" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="235" cb="5" le="235" ce="64" pvirg="true">
<xop lb="235" cb="12" le="235" ce="64" kind="|">
<n46 lb="235" cb="12" le="235" ce="60">
<exp pvirg="true"/>
<xop lb="235" cb="13" le="235" ce="54" kind="&amp;">
<mce lb="235" cb="13" le="235" ce="50" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="235" cb="13" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="235" cb="13"/>
</mex>
<drx lb="235" cb="31" kind="lvalue" nm="MI"/>
<drx lb="235" cb="35" kind="lvalue" nm="MO"/>
<drx lb="235" cb="39" kind="lvalue" nm="Fixups"/>
<drx lb="235" cb="47" kind="lvalue" nm="STI"/>
</mce>
<n32 lb="235" cb="54">
<n45 lb="235" cb="54">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="235" cb="64">
<drx lb="235" cb="64" kind="lvalue" nm="RegBits"/>
</n32>
</xop>
</rx>
</if>
<mce lb="238" cb="3" le="239" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="238" cb="3" le="238" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="238" cb="3">
<drx lb="238" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="238" cb="20" le="239" ce="70">
<exp pvirg="true"/>
<n32 lb="238" cb="20" le="239" ce="70">
<ce lb="238" cb="20" le="239" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="238" cb="20" le="238" ce="29">
<drx lb="238" cb="20" le="238" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="238" cb="36" le="238" ce="56">
<co lb="238" cb="36" le="238" ce="56">
<exp pvirg="true"/>
<n32 lb="238" cb="36">
<mex lb="238" cb="36" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" nm="IsLittleEndian" arrow="1">
<n19 lb="238" cb="36"/>
</mex>
</n32>
<n45 lb="238" cb="52"/>
<n45 lb="238" cb="56">
<flit/>
</n45>
</co>
</n32>
<mce lb="238" cb="59" le="238" ce="70" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="238" cb="59" le="238" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="238" cb="59" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="239" cb="36" le="239" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="239" cb="49" le="239" ce="54" id="5b38b03ff858149210990aebb1a2aec3_3e70a02ae65f9de1c1b9c939ac0b9f3f" nm="fixup_ppc_half16"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="240" cb="3" le="240" ce="10" pvirg="true">
<n32 lb="240" cb="10">
<drx lb="240" cb="10" kind="lvalue" nm="RegBits"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMemRIXEncoding" id="87e5f9ff10629488c476f9c558b11b18_6a55519a0cd71dfd416971c58977ad26" file="1" linestart="244" lineend="260" previous="87e5f9ff10629488c476f9c558b11b18_6a55519a0cd71dfd416971c58977ad26" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="246" cb="74" le="260" ce="1">
<ocast lb="249" cb="3" le="249" ce="3">
<bt name="void"/>
<n46 lb="249" cb="3" le="249" ce="3">
<exp pvirg="true"/>
<xop lb="249" cb="3" le="249" ce="3" kind="||">
<n46 lb="249" cb="3" le="249" ce="3">
<exp pvirg="true"/>
<uo lb="249" cb="3" le="249" ce="3" kind="!">
<uo lb="249" cb="3" le="249" ce="3" kind="!">
<n46 lb="249" cb="3" le="249" ce="3">
<exp pvirg="true"/>
<mce lb="249" cb="3" le="249" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="249" cb="3" le="249" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<mce lb="249" cb="3" le="249" ce="3" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="249" cb="3" le="249" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="249" cb="3" kind="lvalue" nm="MI"/>
</mex>
<xop lb="249" cb="3" le="249" ce="3" kind="+">
<n32 lb="249" cb="3">
<drx lb="249" cb="3" kind="lvalue" nm="OpNo"/>
</n32>
<n32 lb="249" cb="3">
<n45 lb="249" cb="3">
<flit/>
</n45>
</n32>
</xop>
</mce>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="249" cb="3" le="249" ce="3">
<n46 lb="249" cb="3" le="249" ce="3">
<exp pvirg="true"/>
<xop lb="249" cb="3" le="249" ce="3" kind=",">
<ce lb="249" cb="3" le="249" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="249" cb="3">
<drx lb="249" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="249" cb="3">
<n52 lb="249" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="249" cb="3">
<n52 lb="249" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="249" cb="3">
<n45 lb="249" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="249" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="250" cb="3" le="250" ce="85">
<exp pvirg="true"/>
<Var nm="RegBits" value="true">
<bt name="unsigned int"/>
<xop lb="250" cb="22" le="250" ce="83" kind="&lt;&lt;">
<mce lb="250" cb="22" le="250" ce="78" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="250" cb="22" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="250" cb="22"/>
</mex>
<drx lb="250" cb="40" kind="lvalue" nm="MI"/>
<mce lb="250" cb="44" le="250" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="250" cb="44" le="250" ce="47" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="250" cb="44" kind="lvalue" nm="MI"/>
</mex>
<xop lb="250" cb="58" le="250" ce="63" kind="+">
<n32 lb="250" cb="58">
<drx lb="250" cb="58" kind="lvalue" nm="OpNo"/>
</n32>
<n32 lb="250" cb="63">
<n45 lb="250" cb="63"/>
</n32>
</xop>
</mce>
<drx lb="250" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="250" cb="75" kind="lvalue" nm="STI"/>
</mce>
<n45 lb="250" cb="83">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="252" cb="3" le="252" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="252" cb="25" le="252" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="252" cb="25" le="252" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="252" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="252" cb="39">
<drx lb="252" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="253" cb="3" le="254" ce="71">
<mce lb="253" cb="7" le="253" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="253" cb="7" le="253" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="253" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="254" cb="5" le="254" ce="71" pvirg="true">
<xop lb="254" cb="12" le="254" ce="71" kind="|">
<n46 lb="254" cb="12" le="254" ce="67">
<exp pvirg="true"/>
<xop lb="254" cb="13" le="254" ce="61" kind="&amp;">
<n46 lb="254" cb="13" le="254" ce="57">
<exp pvirg="true"/>
<xop lb="254" cb="14" le="254" ce="56" kind="&gt;&gt;">
<mce lb="254" cb="14" le="254" ce="51" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="254" cb="14" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="254" cb="14"/>
</mex>
<drx lb="254" cb="32" kind="lvalue" nm="MI"/>
<drx lb="254" cb="36" kind="lvalue" nm="MO"/>
<drx lb="254" cb="40" kind="lvalue" nm="Fixups"/>
<drx lb="254" cb="48" kind="lvalue" nm="STI"/>
</mce>
<n45 lb="254" cb="56">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="254" cb="61">
<n45 lb="254" cb="61">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="254" cb="71">
<drx lb="254" cb="71" kind="lvalue" nm="RegBits"/>
</n32>
</xop>
</rx>
</if>
<mce lb="257" cb="3" le="258" ce="73" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="257" cb="3" le="257" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="257" cb="3">
<drx lb="257" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="257" cb="20" le="258" ce="72">
<exp pvirg="true"/>
<n32 lb="257" cb="20" le="258" ce="72">
<ce lb="257" cb="20" le="258" ce="72" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="257" cb="20" le="257" ce="29">
<drx lb="257" cb="20" le="257" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="257" cb="36" le="257" ce="56">
<co lb="257" cb="36" le="257" ce="56">
<exp pvirg="true"/>
<n32 lb="257" cb="36">
<mex lb="257" cb="36" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_0f96bc46c4e4a90ce76ec3f8da64e12e" nm="IsLittleEndian" arrow="1">
<n19 lb="257" cb="36"/>
</mex>
</n32>
<n45 lb="257" cb="52"/>
<n45 lb="257" cb="56"/>
</co>
</n32>
<mce lb="257" cb="59" le="257" ce="70" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="257" cb="59" le="257" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="257" cb="59" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="258" cb="36" le="258" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="258" cb="49" le="258" ce="54" id="5b38b03ff858149210990aebb1a2aec3_ddf4e3b9e1510534e83753e12996d186" nm="fixup_ppc_half16ds"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="259" cb="3" le="259" ce="10" pvirg="true">
<n32 lb="259" cb="10">
<drx lb="259" cb="10" kind="lvalue" nm="RegBits"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getTLSRegEncoding" id="87e5f9ff10629488c476f9c558b11b18_9bac297569b9e837d15d2e9bd2b7672a" file="1" linestart="263" lineend="277" previous="87e5f9ff10629488c476f9c558b11b18_9bac297569b9e837d15d2e9bd2b7672a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="265" cb="74" le="277" ce="1">
<dst lb="266" cb="3" le="266" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="266" cb="25" le="266" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="266" cb="25" le="266" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="266" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="266" cb="39">
<drx lb="266" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<if lb="267" cb="3" le="267" ce="63">
<mce lb="267" cb="7" le="267" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="267" cb="7" le="267" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="267" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="267" cb="19" le="267" ce="63" pvirg="true">
<mce lb="267" cb="26" le="267" ce="63" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745">
<exp pvirg="true"/>
<mex lb="267" cb="26" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" nm="getMachineOpValue" arrow="1">
<n19 lb="267" cb="26"/>
</mex>
<drx lb="267" cb="44" kind="lvalue" nm="MI"/>
<drx lb="267" cb="48" kind="lvalue" nm="MO"/>
<drx lb="267" cb="52" kind="lvalue" nm="Fixups"/>
<drx lb="267" cb="60" kind="lvalue" nm="STI"/>
</mce>
</rx>
</if>
<mce lb="272" cb="3" le="273" ce="72" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="272" cb="3" le="272" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="272" cb="3">
<drx lb="272" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="272" cb="20" le="273" ce="71">
<exp pvirg="true"/>
<n32 lb="272" cb="20" le="273" ce="71">
<ce lb="272" cb="20" le="273" ce="71" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="272" cb="20" le="272" ce="29">
<drx lb="272" cb="20" le="272" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="272" cb="36">
<n45 lb="272" cb="36">
<flit/>
</n45>
</n32>
<mce lb="272" cb="39" le="272" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="272" cb="39" le="272" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="272" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="273" cb="36" le="273" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="273" cb="49" le="273" ce="54" id="5b38b03ff858149210990aebb1a2aec3_bf1fe8e9bee817d05c6c2ca5d1f48bbf" nm="fixup_ppc_nofixup"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<dst lb="274" cb="3" le="274" ce="35">
<exp pvirg="true"/>
<Var nm="TT" value="true">
<rt>
<cr id="9306b6949f28c3a31f519bc736944721_f187657d74874d999705b05021f1c276"/>
</rt>
<n10 lb="274" cb="10" le="274" ce="34">
<typeptr id="9306b6949f28c3a31f519bc736944721_ba5c37a0b4ce66f6f2f796a9de247fcd"/>
<temp/>
<mte lb="274" cb="13" le="274" ce="33">
<exp pvirg="true"/>
<n32 lb="274" cb="13" le="274" ce="33">
<n10 lb="274" cb="13" le="274" ce="33">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_b98fe74454382f4da0cfd1cb67c1fc92"/>
<temp/>
<mte lb="274" cb="13" le="274" ce="33">
<exp pvirg="true"/>
<n32 lb="274" cb="13" le="274" ce="33">
<mce lb="274" cb="13" le="274" ce="33" nbparm="0" id="8d3106597c32b172c14281d3ca7a27f5_363db721757727a8674d216111655a7e">
<exp pvirg="true"/>
<mex lb="274" cb="13" le="274" ce="17" id="8d3106597c32b172c14281d3ca7a27f5_363db721757727a8674d216111655a7e" nm="getTargetTriple" point="1">
<drx lb="274" cb="13" kind="lvalue" nm="STI"/>
</mex>
</mce>
</n32>
</mte>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="275" cb="3" le="275" ce="82">
<exp pvirg="true"/>
<Var nm="isPPC64" value="true">
<bt name="bool"/>
<xop lb="275" cb="18" le="275" ce="75" kind="||">
<xop lb="275" cb="18" le="275" ce="42" kind="==">
<n32 lb="275" cb="18" le="275" ce="29">
<mce lb="275" cb="18" le="275" ce="29" nbparm="0" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992">
<exp pvirg="true"/>
<mex lb="275" cb="18" le="275" ce="21" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992" nm="getArch" point="1">
<n32 lb="275" cb="18">
<drx lb="275" cb="18" kind="lvalue" nm="TT"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="275" cb="34" le="275" ce="42">
<drx lb="275" cb="34" le="275" ce="42" id="9306b6949f28c3a31f519bc736944721_3c2abf345c41467897ab66cfe5bb7428" nm="ppc64"/>
</n32>
</xop>
<xop lb="275" cb="51" le="275" ce="75" kind="==">
<n32 lb="275" cb="51" le="275" ce="62">
<mce lb="275" cb="51" le="275" ce="62" nbparm="0" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992">
<exp pvirg="true"/>
<mex lb="275" cb="51" le="275" ce="54" id="9306b6949f28c3a31f519bc736944721_3b63ae82488928e081c762567bfdb992" nm="getArch" point="1">
<n32 lb="275" cb="51">
<drx lb="275" cb="51" kind="lvalue" nm="TT"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="275" cb="67" le="275" ce="75">
<drx lb="275" cb="67" le="275" ce="75" id="9306b6949f28c3a31f519bc736944721_6f265494af83c19d35fea0e05577d4a0" nm="ppc64le"/>
</n32>
</xop>
</xop>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="getTLSCallEncoding" id="87e5f9ff10629488c476f9c558b11b18_35b4480d250cfb5699d4c9f762bf3dca" file="1" linestart="279" lineend="289" previous="87e5f9ff10629488c476f9c558b11b18_35b4480d250cfb5699d4c9f762bf3dca" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="281" cb="74" le="289" ce="1">
<dst lb="285" cb="3" le="285" ce="46">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="285" cb="25" le="285" ce="45" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="285" cb="25" le="285" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="285" cb="25" kind="lvalue" nm="MI"/>
</mex>
<xop lb="285" cb="39" le="285" ce="44" kind="+">
<n32 lb="285" cb="39">
<drx lb="285" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
<n32 lb="285" cb="44">
<n45 lb="285" cb="44">
<flit/>
</n45>
</n32>
</xop>
</mce>
</Var>
</dst>
<mce lb="286" cb="3" le="287" ce="72" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="286" cb="3" le="286" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="286" cb="3">
<drx lb="286" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="286" cb="20" le="287" ce="71">
<exp pvirg="true"/>
<n32 lb="286" cb="20" le="287" ce="71">
<ce lb="286" cb="20" le="287" ce="71" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="286" cb="20" le="286" ce="29">
<drx lb="286" cb="20" le="286" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="286" cb="36">
<n45 lb="286" cb="36">
<flit/>
</n45>
</n32>
<mce lb="286" cb="39" le="286" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="286" cb="39" le="286" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="286" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<ocast lb="287" cb="36" le="287" ce="54">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<drx lb="287" cb="49" le="287" ce="54" id="5b38b03ff858149210990aebb1a2aec3_bf1fe8e9bee817d05c6c2ca5d1f48bbf" nm="fixup_ppc_nofixup"/>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="288" cb="3" le="288" ce="51" pvirg="true">
<mce lb="288" cb="10" le="288" ce="51" nbparm="4" id="87e5f9ff10629488c476f9c558b11b18_fc97bb04c03271607004c5776ab3c585">
<exp pvirg="true"/>
<mex lb="288" cb="10" id="87e5f9ff10629488c476f9c558b11b18_fc97bb04c03271607004c5776ab3c585" nm="getDirectBrEncoding" arrow="1">
<n19 lb="288" cb="10"/>
</mex>
<drx lb="288" cb="30" kind="lvalue" nm="MI"/>
<n32 lb="288" cb="34">
<drx lb="288" cb="34" kind="lvalue" nm="OpNo"/>
</n32>
<drx lb="288" cb="40" kind="lvalue" nm="Fixups"/>
<drx lb="288" cb="48" kind="lvalue" nm="STI"/>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="get_crbitm_encoding" id="87e5f9ff10629488c476f9c558b11b18_939509a8afa67075086275aefa366e52" file="1" linestart="291" lineend="300" previous="87e5f9ff10629488c476f9c558b11b18_939509a8afa67075086275aefa366e52" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="294" cb="55" le="300" ce="1">
<dst lb="295" cb="3" le="295" ce="44">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="295" cb="25" le="295" ce="43" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="295" cb="25" le="295" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="295" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="295" cb="39">
<drx lb="295" cb="39" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="299" cb="3" le="299" ce="69" pvirg="true">
<n32 lb="299" cb="10" le="299" ce="69">
<xop lb="299" cb="10" le="299" ce="69" kind="&gt;&gt;">
<n45 lb="299" cb="10">
<flit/>
</n45>
<n32 lb="299" cb="18" le="299" ce="69">
<mce lb="299" cb="18" le="299" ce="69" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="299" cb="18" le="299" ce="41" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" arrow="1">
<mce lb="299" cb="18" le="299" ce="38" nbparm="0" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a">
<exp pvirg="true"/>
<mex lb="299" cb="18" le="299" ce="22" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a" nm="getRegisterInfo" point="1">
<mex lb="299" cb="18" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_8fa719686cd1daf5dfbb165745aa6f82" nm="CTX" arrow="1">
<n19 lb="299" cb="18"/>
</mex>
</mex>
</mce>
</mex>
<mce lb="299" cb="58" le="299" ce="68" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="299" cb="58" le="299" ce="61" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="299" cb="58" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMachineOpValue" id="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" file="1" linestart="303" lineend="319" previous="87e5f9ff10629488c476f9c558b11b18_74b4eeab615cc4a03e8c6dac6a3e0745" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="306" cb="53" le="319" ce="1">
<if lb="307" cb="3" le="314" ce="3">
<mce lb="307" cb="7" le="307" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="307" cb="7" le="307" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="307" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<u lb="307" cb="19" le="314" ce="3">
<rx lb="313" cb="5" le="313" ce="63" pvirg="true">
<n32 lb="313" cb="12" le="313" ce="63">
<mce lb="313" cb="12" le="313" ce="63" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="313" cb="12" le="313" ce="35" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" arrow="1">
<mce lb="313" cb="12" le="313" ce="32" nbparm="0" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a">
<exp pvirg="true"/>
<mex lb="313" cb="12" le="313" ce="16" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a" nm="getRegisterInfo" point="1">
<mex lb="313" cb="12" kind="lvalue" id="87e5f9ff10629488c476f9c558b11b18_8fa719686cd1daf5dfbb165745aa6f82" nm="CTX" arrow="1">
<n19 lb="313" cb="12"/>
</mex>
</mex>
</mce>
</mex>
<mce lb="313" cb="52" le="313" ce="62" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="313" cb="52" le="313" ce="55" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="313" cb="52" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</rx>
</u>
</if>
<ocast lb="316" cb="3" le="316" ce="3">
<bt name="void"/>
<n46 lb="316" cb="3" le="316" ce="3">
<exp pvirg="true"/>
<xop lb="316" cb="3" le="316" ce="3" kind="||">
<n46 lb="316" cb="3" le="316" ce="3">
<exp pvirg="true"/>
<uo lb="316" cb="3" le="316" ce="3" kind="!">
<uo lb="316" cb="3" le="316" ce="3" kind="!">
<n46 lb="316" cb="3" le="316" ce="3">
<exp pvirg="true"/>
<xop lb="316" cb="3" le="316" ce="3" kind="&amp;&amp;">
<mce lb="316" cb="3" le="316" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="316" cb="3" le="316" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="316" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="316" cb="3">
<n32 lb="316" cb="3">
<n52 lb="316" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="316" cb="3" le="316" ce="3">
<n46 lb="316" cb="3" le="316" ce="3">
<exp pvirg="true"/>
<xop lb="316" cb="3" le="316" ce="3" kind=",">
<ce lb="316" cb="3" le="316" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="316" cb="3">
<drx lb="316" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="316" cb="3">
<n52 lb="316" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="316" cb="3">
<n52 lb="316" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="316" cb="3">
<n45 lb="316" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="316" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="318" cb="3" le="318" ce="20" pvirg="true">
<n32 lb="318" cb="10" le="318" ce="20">
<mce lb="318" cb="10" le="318" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="318" cb="10" le="318" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="318" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
