// Seed: 2075171427
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output logic id_5,
    input tri0 id_6,
    input wor id_7
);
  always @(posedge 1) if (1) id_5 <= -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd67,
    parameter id_6  = 32'd74,
    parameter id_8  = 32'd35
) (
    output wor id_0,
    output logic id_1,
    input wire id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5,
    output tri1 _id_6,
    input supply0 id_7
    , id_14,
    input uwire _id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri _id_11,
    input supply1 id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_7,
      id_3,
      id_9,
      id_1,
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  logic [1 : 1] id_16[id_8  /  1 : -1];
  always @(id_16 !== -1)
    if (1) id_1 <= 1;
    else id_16 <= id_9;
  logic [1 : id_11  .  id_6] id_17;
  logic id_18 = id_10;
endmodule
