============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 12:53:01 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in ../../RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in ../../RTL/test_camera.v(112)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in ../../RTL/test_camera.v(113)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 40 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (223 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_image_process/u_RGBYCbCr/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_RGBYCbCr/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 31 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1396 instances
RUN-0007 : 758 luts, 383 seqs, 75 mslices, 40 lslices, 132 pads, 1 brams, 0 dsps
RUN-1001 : There are total 1505 nets
RUN-1001 : 1070 nets have 2 pins
RUN-1001 : 261 nets have [3 - 5] pins
RUN-1001 : 107 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     50      
RUN-1001 :   No   |  No   |  Yes  |     205     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     62      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  11   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1394 instances, 758 luts, 383 seqs, 115 slices, 24 macros(115 instances: 75 mslices 40 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 5898, tnet num: 1503, tinst num: 1394, tnode num: 7109, tedge num: 9152.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.796957s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 310774
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1394.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 275440, overlap = 4.5
PHY-3002 : Step(2): len = 206592, overlap = 4.5
PHY-3002 : Step(3): len = 165463, overlap = 4.5
PHY-3002 : Step(4): len = 142959, overlap = 4.5
PHY-3002 : Step(5): len = 126725, overlap = 4.5
PHY-3002 : Step(6): len = 108967, overlap = 4.5
PHY-3002 : Step(7): len = 98679.1, overlap = 4.5
PHY-3002 : Step(8): len = 90266.7, overlap = 4.5
PHY-3002 : Step(9): len = 80301.5, overlap = 4.5
PHY-3002 : Step(10): len = 71084.8, overlap = 4.5
PHY-3002 : Step(11): len = 65729.5, overlap = 4.5
PHY-3002 : Step(12): len = 59892.7, overlap = 4.5
PHY-3002 : Step(13): len = 59164.2, overlap = 4.875
PHY-3002 : Step(14): len = 55200.5, overlap = 6.0625
PHY-3002 : Step(15): len = 53234.9, overlap = 7.125
PHY-3002 : Step(16): len = 51801.2, overlap = 9.03125
PHY-3002 : Step(17): len = 50865.9, overlap = 8.96875
PHY-3002 : Step(18): len = 49116.1, overlap = 9.09375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073124
PHY-3002 : Step(19): len = 59277.9, overlap = 9.59375
PHY-3002 : Step(20): len = 59388, overlap = 9.59375
PHY-3002 : Step(21): len = 58502.3, overlap = 9.59375
PHY-3002 : Step(22): len = 58380.8, overlap = 9.59375
PHY-3002 : Step(23): len = 58471.1, overlap = 9.84375
PHY-3002 : Step(24): len = 57672.5, overlap = 5.4375
PHY-3002 : Step(25): len = 57446, overlap = 5.4375
PHY-3002 : Step(26): len = 55512.6, overlap = 9.96875
PHY-3002 : Step(27): len = 55469.8, overlap = 5.53125
PHY-3002 : Step(28): len = 55393.6, overlap = 10.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00146248
PHY-3002 : Step(29): len = 55395.9, overlap = 5.53125
PHY-3002 : Step(30): len = 55339.7, overlap = 5.59375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00292496
PHY-3002 : Step(31): len = 55298.6, overlap = 5.59375
PHY-3002 : Step(32): len = 55239.8, overlap = 5.40625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006600s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123249
PHY-3002 : Step(33): len = 53247.4, overlap = 20.375
PHY-3002 : Step(34): len = 53315.4, overlap = 19.375
PHY-3002 : Step(35): len = 52423.9, overlap = 20.125
PHY-3002 : Step(36): len = 52195, overlap = 21.375
PHY-3002 : Step(37): len = 49606.3, overlap = 24.7812
PHY-3002 : Step(38): len = 48948.6, overlap = 24.7812
PHY-3002 : Step(39): len = 47859, overlap = 23.8125
PHY-3002 : Step(40): len = 47188.1, overlap = 19.8438
PHY-3002 : Step(41): len = 45386.5, overlap = 19.9062
PHY-3002 : Step(42): len = 44797.4, overlap = 18.7812
PHY-3002 : Step(43): len = 43984.6, overlap = 18.625
PHY-3002 : Step(44): len = 43569, overlap = 18.7188
PHY-3002 : Step(45): len = 42781.6, overlap = 19.5938
PHY-3002 : Step(46): len = 42065.2, overlap = 20.4375
PHY-3002 : Step(47): len = 41919, overlap = 20.4688
PHY-3002 : Step(48): len = 41245.5, overlap = 21.9062
PHY-3002 : Step(49): len = 41394, overlap = 26.0312
PHY-3002 : Step(50): len = 40763, overlap = 27.8125
PHY-3002 : Step(51): len = 40635.5, overlap = 28.75
PHY-3002 : Step(52): len = 40519.4, overlap = 29.4375
PHY-3002 : Step(53): len = 40388, overlap = 30.1562
PHY-3002 : Step(54): len = 40332, overlap = 29.9688
PHY-3002 : Step(55): len = 39714, overlap = 30
PHY-3002 : Step(56): len = 39579, overlap = 29.625
PHY-3002 : Step(57): len = 38778.4, overlap = 29.9375
PHY-3002 : Step(58): len = 38748.7, overlap = 30.0312
PHY-3002 : Step(59): len = 38702.7, overlap = 30.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000246497
PHY-3002 : Step(60): len = 38460.6, overlap = 30.4375
PHY-3002 : Step(61): len = 38443.6, overlap = 30.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000492995
PHY-3002 : Step(62): len = 38420.6, overlap = 31.0938
PHY-3002 : Step(63): len = 38420.6, overlap = 31.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38715e-05
PHY-3002 : Step(64): len = 38501.6, overlap = 52.1562
PHY-3002 : Step(65): len = 38565.1, overlap = 52.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77429e-05
PHY-3002 : Step(66): len = 39240.1, overlap = 43.1562
PHY-3002 : Step(67): len = 39497.5, overlap = 42.5625
PHY-3002 : Step(68): len = 41219.5, overlap = 39.5938
PHY-3002 : Step(69): len = 41970.8, overlap = 34.3125
PHY-3002 : Step(70): len = 42515.9, overlap = 29.8125
PHY-3002 : Step(71): len = 43193.9, overlap = 26.9062
PHY-3002 : Step(72): len = 43210.6, overlap = 24.4688
PHY-3002 : Step(73): len = 43250.3, overlap = 24.4688
PHY-3002 : Step(74): len = 43029.2, overlap = 26.0625
PHY-3002 : Step(75): len = 42542.4, overlap = 25.9062
PHY-3002 : Step(76): len = 42279.9, overlap = 29.6562
PHY-3002 : Step(77): len = 41907.8, overlap = 30.5625
PHY-3002 : Step(78): len = 41618.2, overlap = 31.7812
PHY-3002 : Step(79): len = 41544.9, overlap = 30.7188
PHY-3002 : Step(80): len = 41100.8, overlap = 30.4375
PHY-3002 : Step(81): len = 41003.1, overlap = 30.0938
PHY-3002 : Step(82): len = 40217.1, overlap = 30.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.54859e-05
PHY-3002 : Step(83): len = 40231.3, overlap = 30.1875
PHY-3002 : Step(84): len = 40273.7, overlap = 30.1875
PHY-3002 : Step(85): len = 40273.7, overlap = 30.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000185684
PHY-3002 : Step(86): len = 40682.3, overlap = 28.0312
PHY-3002 : Step(87): len = 40751.4, overlap = 27.9375
PHY-3002 : Step(88): len = 40843.7, overlap = 26.9688
PHY-3002 : Step(89): len = 40819.2, overlap = 26.625
PHY-3002 : Step(90): len = 40785, overlap = 25.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 5898, tnet num: 1503, tinst num: 1394, tnode num: 7109, tedge num: 9152.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 63.19 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1505.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46280, over cnt = 133(0%), over = 439, worst = 13
PHY-1001 : End global iterations;  0.100492s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (171.0%)

PHY-1001 : Congestion index: top1 = 27.28, top5 = 17.21, top10 = 11.68, top15 = 8.77.
PHY-1001 : End incremental global routing;  0.158651s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (137.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033139s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (141.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.216503s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (129.9%)

OPT-1001 : Current memory(MB): used = 177, reserve = 151, peak = 177.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 963/1505.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46280, over cnt = 133(0%), over = 439, worst = 13
PHY-1002 : len = 49008, over cnt = 48(0%), over = 76, worst = 5
PHY-1002 : len = 49896, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 49992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 50024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094238s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (165.8%)

PHY-1001 : Congestion index: top1 = 25.52, top5 = 16.99, top10 = 11.91, top15 = 9.02.
OPT-1001 : End congestion update;  0.145877s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (139.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.3%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.169087s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (138.6%)

OPT-1001 : Current memory(MB): used = 179, reserve = 153, peak = 179.
OPT-1001 : End physical optimization;  1.182747s wall, 1.203125s user + 0.093750s system = 1.296875s CPU (109.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 758 LUT to BLE ...
SYN-4008 : Packed 758 LUT and 216 SEQ to BLE.
SYN-4003 : Packing 167 remaining SEQ's ...
SYN-4005 : Packed 77 SEQ with LUT/SLICE
SYN-4006 : 486 single LUT's are left
SYN-4006 : 90 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 848/1183 primitive instances ...
PHY-3001 : End packing;  0.059006s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 737 instances
RUN-1001 : 299 mslices, 298 lslices, 132 pads, 1 brams, 0 dsps
RUN-1001 : There are total 1310 nets
RUN-1001 : 846 nets have 2 pins
RUN-1001 : 289 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 735 instances, 597 slices, 24 macros(115 instances: 75 mslices 40 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 41370.6, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 5401, tnet num: 1308, tinst num: 735, tnode num: 6298, tedge num: 8741.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.846911s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.82108e-05
PHY-3002 : Step(91): len = 41070.1, overlap = 40
PHY-3002 : Step(92): len = 40808.4, overlap = 39.75
PHY-3002 : Step(93): len = 40710, overlap = 39.5
PHY-3002 : Step(94): len = 40398.8, overlap = 40.5
PHY-3002 : Step(95): len = 40355.1, overlap = 40.5
PHY-3002 : Step(96): len = 40191.6, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.64215e-05
PHY-3002 : Step(97): len = 40710.8, overlap = 37
PHY-3002 : Step(98): len = 40945.8, overlap = 36
PHY-3002 : Step(99): len = 41233.4, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000192843
PHY-3002 : Step(100): len = 41461.5, overlap = 31.25
PHY-3002 : Step(101): len = 41493.3, overlap = 31.25
PHY-3002 : Step(102): len = 41683.4, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141016s wall, 0.093750s user + 0.218750s system = 0.312500s CPU (221.6%)

PHY-3001 : Trial Legalized: Len = 52101.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021437s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00091907
PHY-3002 : Step(103): len = 49569.6, overlap = 2.25
PHY-3002 : Step(104): len = 46066.2, overlap = 7.75
PHY-3002 : Step(105): len = 44731.1, overlap = 11.75
PHY-3002 : Step(106): len = 44328.9, overlap = 12.75
PHY-3002 : Step(107): len = 43892.7, overlap = 14
PHY-3002 : Step(108): len = 43506, overlap = 14.5
PHY-3002 : Step(109): len = 43285.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00163373
PHY-3002 : Step(110): len = 43358.9, overlap = 14.25
PHY-3002 : Step(111): len = 43334, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00326747
PHY-3002 : Step(112): len = 43335.2, overlap = 14.75
PHY-3002 : Step(113): len = 43326.9, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47892.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005683s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (274.9%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 47942.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 5401, tnet num: 1308, tinst num: 735, tnode num: 6298, tedge num: 8741.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 101/1310.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56576, over cnt = 115(0%), over = 167, worst = 4
PHY-1002 : len = 57296, over cnt = 44(0%), over = 61, worst = 4
PHY-1002 : len = 57760, over cnt = 21(0%), over = 27, worst = 3
PHY-1002 : len = 58056, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 58104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164270s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (180.7%)

PHY-1001 : Congestion index: top1 = 25.06, top5 = 18.45, top10 = 13.71, top15 = 10.60.
PHY-1001 : End incremental global routing;  0.226932s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (151.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030823s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.283264s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (143.4%)

OPT-1001 : Current memory(MB): used = 184, reserve = 158, peak = 184.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1083/1310.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.06, top5 = 18.45, top10 = 13.71, top15 = 10.60.
OPT-1001 : End congestion update;  0.060630s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021272s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.081991s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.3%)

OPT-1001 : Current memory(MB): used = 185, reserve = 159, peak = 185.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024173s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1083/1310.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.06, top5 = 18.45, top10 = 13.71, top15 = 10.60.
PHY-1001 : End incremental global routing;  0.061858s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029559s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1083/1310.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.06, top5 = 18.45, top10 = 13.71, top15 = 10.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021513s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.397099s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (108.5%)

RUN-1003 : finish command "place" in  7.412936s wall, 8.687500s user + 3.687500s system = 12.375000s CPU (166.9%)

RUN-1004 : used memory is 163 MB, reserved memory is 137 MB, peak memory is 185 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 737 instances
RUN-1001 : 299 mslices, 298 lslices, 132 pads, 1 brams, 0 dsps
RUN-1001 : There are total 1310 nets
RUN-1001 : 846 nets have 2 pins
RUN-1001 : 289 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 5401, tnet num: 1308, tinst num: 735, tnode num: 6298, tedge num: 8741.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 299 mslices, 298 lslices, 132 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55936, over cnt = 118(0%), over = 177, worst = 4
PHY-1002 : len = 56800, over cnt = 46(0%), over = 66, worst = 4
PHY-1002 : len = 57504, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 57624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171619s wall, 0.234375s user + 0.125000s system = 0.359375s CPU (209.4%)

PHY-1001 : Congestion index: top1 = 25.22, top5 = 18.35, top10 = 13.68, top15 = 10.57.
PHY-1001 : End global routing;  0.231705s wall, 0.296875s user + 0.125000s system = 0.421875s CPU (182.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 180, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 473, reserve = 452, peak = 473.
PHY-1001 : End build detailed router design. 3.846362s wall, 3.765625s user + 0.078125s system = 3.843750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.977646s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 505, reserve = 485, peak = 505.
PHY-1001 : End phase 1; 2.984067s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 564 net; 0.889873s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.1%)

PHY-1022 : len = 143120, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 506, reserve = 486, peak = 506.
PHY-1001 : End initial routed; 2.556014s wall, 3.250000s user + 0.000000s system = 3.250000s CPU (127.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1161(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.893777s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 507, reserve = 487, peak = 507.
PHY-1001 : End phase 2; 3.449884s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (120.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 143120, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 142808, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.056341s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 142768, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.023908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 142784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.019439s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1161(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.891814s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.145788s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 521, reserve = 501, peak = 521.
PHY-1001 : End phase 3; 1.279816s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (98.9%)

PHY-1003 : Routed, final wirelength = 142784
PHY-1001 : Current memory(MB): used = 522, reserve = 501, peak = 522.
PHY-1001 : End export database. 0.010591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  11.811993s wall, 12.406250s user + 0.109375s system = 12.515625s CPU (106.0%)

RUN-1003 : finish command "route" in  12.959770s wall, 13.593750s user + 0.250000s system = 13.843750s CPU (106.8%)

RUN-1004 : used memory is 456 MB, reserved memory is 436 MB, peak memory is 522 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1045   out of  19600    5.33%
#reg                      389   out of  19600    1.98%
#le                      1135
  #lut only               746   out of   1135   65.73%
  #reg only                90   out of   1135    7.93%
  #lut&reg                299   out of   1135   26.34%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       8   out of     16   50.00%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                    GCLK               pll                u_pll/pll_inst.clkc0            136
#2        vga_clk_dup_1                     GCLK               pll                u_pll/pll_inst.clkc2            42
#3        u_camera_init/divider2[8]         GCLK               lslice             u_camera_init/add2_syn_56.q1    24
#4        u_camera_init/u_i2c_write/clk     GCLK               pll                u_pll/pll_inst.clkc4            22
#5        u_camera_init/divider2[7]         GCLK               lslice             u_camera_init/add2_syn_56.q0    18
#6        clk_24m_dup_1                     GCLK               io                 clk_24m_syn_2.di                5
#7        Sdram_Control_4Port/SDRAM_CLK     GCLK               pll                u_pll/pll_inst.clkc1            0
#8        u_image_process/u_RGBYCbCr/clk    GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  Switch[5]      INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[4]      INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[3]      INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[2]      INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[1]      INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[0]      INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
   clk_24m       INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n        INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   Led[15]      OUTPUT        T13        LVCMOS25           8            NONE       NONE    
   Led[14]      OUTPUT        T12        LVCMOS25           8            NONE       NONE    
   Led[13]      OUTPUT        R12        LVCMOS25           8            NONE       NONE    
   Led[12]      OUTPUT         M7        LVCMOS25           8            NONE       NONE    
   Led[11]      OUTPUT         T9        LVCMOS25           8            NONE       NONE    
   Led[10]      OUTPUT         T8        LVCMOS25           8            NONE       NONE    
   Led[9]       OUTPUT         T7        LVCMOS25           8            NONE       NONE    
   Led[8]       OUTPUT         R7        LVCMOS25           8            NONE       NONE    
   Led[7]       OUTPUT         P5        LVCMOS25           8            NONE       NONE    
   Led[6]       OUTPUT         N5        LVCMOS25           8            NONE       NONE    
   Led[5]       OUTPUT         P4        LVCMOS25           8            NONE       NONE    
   Led[4]       OUTPUT         M5        LVCMOS25           8            NONE       NONE    
   Led[3]       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
   Led[2]       OUTPUT         N3        LVCMOS25           8            NONE       NONE    
   Led[1]       OUTPUT         M4        LVCMOS25           8            NONE       NONE    
   Led[0]       OUTPUT         M3        LVCMOS25           8            NONE       NONE    
  cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst      OUTPUT        F13        LVCMOS33           8            NONE       NONE    
  cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
  cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
  vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk      OUTPUT         H2        LVCMOS25           8            NONE       NONE    
  vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync     OUTPUT         J4        LVCMOS25           8            NONE       NONE    
  cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1135   |930     |115     |389     |1       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |425    |285     |60      |274     |1       |0       |
|    command1                |command                                    |48     |48      |0       |45      |0       |0       |
|    control1                |control_interface                          |95     |66      |24      |48      |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |134    |57      |18      |105     |1       |0       |
|      dcfifo_component      |softfifo                                   |134    |57      |18      |105     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |37     |19      |0       |37      |0       |0       |
|    sdram1                  |sdram                                      |1      |1       |0       |0       |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |9      |9       |0       |6       |0       |0       |
|  u_cam_vga_out             |Driver                                     |113    |69      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |567    |546     |11      |85      |0       |0       |
|    u_i2c_write             |i2c_module                                 |175    |175     |0       |43      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       788   
    #2          2       167   
    #3          3        66   
    #4          4        56   
    #5        5-10      114   
    #6        11-50      46   
    #7       51-100      6    
    #8       101-500     1    
  Average     3.04            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 735
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1310, pip num: 11734
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1318 valid insts, and 35138 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111001110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.250982s wall, 17.250000s user + 0.171875s system = 17.421875s CPU (774.0%)

RUN-1004 : used memory is 460 MB, reserved memory is 443 MB, peak memory is 659 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221026_125301.log"
