# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000128 1024 1.4 780 175104 13.5917 8.57949 180.102 261.836 464.251 464.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000128 1024 1.4 780 174528 13.6138 8.46938 206.088 261.368 489.674 489.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000128 1024 1.4 780 174720 13.6271 8.47587 214.999 262.066 499.308 499.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000128 1024 1.4 780 175104 13.571 8.46538 201.147 261.916 485.235 485.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000128 1024 1.4 780 175200 13.6731 8.49114 203.387 262.059 487.751 487.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000128 1024 1.4 780 173824 13.5728 8.44438 208.36 261.035 491.545 491.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000128 1024 1.4 780 174720 13.6286 8.47664 210.679 261.689 494.611 494.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000128 1024 1.4 780 174080 13.572 8.44992 202.608 261.234 486.004 486.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000128 1024 1.4 780 175104 13.5925 8.47018 205.937 262.197 490.332 490.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000128 1024 1.4 780 172800 13.5792 8.42678 217.431 260.256 499.826 499.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000128 1024 1.4 780 174080 13.5687 8.45389 256.804 261.621 540.584 540.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1040 0.000128 1024 1.4 780 175104 13.5834 8.46438 198.694 261.79 482.675 482.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000128 1024 1.4 780 175040 13.6539 8.48147 178.841 262.2 463.312 463.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000128 1024 1.4 780 175104 13.6022 8.47462 177.402 261.819 461.432 461.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000128 1024 1.4 780 174720 13.6326 8.47952 181.838 261.609 465.698 465.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000128 1024 1.4 780 175104 13.586 8.46029 186.36 261.874 470.415 470.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000128 1024 1.4 780 174528 13.6074 8.47405 210.875 261.584 494.674 494.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000128 1024 1.4 780 174720 13.6236 8.47523 206.828 262.277 491.341 491.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000128 1024 1.4 780 175104 13.5592 8.47453 222.032 262.123 506.326 506.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000128 1024 1.4 780 175200 13.6596 8.49818 219.718 262.052 504.065 504.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000128 1024 1.4 780 173824 13.5773 8.45414 219.614 261.04 502.819 502.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000128 1024 1.4 780 174720 13.6201 8.47587 216.513 261.871 500.618 500.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000128 1024 1.4 780 174080 13.5581 8.44886 205.896 261.235 489.271 489.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000128 1024 1.4 780 175104 13.5823 8.46499 244.013 262.227 528.426 528.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000128 1024 1.4 780 172800 13.5834 8.42957 241.659 260.221 524.028 524.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000128 1024 1.4 780 174080 13.5633 8.45229 222.006 261.625 505.788 505.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1040 0.000128 1024 1.4 780 174336 13.5981 8.45747 168.143 261.824 452.158 452.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000128 1024 1.4 780 174400 13.6688 8.48198 188.112 261.975 472.372 472.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000128 1024 1.4 780 174336 13.628 8.52992 176.384 262.002 460.688 460.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000128 1024 1.4 780 173824 13.6755 8.47418 179.254 261.6 463.143 463.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000128 1024 1.4 780 174080 13.6186 8.45744 179.907 261.836 463.951 464.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000128 1024 1.4 780 173952 13.6304 8.46848 223.151 261.322 506.717 506.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000128 1024 1.4 780 173952 13.5844 8.4615 156.635 261.668 440.483 440.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000128 1024 1.4 780 174080 13.6447 8.48461 215.067 262.034 499.365 499.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000128 1024 1.4 780 172800 13.6087 8.45005 150.329 261.497 434.021 434.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000128 1024 1.4 780 174336 13.5916 8.46438 201.501 261.878 485.568 485.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000128 1024 1.4 780 173568 13.664 8.46029 144.766 262.221 429.243 429.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000128 1024 1.4 780 174400 13.6906 8.49814 211.157 262.065 495.548 495.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000128 1024 1.4 780 172800 13.587 8.42771 148.255 260.041 430.447 430.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000128 1024 1.4 780 172928 13.6069 8.44963 267.417 261.225 550.836 550.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000128 1024 1.4 780 172032 13.5546 8.40909 175.338 259.929 457.37 457.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000128 1024 1.4 780 173760 13.6532 8.47408 256.941 261.851 541.059 541.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000128 1024 1.4 780 172800 13.5657 8.43405 173.805 260.513 456.452 456.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000128 1024 1.4 780 173056 13.5945 8.45187 248.666 261.425 532.281 532.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000128 1024 1.4 780 172032 13.6581 8.45139 167.283 261.443 450.977 451.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000128 1024 1.4 780 173568 13.6529 8.46938 217.014 261.943 501.22 501.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000128 1024 1.4 780 172032 13.5738 8.41187 152.718 260.455 435.297 435.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000128 1024 1.4 780 172800 14.0099 8.42547 224.721 260.167 507.462 507.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000128 1024 1.4 780 169600 13.5393 8.36525 157.557 258.152 437.75 437.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1040 0.000128 1024 1.4 792 174592 13.5838 8.46285 169.36 261.724 453.271 453.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000128 1024 1.4 792 174720 13.6713 8.48134 176.251 262.009 460.548 460.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000128 1024 1.4 792 174336 13.6171 8.4751 175.198 261.853 459.279 459.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000128 1024 1.4 792 174336 13.5957 8.47053 114.247 262.097 398.546 398.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000128 1024 1.4 792 174272 13.6262 8.47024 202.39 261.786 486.41 486.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000128 1024 1.4 792 173824 13.5742 8.44544 129.244 261.261 412.662 412.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000128 1024 1.4 792 174592 13.6003 8.4584 197.53 262.035 481.757 481.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000128 1024 1.4 792 174080 13.5695 8.44387 131.406 261.273 414.83 414.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000128 1024 1.4 792 173952 13.6277 8.46781 217.295 261.544 501.076 501.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000128 1024 1.4 792 173952 13.5812 8.46029 151.62 261.45 435.248 435.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000128 1024 1.4 792 174720 13.6201 8.47462 204.588 261.995 488.811 488.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000128 1024 1.4 792 174080 13.5579 8.4521 148.284 261.471 431.9 432.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000128 1024 1.4 792 174336 13.6012 8.46634 264.33 262.076 548.611 548.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000128 1024 1.4 792 173568 13.6633 8.4623 168.022 262.254 452.537 452.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000128 1024 1.4 792 174400 13.689 8.4991 259.009 262.021 543.355 543.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000128 1024 1.4 792 172800 13.589 8.43216 174.432 260.236 456.826 456.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000128 1024 1.4 792 173824 13.5722 8.448 251.249 261.284 534.69 534.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000128 1024 1.4 792 172032 13.5445 8.40909 166.089 260.254 448.43 448.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000128 1024 1.4 792 173760 13.6451 8.47347 245.856 261.845 529.955 530.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000128 1024 1.4 792 172800 13.5721 8.43571 160.102 260.567 442.816 442.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000128 1024 1.4 792 174080 13.5654 8.44637 235.004 261.232 518.386 518.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000128 1024 1.4 792 174080 13.5702 8.4521 159.997 261.652 443.806 443.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1040 0.000128 1024 1.4 775 174336 13.5942 8.46029 188.718 261.793 472.708 472.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000128 1024 1.4 775 174400 13.6711 8.4809 167.111 262.163 451.566 451.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1040 0.000128 1024 1.4 775 174080 13.642 8.47901 111.661 262.252 396.168 396.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000128 1024 1.4 775 174336 13.6307 8.46643 178.907 261.853 462.995 463.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000128 1024 1.4 775 174336 13.5947 8.46234 116.18 261.871 400.242 400.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000128 1024 1.4 775 173824 13.654 8.47795 191.404 261.816 475.489 475.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000128 1024 1.4 775 172928 13.6071 8.60989 122.536 261.252 406.145 406.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000128 1024 1.4 775 174080 13.6092 8.45824 200.594 262.06 484.855 484.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000128 1024 1.4 775 173056 13.6049 8.4439 133.568 261.218 416.97 417.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000128 1024 1.4 775 173952 13.6308 8.47251 212.271 261.336 495.848 495.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000128 1024 1.4 775 173952 13.5799 8.45702 152.83 261.426 436.429 436.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000128 1024 1.4 775 174080 13.6446 8.48115 207.204 262.039 491.506 491.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000128 1024 1.4 775 172800 13.6122 8.4464 145.291 261.523 429.003 429.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000128 1024 1.4 775 174336 13.5899 8.46269 252.426 262.1 536.711 536.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000128 1024 1.4 775 173568 13.6604 8.46464 169.364 262.264 453.89 454.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000128 1024 1.4 775 174400 13.6873 8.49299 251.593 262.096 536.003 536.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000128 1024 1.4 775 172800 13.5889 8.4369 170.885 260.262 453.307 453.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000128 1024 1.4 775 172928 13.6082 8.45027 243.952 261.076 527.222 527.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000128 1024 1.4 775 172032 13.553 8.40541 159.505 259.986 441.591 441.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000128 1024 1.4 775 173760 13.6553 8.47702 237.001 261.65 520.924 521.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000128 1024 1.4 775 172800 13.5724 8.44093 158.55 260.455 441.157 441.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000128 1024 1.4 775 173056 13.5963 8.44762 225.721 261.484 509.384 509.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000128 1024 1.4 775 172032 13.6571 8.45366 158.091 261.445 441.783 441.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1040 0.000128 1024 1.4 800 174592 13.5906 8.45005 167.235 261.825 451.236 451.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1040 0.000128 1024 1.4 800 174592 13.625 8.46445 135.685 262.061 419.968 420.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000128 1024 1.4 800 174720 13.6595 8.48218 170.296 262.187 454.762 454.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000128 1024 1.4 800 174720 13.6325 8.47562 110.587 262.282 395.111 395.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000128 1024 1.4 800 174336 13.6133 8.47462 183.918 262.06 468.203 468.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000128 1024 1.4 800 174336 13.5926 8.46538 121.246 261.875 405.324 405.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000128 1024 1.4 800 174272 13.6362 8.47478 183.387 261.754 467.391 467.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000128 1024 1.4 800 173824 13.5791 8.45136 118.11 261.275 401.552 401.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000128 1024 1.4 800 173376 13.6842 8.48218 98.0079 261.755 382.065 382.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000128 1024 1.4 800 174592 13.5978 8.46643 186.247 261.788 470.234 470.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000128 1024 1.4 800 174080 13.5838 8.44595 126.066 261.555 409.784 409.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000128 1024 1.4 800 173568 13.6644 8.47539 105.364 262.051 389.693 389.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000128 1024 1.4 800 173952 13.6298 8.47494 262.891 261.332 546.467 546.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000128 1024 1.4 800 173952 13.5959 8.46314 169.057 261.419 452.671 452.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000128 1024 1.4 800 172800 13.5722 8.42547 138.928 260.199 421.263 421.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000128 1024 1.4 800 174720 13.6202 8.48134 247.872 262.024 532.138 532.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000128 1024 1.4 800 174080 13.5554 8.44918 166.56 261.318 450.015 450.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000128 1024 1.4 800 172800 13.5757 8.42816 137.981 260.561 420.686 420.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000128 1024 1.4 800 174336 13.5956 8.46397 234.718 261.915 518.827 518.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000128 1024 1.4 800 173568 13.6595 8.47027 154.002 262.05 438.32 438.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000128 1024 1.4 800 172800 13.5211 8.41114 132.401 260.296 414.767 414.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000128 1024 1.4 800 174400 13.6919 8.49923 231.044 262.054 515.431 515.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000128 1024 1.4 800 172800 13.5873 8.43366 159.609 260.042 441.811 441.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000128 1024 1.4 800 172800 13.6992 8.47635 134.314 261.477 418.104 418.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000128 1024 1.4 800 173824 13.5652 8.44595 221.96 261.29 505.398 505.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000128 1024 1.4 800 172032 13.5578 8.41114 154.982 260.213 437.297 437.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000128 1024 1.4 800 172032 13.5916 8.42752 129.142 260.386 411.692 411.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000128 1024 1.4 800 173760 13.656 8.47462 218.231 261.657 502.156 502.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000128 1024 1.4 800 172800 13.5696 8.43942 156.418 260.48 439.042 439.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000128 1024 1.4 800 169920 13.6655 8.412 129.89 259.396 411.506 411.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000128 1024 1.4 800 174080 13.5705 8.44966 220.956 261.239 504.35 504.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000128 1024 1.4 800 174080 13.5662 8.44669 150.88 261.65 434.683 434.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000128 1024 1.4 800 172032 13.5697 8.44765 135.016 260.241 417.412 417.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000128 1024 1.4 800 172800 13.6573 8.45885 171.538 261.977 455.766 455.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1040 0.000128 1024 1.4 800 172544 13.678 8.45683 112.768 261.874 396.915 397.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000128 1024 1.4 800 172800 13.732 8.47872 193.525 262.005 477.875 477.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000128 1024 1.4 800 172800 13.6893 8.48486 126.343 262.277 410.934 411.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1040 0.000128 1024 1.4 800 171840 13.7453 8.47075 105.235 261.68 389.267 389.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000128 1024 1.4 800 172800 13.666 8.46922 178.964 262.063 463.298 463.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000128 1024 1.4 800 172800 13.6492 8.46234 118.798 262.051 403.093 403.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000128 1024 1.4 800 171648 13.7011 8.46234 98.0557 261.648 382.003 382.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000128 1024 1.4 800 172480 13.6985 8.48077 260.449 261.515 544.283 544.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000128 1024 1.4 800 172032 13.6296 8.44618 163.052 261.011 446.274 446.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000128 1024 1.4 800 172032 13.7495 8.47258 133.053 261.934 417.348 417.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000128 1024 1.4 800 172544 13.6679 8.46659 242.923 262.057 527.254 527.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000128 1024 1.4 800 172032 13.6422 8.44595 155.628 261.232 439.088 439.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000128 1024 1.4 800 172032 13.7413 8.46611 125.196 261.999 409.545 409.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000128 1024 1.4 800 172224 13.6958 8.46813 245.652 261.55 529.503 529.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000128 1024 1.4 800 171648 13.7015 8.46848 163.048 261.409 446.762 446.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000128 1024 1.4 800 171072 13.6401 8.4313 140.852 260.01 423.076 423.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000128 1024 1.4 800 170496 13.6296 8.40909 125.553 260.112 407.839 407.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000128 1024 1.4 800 172800 13.6887 8.48051 231.63 262.216 516.151 516.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000128 1024 1.4 800 171520 13.6743 8.51555 157.701 261.281 441.31 441.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000128 1024 1.4 800 170880 13.6697 8.43776 132.64 260.513 415.398 415.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000128 1024 1.4 800 171520 13.7053 8.45414 129.572 261.541 413.408 413.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000128 1024 1.4 800 172800 13.6442 8.45824 216.692 261.882 500.812 500.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000128 1024 1.4 800 172032 13.7408 8.46643 154.949 262.253 439.541 439.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000128 1024 1.4 800 170496 13.6257 8.41456 128.855 260.267 411.296 411.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000128 1024 1.4 800 168960 13.7177 8.41613 118.964 260.141 401.371 401.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000128 1024 1.4 800 172800 13.7404 8.49514 226.321 262.056 510.745 510.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000128 1024 1.4 800 171200 13.6407 8.42787 153.775 260.256 436.239 436.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000128 1024 1.4 800 170400 13.8258 8.46954 133.156 261.251 416.836 416.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000128 1024 1.4 800 169600 13.527 8.36157 122.523 258.35 402.897 403.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000128 1024 1.4 816 174336 13.5881 8.46029 187.764 261.99 471.936 472.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1040 0.000128 1024 1.4 816 174080 13.6104 8.45581 124.054 261.831 408.085 408.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1040 0.000128 1024 1.4 816 174336 13.6006 8.4632 133.326 261.918 417.445 417.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000128 1024 1.4 816 174400 13.6531 8.48691 180.319 262.011 464.611 464.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000128 1024 1.4 816 174080 13.6508 8.48282 119.641 262.024 403.933 404.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000128 1024 1.4 816 173760 13.6548 8.48266 99.0616 261.651 382.987 383.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000128 1024 1.4 816 174336 13.6153 8.46829 256.233 262.063 540.515 540.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000128 1024 1.4 816 174336 13.5917 8.46131 160.428 261.913 444.527 444.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000128 1024 1.4 816 173952 13.5906 8.4551 130.394 261.438 414.015 414.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000128 1024 1.4 816 173568 13.6584 8.46813 110.805 262.01 395.081 395.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000128 1024 1.4 816 174272 13.6283 8.47667 236.776 261.798 520.815 520.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000128 1024 1.4 816 173824 13.564 8.45414 150.613 261.221 433.991 434.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000128 1024 1.4 816 173376 13.6933 8.47885 122.902 261.721 406.93 407.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000128 1024 1.4 816 172032 13.5597 8.41318 110.773 260.241 393.122 393.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000128 1024 1.4 816 174080 13.615 8.45667 227.5 262.08 511.784 511.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000128 1024 1.4 816 173056 13.5974 8.44605 146.599 261.192 429.974 430.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000128 1024 1.4 816 173568 13.6606 8.47053 125.442 262.044 409.757 409.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000128 1024 1.4 816 172032 13.6652 8.44685 108.568 261.622 392.444 392.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000128 1024 1.4 816 173952 13.6306 8.47053 220.753 261.367 504.357 504.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000128 1024 1.4 816 173952 13.5813 8.45814 155.261 261.359 438.795 438.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000128 1024 1.4 816 172800 13.5793 8.42947 131.68 259.984 413.809 413.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000128 1024 1.4 816 172800 13.5268 8.41114 131.972 260.324 414.369 414.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000128 1024 1.4 816 174080 13.6468 8.48077 219.619 262.004 503.892 504.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000128 1024 1.4 816 172800 13.6126 8.45053 156.629 261.318 440.145 440.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000128 1024 1.4 816 172800 13.5828 8.43254 130.593 260.779 413.525 413.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000128 1024 1.4 816 171520 13.6978 8.45027 120.614 261.459 404.359 404.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000128 1024 1.4 800 174080 13.5945 8.45536 191.928 261.955 476.064 476.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1040 0.000128 1024 1.4 800 174080 13.6206 8.45651 126.722 261.879 410.812 410.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1040 0.000128 1024 1.4 800 173568 13.6417 8.46355 135.39 262.129 419.76 419.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000128 1024 1.4 800 174400 13.6572 8.48691 180.711 261.908 464.898 465.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000128 1024 1.4 800 174080 13.6396 8.47667 116.452 262.248 400.95 401.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000128 1024 1.4 800 173760 13.6527 8.47462 98.7464 261.905 382.916 383.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1040 0.000128 1024 1.4 800 172800 13.6112 8.4497 87.4343 261.476 371.101 371.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000128 1024 1.4 800 173952 13.6234 8.46691 248.028 262.058 532.308 532.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000128 1024 1.4 800 173568 13.6331 8.46026 154.083 261.882 438.195 438.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000128 1024 1.4 800 172800 13.6522 8.46234 125.798 261.47 409.517 409.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000128 1024 1.4 800 173568 13.6625 8.46797 107.831 262.041 392.133 392.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000128 1024 1.4 800 173824 13.6485 8.47757 229.534 261.566 513.366 513.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000128 1024 1.4 800 172928 13.6109 8.44758 144.837 261.222 428.257 428.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000128 1024 1.4 800 173376 13.6956 8.51558 122.026 261.714 406.089 406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000128 1024 1.4 800 172032 13.5591 8.41229 107.024 260.207 389.341 389.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000128 1024 1.4 800 174080 13.6082 8.45619 224.605 261.846 508.653 508.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000128 1024 1.4 800 173056 13.6036 8.44659 146.749 261.184 430.119 430.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000128 1024 1.4 800 173568 13.6703 8.47062 124.021 262.047 408.344 408.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000128 1024 1.4 800 172032 13.656 8.448 110.297 261.621 394.156 394.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000128 1024 1.4 800 173376 13.6478 8.47462 228.437 261.296 511.988 512.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000128 1024 1.4 800 172800 13.6471 8.46438 163.386 261.423 447.059 447.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000128 1024 1.4 800 171072 13.639 8.42547 132.862 260.194 415.258 415.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000128 1024 1.4 800 170496 13.6225 8.40915 126.783 260.071 409.026 409.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000128 1024 1.4 800 169920 13.6662 8.4176 116.416 259.612 398.245 398.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000128 1024 1.4 800 174080 13.6268 8.48346 222.878 262.249 507.375 507.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000128 1024 1.4 800 172800 13.6085 8.48691 156.046 261.287 439.565 439.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000128 1024 1.4 800 172800 13.568 8.43539 131.227 260.719 414.08 414.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000128 1024 1.4 800 171520 13.6985 8.44829 119.711 261.494 403.488 403.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000128 1024 1.4 800 169600 13.5322 8.50944 113.318 258.403 393.895 394.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000128 1024 1.4 780 172800 13.6452 8.45978 174.629 262.041 458.911 459.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1040 0.000128 1024 1.4 780 172544 13.6847 8.46198 118.527 262.076 402.885 402.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1040 0.000128 1024 1.4 780 172800 13.6772 8.46083 124.449 262.097 408.819 408.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1040 0.000128 1024 1.4 780 172032 13.6598 8.44403 111.454 261.278 394.974 395.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000128 1024 1.4 780 172800 13.7252 8.48746 245.679 262.174 530.203 530.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000128 1024 1.4 780 172800 13.6901 8.47914 152.383 262.245 436.932 437.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000128 1024 1.4 780 171840 13.7488 8.48077 124.14 261.65 408.161 408.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000128 1024 1.4 780 171520 13.6682 8.44573 105.613 261.316 389.181 389.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000128 1024 1.4 780 172800 13.6756 8.47053 226.192 261.854 510.33 510.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000128 1024 1.4 780 172800 13.6571 8.46435 143.6 261.89 427.751 427.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000128 1024 1.4 780 171648 13.6983 8.45402 116.071 261.621 399.98 400.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000128 1024 1.4 780 172032 13.7357 8.46381 104.812 262.044 389.193 389.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000128 1024 1.4 780 170880 13.6678 8.43094 90.9764 260.457 373.669 373.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000128 1024 1.4 780 172480 13.6989 8.47974 213.883 261.563 497.763 497.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000128 1024 1.4 780 172032 13.6295 8.44835 135.995 261.222 419.431 419.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000128 1024 1.4 780 172032 13.7452 8.47216 115.017 261.707 399.077 399.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000128 1024 1.4 780 170240 13.6324 8.40838 101.026 259.984 383.192 383.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000128 1024 1.4 780 172480 13.753 8.47542 89.3098 261.811 373.488 373.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000128 1024 1.4 780 172544 13.677 8.46045 203.745 262.029 488.043 488.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000128 1024 1.4 780 172032 13.6579 8.44989 139.358 261.269 422.87 422.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000128 1024 1.4 780 172032 13.7381 8.46637 115.696 262.05 400.089 400.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000128 1024 1.4 780 172032 13.669 8.45427 107.625 261.648 391.531 391.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000128 1024 1.4 780 171520 13.7125 8.4521 98.2625 261.538 382.101 382.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000128 1024 1.4 832 171776 13.701 8.45414 180.315 261.79 464.397 464.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1040 0.000128 1024 1.4 832 171520 13.7374 8.45958 119.934 262.083 404.351 404.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1040 0.000128 1024 1.4 832 171264 13.7555 8.47008 101.508 262.043 385.912 386.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1040 0.000128 1024 1.4 832 171008 13.7263 8.44426 116.629 261.452 400.395 400.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000128 1024 1.4 832 171840 13.7871 8.48486 246.63 261.98 531.018 531.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000128 1024 1.4 832 171520 13.7672 8.47872 151.055 262.067 435.509 435.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000128 1024 1.4 832 170880 13.8085 8.47955 124.411 261.643 408.483 408.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000128 1024 1.4 832 170240 13.749 8.44925 106.519 261.526 390.377 390.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1040 0.000128 1024 1.4 832 169600 13.7306 8.448 101.38 260.225 383.921 384.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000128 1024 1.4 832 171648 13.7477 8.47565 228.835 262.064 513.257 513.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000128 1024 1.4 832 171264 13.7517 8.4679 144.278 262.1 428.732 428.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000128 1024 1.4 832 170496 13.7575 8.4568 116.423 261.368 400.142 400.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000128 1024 1.4 832 170496 13.8292 8.54835 103.779 262.007 388.301 388.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000128 1024 1.4 832 168960 13.7498 8.43571 92.2108 260.488 375.017 375.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000128 1024 1.4 832 171584 13.7622 8.47235 212.933 261.559 496.862 496.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000128 1024 1.4 832 171136 13.6851 8.44794 136.367 261.015 419.653 419.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000128 1024 1.4 832 170688 13.8413 8.476 115.15 261.761 399.365 399.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000128 1024 1.4 832 170240 13.6388 8.40899 100.869 260.025 383.079 383.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000128 1024 1.4 832 170240 13.8891 8.48486 90.0899 261.862 374.464 374.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000128 1024 1.4 832 171520 13.74 8.45517 211.679 261.838 495.851 495.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000128 1024 1.4 832 171008 13.6951 8.43981 142.06 261.235 425.562 425.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000128 1024 1.4 832 170496 13.8287 8.46954 117.402 264.514 404.35 404.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000128 1024 1.4 832 169984 13.7922 8.45085 108.552 261.393 392.323 392.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000128 1024 1.4 832 168960 13.8353 8.45616 99.9369 261.49 383.857 383.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000128 1024 1.4 832 168960 13.7164 8.41894 95.1544 260.448 377.877 377.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1040 0.000128 1024 1.4 896 170368 13.8926 8.46893 305.849 262.193 590.547 590.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000128 1024 1.4 896 170240 13.7915 8.4569 221.757 261.778 505.918 506.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000128 1024 1.4 896 169984 13.8407 8.51635 144.676 261.832 429.006 429.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1040 0.000128 1024 1.4 896 169728 13.8356 8.46394 120.44 262.116 404.994 405.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1040 0.000128 1024 1.4 896 168960 13.828 8.53648 107.75 261.424 391.674 391.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1040 0.000128 1024 1.4 896 168960 13.8138 8.45085 100.296 261.465 384.163 384.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1040 0.000128 1024 1.4 896 168960 13.8777 8.46381 91.9179 262.253 376.644 376.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1040 0.000128 1024 1.4 896 168448 13.7439 8.40614 124.333 260.236 406.86 406.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1040 0.000128 1024 1.4 896 167936 13.8895 8.44781 119.04 261.403 402.92 403.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1040 0.000128 1024 1.4 780 170240 13.6731 8.41114 249.72 259.934 531.882 532.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1040 0.000128 1024 1.4 832 170240 13.6807 8.41229 259.093 259.989 541.308 541.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1040 0.000128 1024 1.4 800 172480 13.7937 8.48016 265.513 262.035 549.962 550.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1040 0.000128 1024 1.4 816 172480 13.7856 8.48486 268.131 261.854 552.395 552.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1040 0.000128 1024 1.4 800 174080 13.6312 8.44333 260.611 261.458 544.284 544.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1040 0.000128 1024 1.4 800 168960 13.534 8.35139 156.78 258.489 437.29 437.405
