
*** Running vivado
    with args -log design_1_GapJunctionIP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GapJunctionIP_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_GapJunctionIP_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_GapJunctionIP_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1459.953 ; gain = 92.859 ; free physical = 6101 ; free virtual = 9710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GapJunctionIP_0_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_1/synth/design_1_GapJunctionIP_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:86]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_AXILiteS_s_axi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_SIZE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_SIZE_CTRL bound to: 6'b010100 
	Parameter ADDR_FIRSTROW_DATA_0 bound to: 6'b011000 
	Parameter ADDR_FIRSTROW_CTRL bound to: 6'b011100 
	Parameter ADDR_LASTROW_DATA_0 bound to: 6'b100000 
	Parameter ADDR_LASTROW_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_AXILiteS_s_axi' (1#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v:10]
INFO: [Synth 8-6157] synthesizing module 'execute_entry195' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_entry195.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_entry195.v:109]
INFO: [Synth 8-6155] done synthesizing module 'execute_entry195' (2#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_entry195.v:10]
INFO: [Synth 8-6157] synthesizing module 'execute_Block_codeRe' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_Block_codeRe.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_Block_codeRe.v:45]
INFO: [Synth 8-6155] done synthesizing module 'execute_Block_codeRe' (3#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_Block_codeRe.v:10]
INFO: [Synth 8-6157] synthesizing module 'blockControl' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/blockControl.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/blockControl.v:130]
INFO: [Synth 8-6157] synthesizing module 'getConductances' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getConductances.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getConductances.v:70]
INFO: [Synth 8-6155] done synthesizing module 'getConductances' (4#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getConductances.v:10]
INFO: [Synth 8-6157] synthesizing module 'getVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getVoltages.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getVoltages.v:67]
INFO: [Synth 8-6155] done synthesizing module 'getVoltages' (5#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getVoltages.v:10]
INFO: [Synth 8-6155] done synthesizing module 'blockControl' (6#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/blockControl.v:10]
INFO: [Synth 8-6157] synthesizing module 'V_read' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup_memcore' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v:61]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup_memcore_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup_memcore_ram' (7#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup_memcore' (8#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v:61]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup' (9#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup.v:11]
INFO: [Synth 8-6157] synthesizing module 'V_read_entry190203' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_entry190203.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_entry190203.v:129]
INFO: [Synth 8-6155] done synthesizing module 'V_read_entry190203' (10#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_entry190203.v:10]
INFO: [Synth 8-6157] synthesizing module 'readVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readVoltages.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readVoltages.v:93]
INFO: [Synth 8-6155] done synthesizing module 'readVoltages' (11#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readVoltages.v:10]
INFO: [Synth 8-6157] synthesizing module 'indexGeneration' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/indexGeneration.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/indexGeneration.v:106]
INFO: [Synth 8-6155] done synthesizing module 'indexGeneration' (12#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/indexGeneration.v:10]
INFO: [Synth 8-6157] synthesizing module 'writeV2calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state15 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:161]
INFO: [Synth 8-6155] done synthesizing module 'writeV2calc' (13#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_shiftReg' (14#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A' (15#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_shiftReg' (16#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A' (17#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (18#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (19#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d1024_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d1024_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d1024_A' (20#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_indexGeneration_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_indexGeneration_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_indexGeneration_U0_shiftReg' (21#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_indexGeneration_U0' (22#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v:45]
WARNING: [Synth 8-6014] Unused sequential element V_read_entry190203_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v:777]
WARNING: [Synth 8-6014] Unused sequential element readVoltages_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v:785]
INFO: [Synth 8-6155] done synthesizing module 'V_read' (23#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state42 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/calc.v:153]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' (41#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1' (42#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' (50#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1' (51#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 11 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:199]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' (66#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1' (67#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0' (68#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1' (69#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:34]
INFO: [Synth 8-6155] done synthesizing module 'calc' (70#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'acc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/acc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state38 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/acc.v:214]
INFO: [Synth 8-6157] synthesizing module 'readCalcData' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readCalcData.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readCalcData.v:122]
INFO: [Synth 8-6155] done synthesizing module 'readCalcData' (71#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readCalcData.v:10]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' (72#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1' (73#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:42]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1' (74#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1' (75#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'acc' (76#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/acc.v:10]
INFO: [Synth 8-6157] synthesizing module 'I_calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state22 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state23 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state24 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc.v:118]
INFO: [Synth 8-6157] synthesizing module 'I_calc_F_temp_data' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v:59]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I_calc_F_temp_data_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v:26]
INFO: [Synth 8-6155] done synthesizing module 'I_calc_F_temp_data_ram' (77#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I_calc_F_temp_data' (78#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v:59]
INFO: [Synth 8-6157] synthesizing module 'getTotalCurrent' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getTotalCurrent.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getTotalCurrent.v:82]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fptrunc_64ns_32_2_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' (81#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fptrunc_64ns_32_2_1' (82#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fpext_32ns_64_1_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' (83#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fpext_32ns_64_1_1' (84#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' (95#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1' (96#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' (98#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1' (99#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'getTotalCurrent' (100#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getTotalCurrent.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I_calc' (101#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_x_shiftReg' (102#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_x' (103#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_x_shiftReg' (104#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_x' (105#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x_shiftReg' (106#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x' (107#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d128_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d128_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d128_A' (108#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d128_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d128_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d128_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d128_A_shiftReg' (109#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d128_A' (110#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_execute_Block_codeRe_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_execute_Block_codeRe_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_execute_Block_codeRe_U0_shiftReg' (111#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_execute_Block_codeRe_U0' (112#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_acc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_acc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_acc_U0_shiftReg' (113#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_acc_U0' (114#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_calc_U0_shiftReg' (115#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_calc_U0' (116#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_I_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_I_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_I_calc_U0_shiftReg' (117#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_I_calc_U0' (118#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v:45]
WARNING: [Synth 8-6014] Unused sequential element blockControl_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v:1443]
WARNING: [Synth 8-6014] Unused sequential element execute_entry195_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v:1451]
INFO: [Synth 8-6155] done synthesizing module 'execute' (119#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:717]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP' (120#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GapJunctionIP_0_1' (121#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_1/synth/design_1_GapJunctionIP_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ROUND_EXP_INC
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 1642.930 ; gain = 275.836 ; free physical = 6019 ; free virtual = 9644
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1642.930 ; gain = 275.836 ; free physical = 6046 ; free virtual = 9671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1642.930 ; gain = 275.836 ; free physical = 6046 ; free virtual = 9671
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_1/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_1/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/design_1_GapJunctionIP_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/design_1_GapJunctionIP_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2022.914 ; gain = 0.000 ; free physical = 5346 ; free virtual = 8975
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  FDE => FDRE: 41 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.914 ; gain = 0.000 ; free physical = 5350 ; free virtual = 8979
Constraint Validation Runtime : Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2031.914 ; gain = 9.000 ; free physical = 5400 ; free virtual = 9029
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 2031.914 ; gain = 664.820 ; free physical = 6215 ; free virtual = 9843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 2031.914 ; gain = 664.820 ; free physical = 6215 ; free virtual = 9843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/design_1_GapJunctionIP_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 2031.914 ; gain = 664.820 ; free physical = 6215 ; free virtual = 9843
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_0_V_1_reg_429_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_1_V_1_reg_434_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_1_reg_439_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_1_reg_444_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_0_V_reg_360_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_1_V_reg_365_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_reg_370_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_reg_375_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v:395]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d1024_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:24]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:33]
WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:34]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i_fu_126_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "F_temp_data_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d128_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_361_reg' and it is trimmed from '32' to '29' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v:488]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'GapJunctionIP_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 2031.914 ; gain = 664.820 ; free physical = 5920 ; free virtual = 9553
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1:/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1:/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1:/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1:/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1:/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1:/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/GapJunctionIP_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'GapJunctionIP_fpext_32ns_64_1_1:/GapJunctionIP_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized9) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized9) to 'inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized9) to 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized95) to 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized95) to 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1:/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     38318|
|2     |execute__GB1       |           1|     14279|
|3     |execute__GB2       |           1|     20686|
|4     |GapJunctionIP__GC0 |           1|      2186|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:35]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/ce_r_reg' into 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/ce_r_reg' into 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:53]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/din0_buf1_reg[31:0]' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:48]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '39' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '22' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
INFO: [Synth 8-3971] The signal gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 15 bits of RAM "mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 12 bits.
INFO: [Synth 8-3971] The signal F_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal V_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[0]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[14]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[15]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[16]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[17]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[18]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[19]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[20]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[21]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[22]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[23]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[24]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[25]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[26]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/\q_tmp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[14]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[15]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[16]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[17]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[18]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[19]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[20]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[21]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[22]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[23]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[24]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[25]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[26]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/\q_tmp_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[0]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/\q_tmp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_267_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_267_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/readVoltages_U0/i_0/\p_i_i_reg_123_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/readVoltages_U0/i_0/\p_i_i_reg_123_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/blockControl_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/execute_entry195_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/execute_Block_codeRe_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/execute_entry195_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/acc_U0/grp_readCalcData_fu_181/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/acc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/V_read_entry190203_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[0]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[1]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[2]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/blockControl_U0/\grp_getConductances_fu_70/ret_V_reg_211_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/writeV2calc_U0/tmp_data_0_V_1_reg_429_reg[0]' (FDE) to 'inst/grp_execute_fu_148i_1/V_read_U0/writeV2calc_U0/tmp_data_0_V_1_reg_429_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/writeV2calc_U0/\tmp_data_0_V_1_reg_429_reg[1] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5__3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[59]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[60]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[17]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[18]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[19]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[20]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[21]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[22]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[23]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[24]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[25]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[27]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[28]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[59]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[60]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[17]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[18]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[19]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[20]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[21]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[22]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[23]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[24]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[25]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[27]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[28]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[59] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[59]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[60]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[60] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[60]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[0]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[1]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[2]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[3]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[4]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[5]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[6]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[7]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[8]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[9]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[10]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[11]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[12]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[13]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[14]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[15]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_2_reg_188_reg[16]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[17]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[18]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[19]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[20]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[21]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[22]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[23]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[24]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[25]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[26]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[27]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[28]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din0_buf1_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[59] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din0_buf1_reg[59]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din0_buf1_reg[60]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[60] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din0_buf1_reg[60]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[0]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[1]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[2]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[3]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[4]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[5]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/tmp_s_reg_183_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[42] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:03:58 . Memory (MB): peak = 2053.109 ; gain = 686.016 ; free physical = 5455 ; free virtual = 9159
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vi_idx_V_data_V_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vi_idx_V_data_V_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vi_idx_V_data_V_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vi_idx_V_data_V_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_acc_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_data_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_data_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_data_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_data_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/C_data_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/C_data_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/C_data_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/C_data_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_acc_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_acc_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/V_acc_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/F_acc_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/F_acc_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/F_acc_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_1/F_acc_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/F_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/F_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/F_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/F_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/V_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/V_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/V_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/V_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/processedData_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/processedData_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/processedData_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_execute_fu_148i_3/processedData_V_data_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     27587|
|2     |execute__GB1       |           1|     11818|
|3     |execute__GB2       |           1|     17430|
|4     |GapJunctionIP__GC0 |           1|      1883|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:36 ; elapsed = 00:04:15 . Memory (MB): peak = 2130.109 ; gain = 763.016 ; free physical = 5158 ; free virtual = 8855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:34 . Memory (MB): peak = 2175.109 ; gain = 808.016 ; free physical = 5111 ; free virtual = 8808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     27587|
|2     |execute__GB1       |           1|     11818|
|3     |execute__GB2       |           1|     17430|
|4     |GapJunctionIP__GC0 |           1|      1883|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:24 ; elapsed = 00:05:08 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 4743 ; free virtual = 8460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_execute_fu_148/blockControl_U0/simConfig_rowsToSimu_reg_107_reg[26] is being inverted and renamed to grp_execute_fu_148/blockControl_U0/simConfig_rowsToSimu_reg_107_reg[26]_inv.
INFO: [Synth 8-5365] Flop grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_257_reg[26] is being inverted and renamed to grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_257_reg[26]_inv.
INFO: [Synth 8-5365] Flop grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_464_reg[26] is being inverted and renamed to grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_464_reg[26]_inv.
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_we0[1]  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_ce0[1]  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_we0[0]  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_ce0[0]  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:05:14 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 4564 ; free virtual = 8282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:31 ; elapsed = 00:05:15 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 4564 ; free virtual = 8285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:37 ; elapsed = 00:05:22 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 5962 ; free virtual = 9678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:05:22 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 5956 ; free virtual = 9672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:38 ; elapsed = 00:05:22 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 5953 ; free virtual = 9669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:38 ; elapsed = 00:05:23 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 5952 ; free virtual = 9668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   338|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     2|
|9     |DSP48E1_15 |     4|
|10    |DSP48E1_16 |     2|
|11    |DSP48E1_17 |     2|
|12    |DSP48E1_18 |     2|
|13    |DSP48E1_19 |     2|
|14    |DSP48E1_2  |    12|
|15    |DSP48E1_22 |     2|
|16    |DSP48E1_24 |     2|
|17    |DSP48E1_3  |    10|
|18    |DSP48E1_4  |    13|
|19    |DSP48E1_5  |     1|
|20    |DSP48E1_7  |     3|
|21    |DSP48E1_8  |     1|
|22    |DSP48E1_9  |    11|
|23    |LUT1       |   360|
|24    |LUT2       |   949|
|25    |LUT3       |  3425|
|26    |LUT4       |  2556|
|27    |LUT5       |  1795|
|28    |LUT6       |  3887|
|29    |MUXCY      |   932|
|30    |MUXF7      |   390|
|31    |MUXF8      |     5|
|32    |RAMB18E1   |     1|
|33    |RAMB18E1_1 |    29|
|34    |RAMB36E1   |    32|
|35    |RAMB36E1_1 |     7|
|36    |RAMB36E1_3 |     2|
|37    |SRL16E     |   536|
|38    |XORCY      |   363|
|39    |FDE        |    41|
|40    |FDRE       | 16890|
|41    |FDSE       |    93|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:38 ; elapsed = 00:05:23 . Memory (MB): peak = 2235.500 ; gain = 868.406 ; free physical = 5952 ; free virtual = 9668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:19 ; elapsed = 00:05:04 . Memory (MB): peak = 2235.500 ; gain = 479.422 ; free physical = 6003 ; free virtual = 9720
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:05:23 . Memory (MB): peak = 2235.508 ; gain = 868.406 ; free physical = 6008 ; free virtual = 9725
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2235.508 ; gain = 0.000 ; free physical = 5620 ; free virtual = 9337
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 261 instances
  FDE => FDRE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
772 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:50 ; elapsed = 00:05:33 . Memory (MB): peak = 2235.508 ; gain = 874.281 ; free physical = 5784 ; free virtual = 9500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.508 ; gain = 0.000 ; free physical = 5790 ; free virtual = 9507
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/design_1_GapJunctionIP_0_1_synth_1/design_1_GapJunctionIP_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2259.512 ; gain = 24.004 ; free physical = 5373 ; free virtual = 9096
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GapJunctionIP_0_1, cache-ID = 67f00677793534a6
INFO: [Coretcl 2-1174] Renamed 1391 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2259.512 ; gain = 0.000 ; free physical = 5462 ; free virtual = 9236
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/design_1_GapJunctionIP_0_1_synth_1/design_1_GapJunctionIP_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.512 ; gain = 0.000 ; free physical = 6736 ; free virtual = 10496
INFO: [runtcl-4] Executing : report_utilization -file design_1_GapJunctionIP_0_1_utilization_synth.rpt -pb design_1_GapJunctionIP_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 22:49:42 2020...
