verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/ec67/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/6b2b/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/7fb4/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/c2c6" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_processing_system7_0_0/sim/cpu_test_processing_system7_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_v_axi4s_vid_out_0_0/sim/cpu_test_v_axi4s_vid_out_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/f810/src/rgb2lcd.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/sim/cpu_test_rgb2lcd_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0_clk_wiz.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_clk_wiz_0_0/cpu_test_clk_wiz_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_xbar_0/sim/cpu_test_xbar_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_0_0/sim/cpu_test_blk_mem_gen_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_PS_to_CPU_controller_0_0/sim/cpu_test_PS_to_CPU_controller_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_1_0/sim/cpu_test_blk_mem_gen_1_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_blk_mem_gen_2_0/sim/cpu_test_blk_mem_gen_2_0.v" \

verilog util_vector_logic_v2_0_3 --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/ec67/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/6b2b/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/7fb4/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/c2c6" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_0/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/ec67/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/6b2b/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/7fb4/hdl" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/c2c6" --include "../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_0/sim/bluex_util_vector_logic_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_1_0/sim/bluex_util_vector_logic_1_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/sim/bluex_util_vector_logic_0_1.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_wb.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_reg_wb_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/redirection.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_redirection_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/demux_id.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_demux_id_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/controller_id.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_controller_id_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/aux_id.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_aux_id_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/alu_ex.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_alu_ex_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_heap_id.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_reg_heap_id_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/PC.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_PC_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/wrapper_mem.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex_wrapper_mem_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/sim/bluex.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/sim/cpu_test_bluex_0_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_6/sim/cpu_test_auto_pc_6.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_0/sim/cpu_test_auto_pc_0.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_1/sim/cpu_test_auto_pc_1.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_2/sim/cpu_test_auto_pc_2.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_3/sim/cpu_test_auto_pc_3.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_4/sim/cpu_test_auto_pc_4.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_5/sim/cpu_test_auto_pc_5.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_auto_pc_7/sim/cpu_test_auto_pc_7.v" \
"../../../../cpu_test.gen/sources_1/bd/cpu_test/sim/cpu_test.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
