Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0078    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0546    0.2569    0.3986    0.3986 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2569    0.0000    0.3986 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1057    0.4357    0.6790    1.0776 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.4357    0.0000    1.0776 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0276    0.1630    0.5664    1.6440 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1630    0.0000    1.6440 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0022    0.1221    1.2656    2.9095 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.1221    0.0000    2.9095 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0627    0.6816    0.7343    3.6438 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.6816    0.0000    3.6438 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0022    0.3390    0.9550    4.5987 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.3390    0.0000    4.5987 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1619    1.6835    1.6052    6.2040 ^ place488/X (sky130_fd_sc_hd__buf_4)
             1.6835    0.0000    6.2040 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0054    0.2916    3.2770    9.4809 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.2916    0.0000    9.4809 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0013    0.2555    2.5671   12.0480 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.2555    0.0000   12.0480 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0020    0.0923    0.6553   12.7033 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0923    0.0000   12.7033 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0037    0.1608    1.4743   14.1776 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1608    0.0000   14.1776 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0037    0.4751    0.6673   14.8449 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.4751    0.0000   14.8449 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0015    0.0776    0.2920   15.1369 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0776    0.0000   15.1369 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0084    0.1569    1.0469   16.1838 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1569    0.0000   16.1838 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0350    1.2517    1.2016   17.3854 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             1.2517    0.0000   17.3854 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0014    0.1308    0.6287   18.0141 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.1308    0.0000   18.0141 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                18.0141   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0078    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0546    0.2569    0.3986   11.3986 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2569    0.0000   11.3986 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0899    0.3803    0.6367   12.0353 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.3803    0.0000   12.0353 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0244    0.1519    0.5269   12.5622 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1519    0.0000   12.5622 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   12.5622   clock reconvergence pessimism
                      -0.7905   11.7717   library setup time
                                11.7717   data required time
-------------------------------------------------------------------------------
                                11.7717   data required time
                               -18.0141   data arrival time
-------------------------------------------------------------------------------
                                -6.2424   slack (VIOLATED)


