// Seed: 3044775518
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
endmodule
module module_1 (
    output supply1 id_0
    , id_3,
    input  uwire   id_1
);
  initial begin : LABEL_0
    if (1) id_3 <= id_1;
  end
  tri1 id_4 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  wire id_5;
endmodule
module module_2 (
    output uwire id_0
    , id_6,
    input supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output wire id_4
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
