WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2510564 heartbeat IPC: 3.983 cumulative IPC: 3.983 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5038407 heartbeat IPC: 3.956 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6288408 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6288408 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 39 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 30000001 cycles: 9546279 heartbeat IPC: 2.218 cumulative IPC: 1.535 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 13212394 heartbeat IPC: 2.728 cumulative IPC: 2.166 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 18328712 heartbeat IPC: 1.955 cumulative IPC: 2.076 (Simulation time: 00 hr 01 min 40 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000002 cycles: 23500395 heartbeat IPC: 1.934 cumulative IPC: 2.033 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 26833534 heartbeat IPC: 3 cumulative IPC: 2.19 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 31942130 heartbeat IPC: 1.957 cumulative IPC: 2.144 (Simulation time: 00 hr 02 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 37320548 heartbeat IPC: 1.859 cumulative IPC: 2.095 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 40772608 heartbeat IPC: 2.897 cumulative IPC: 2.175 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 45698009 heartbeat IPC: 2.03 cumulative IPC: 2.157 (Simulation time: 00 hr 04 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000002 cycles: 50934948 heartbeat IPC: 1.91 cumulative IPC: 2.128 (Simulation time: 00 hr 04 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 46220438 cumulative IPC: 2.164 (Simulation time: 00 hr 04 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 46220438 cumulative IPC: 2.164 (Simulation time: 00 hr 04 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto23.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.164 instructions: 100000001 cycles: 46220438
CPU 0 Branch Prediction Accuracy: 84.33% MPKI: 9.383 Average ROB Occupancy at Mispredict: 48.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0518
BRANCH_INDIRECT: 2.37
BRANCH_CONDITIONAL: 6.56
BRANCH_DIRECT_CALL: 0.151
BRANCH_INDIRECT_CALL: 0.163
BRANCH_RETURN: 0.082

L1D TOTAL        ACCESS:   13062295 HIT:   12580896 MISS:     481399
L1D LOAD         ACCESS:    9339150 HIT:    9154238 MISS:     184912
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    3715876 HIT:    3423581 MISS:     292295
L1D TRANSLATION  ACCESS:       7269 HIT:       3077 MISS:       4192
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 105.1 cycles
L1I TOTAL        ACCESS:     355711 HIT:     253929 MISS:     101782
L1I LOAD         ACCESS:     355711 HIT:     253929 MISS:     101782
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 56.48 cycles
L2C TOTAL        ACCESS:     459211 HIT:     180724 MISS:     278487
L2C LOAD         ACCESS:     185350 HIT:      53427 MISS:     131923
L2C RFO          ACCESS:     127281 HIT:       3583 MISS:     123698
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     142490 HIT:     123053 MISS:      19437
L2C TRANSLATION  ACCESS:       4090 HIT:        661 MISS:       3429
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 195.3 cycles
LLC TOTAL        ACCESS:     393062 HIT:     241187 MISS:     151875
LLC LOAD         ACCESS:     131923 HIT:      55569 MISS:      76354
LLC RFO          ACCESS:     123698 HIT:      82742 MISS:      40956
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     134012 HIT:     101836 MISS:      32176
LLC TRANSLATION  ACCESS:       3429 HIT:       1040 MISS:       2389
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 323.1 cycles
cpu0_DTLB TOTAL        ACCESS:   11682364 HIT:   11637529 MISS:      44835
cpu0_DTLB LOAD         ACCESS:   11682364 HIT:   11637529 MISS:      44835
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.56 cycles
cpu0_ITLB TOTAL        ACCESS:     325821 HIT:     299851 MISS:      25970
cpu0_ITLB LOAD         ACCESS:     325821 HIT:     299851 MISS:      25970
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.05 cycles
cpu0_STLB TOTAL        ACCESS:      35299 HIT:      28465 MISS:       6834
cpu0_STLB LOAD         ACCESS:      35299 HIT:      28465 MISS:       6834
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 114.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      62241
  ROW_BUFFER_MISS:      57439
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       6337
  FULL:      38524
