###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       638369   # Number of WRITE/WRITEP commands
num_reads_done                 =      1525523   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1147781   # Number of read row buffer hits
num_read_cmds                  =      1525514   # Number of READ/READP commands
num_writes_done                =       638405   # Number of read requests issued
num_write_row_hits             =       544716   # Number of write row buffer hits
num_act_cmds                   =       476378   # Number of ACT commands
num_pre_cmds                   =       476352   # Number of PRE commands
num_ondemand_pres              =       449057   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645909   # Cyles of rank active rank.0
rank_active_cycles.1           =      9610244   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354091   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       389756   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2102426   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29261   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4642   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2891   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2203   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1579   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1042   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          933   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          749   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16988   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          167   # Write cmd latency (cycles)
write_latency[20-39]           =         1653   # Write cmd latency (cycles)
write_latency[40-59]           =         1972   # Write cmd latency (cycles)
write_latency[60-79]           =         3053   # Write cmd latency (cycles)
write_latency[80-99]           =         3902   # Write cmd latency (cycles)
write_latency[100-119]         =         4667   # Write cmd latency (cycles)
write_latency[120-139]         =         5373   # Write cmd latency (cycles)
write_latency[140-159]         =         6062   # Write cmd latency (cycles)
write_latency[160-179]         =         6842   # Write cmd latency (cycles)
write_latency[180-199]         =         7567   # Write cmd latency (cycles)
write_latency[200-]            =       597111   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       204858   # Read request latency (cycles)
read_latency[40-59]            =       108643   # Read request latency (cycles)
read_latency[60-79]            =       118689   # Read request latency (cycles)
read_latency[80-99]            =        90307   # Read request latency (cycles)
read_latency[100-119]          =        78580   # Read request latency (cycles)
read_latency[120-139]          =        70993   # Read request latency (cycles)
read_latency[140-159]          =        62226   # Read request latency (cycles)
read_latency[160-179]          =        54250   # Read request latency (cycles)
read_latency[180-199]          =        48686   # Read request latency (cycles)
read_latency[200-]             =       688277   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.18674e+09   # Write energy
read_energy                    =  6.15087e+09   # Read energy
act_energy                     =  1.30337e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69964e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87083e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01905e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99679e+09   # Active standby energy rank.1
average_read_latency           =      318.054   # Average read request latency (cycles)
average_interarrival           =      4.62115   # Average request interarrival latency (cycles)
total_energy                   =  2.37185e+10   # Total energy (pJ)
average_power                  =      2371.85   # Average power (mW)
average_bandwidth              =      18.4655   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       647955   # Number of WRITE/WRITEP commands
num_reads_done                 =      1514346   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1148281   # Number of read row buffer hits
num_read_cmds                  =      1514345   # Number of READ/READP commands
num_writes_done                =       647994   # Number of read requests issued
num_write_row_hits             =       551387   # Number of write row buffer hits
num_act_cmds                   =       467370   # Number of ACT commands
num_pre_cmds                   =       467343   # Number of PRE commands
num_ondemand_pres              =       439572   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643183   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633350   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356817   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366650   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2100137   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30859   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4256   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2686   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2128   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1571   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1215   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1079   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          888   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          735   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16850   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          132   # Write cmd latency (cycles)
write_latency[20-39]           =         1591   # Write cmd latency (cycles)
write_latency[40-59]           =         1929   # Write cmd latency (cycles)
write_latency[60-79]           =         3118   # Write cmd latency (cycles)
write_latency[80-99]           =         3734   # Write cmd latency (cycles)
write_latency[100-119]         =         4600   # Write cmd latency (cycles)
write_latency[120-139]         =         5351   # Write cmd latency (cycles)
write_latency[140-159]         =         6157   # Write cmd latency (cycles)
write_latency[160-179]         =         7248   # Write cmd latency (cycles)
write_latency[180-199]         =         8750   # Write cmd latency (cycles)
write_latency[200-]            =       605345   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       192989   # Read request latency (cycles)
read_latency[40-59]            =       101868   # Read request latency (cycles)
read_latency[60-79]            =       114125   # Read request latency (cycles)
read_latency[80-99]            =        85295   # Read request latency (cycles)
read_latency[100-119]          =        75736   # Read request latency (cycles)
read_latency[120-139]          =        69463   # Read request latency (cycles)
read_latency[140-159]          =        60113   # Read request latency (cycles)
read_latency[160-179]          =        53974   # Read request latency (cycles)
read_latency[180-199]          =        47435   # Read request latency (cycles)
read_latency[200-]             =       713341   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.23459e+09   # Write energy
read_energy                    =  6.10584e+09   # Read energy
act_energy                     =  1.27872e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71272e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75992e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01735e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01121e+09   # Active standby energy rank.1
average_read_latency           =      336.855   # Average read request latency (cycles)
average_interarrival           =      4.62448   # Average request interarrival latency (cycles)
total_energy                   =  2.36996e+10   # Total energy (pJ)
average_power                  =      2369.96   # Average power (mW)
average_bandwidth              =       18.452   # Average bandwidth
