* Z:\mnt\design.r\spice\examples\4020.asc
XU1 N003 N011 0 0 N009 N002 IN N024 N017 N010 N010 NC_01 NC_02 0 NC_03 N025 N023 N022 N016 BAT N021 N019 N018 N015 NC_04 N016 N014 N013 MP_05 N012 N004 N006 N008 N010 0 IN N007 N005 LTC4020
V1 IN 0 15
M1 N002 N003 N005 N005 Si4840DY
L1 N005 N006 15µ Rser=25m
R1 IN N002 8m
R2 N009 0 8m
C1 N005 N011 1µ
D1 N010 N011 MBRS360
C2 N006 N012 1µ
D2 N010 N012 MBRS360
C3 N010 0 4.7µ
C4 N013 0 680p Rser=33K
C5 N014 N015 2n
R3 N024 0 130K
R5 IN N017 284K
R6 N017 0 100K
C6 N001 0 .1µ Rser=20m
C7 N001 0 4.7µ Rser=5m
C8 N001 0 56µ x3 Rser=.1
M5 BAT N021 N020 N020 Si4425BDY
R7 N001 N020 20m
R8 N001 N018 100
R9 N020 N019 100
C9 N018 N019 .33µ
R10 BAT N023 95.3K
R11 N023 N022 20K
R12 N001 N016 95.3K
R13 N016 N022 20K
C10 N001 N016 2n
Vbatt BAT 0 PWL(0 0 1m 1 4m 15)
M2 N005 N007 N009 N009 Si4840DY
M3 N001 N004 N006 N006 Si4840DY
M4 N006 N008 0 0 Si4840DY
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC4020.sub
.backanno
.end
