// Seed: 3944167958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_8 = 1 ** 1 ? id_8 == 1 : 1 == id_6 ? id_6 : id_6;
  initial begin
    id_1 = #id_9 id_3;
  end
  module_0(
      id_8, id_7, id_6, id_6
  );
endmodule
