

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_x0'
================================================================
* Date:           Tue Jun 28 23:06:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.835 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    27513|    27513|  91.701 us|  91.701 us|  27513|  27513|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_x0_loop_1       |    27512|    27512|     13756|          -|          -|     2|        no|
        | + C_drain_IO_L2_out_x0_loop_2      |    13754|    13754|      1058|          -|          -|    13|        no|
        |  ++ C_drain_IO_L2_out_x0_loop_3    |     1056|     1056|        66|          -|          -|    16|        no|
        |   +++ C_drain_IO_L2_out_x0_loop_4  |       64|       64|         2|          -|          -|    32|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      101|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      118|     -|
|Register             |        -|      -|      106|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      106|      219|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_368_fu_153_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln691_369_fu_165_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln691_370_fu_177_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_135_p2            |         +|   0|  0|   9|           2|           1|
    |ap_condition_193               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state5  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state5  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i_fu_147_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln890_264_fu_159_p2       |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln890_265_fu_171_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_266_fu_183_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_141_p2           |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 101|          41|          29|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  37|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |c3_V_reg_81                                     |   9|          2|    2|          4|
    |c4_V_reg_92                                     |   9|          2|    4|          8|
    |c5_V_reg_103                                    |   9|          2|    5|         10|
    |c6_V_reg_114                                    |   9|          2|    6|         12|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n    |   9|          2|    1|          2|
    |fifo_data_4_reg_125                             |   9|          2|   64|        128|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 118|         25|   86|        177|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln691_368_reg_201  |   4|   0|    4|          0|
    |add_ln691_369_reg_209  |   5|   0|    5|          0|
    |add_ln691_370_reg_217  |   6|   0|    6|          0|
    |add_ln691_reg_189      |   2|   0|    2|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |c3_V_reg_81            |   2|   0|    2|          0|
    |c4_V_reg_92            |   4|   0|    4|          0|
    |c5_V_reg_103           |   5|   0|    5|          0|
    |c6_V_reg_114           |   6|   0|    6|          0|
    |cmp_i_i_reg_197        |   1|   0|    1|          0|
    |fifo_data_4_reg_125    |  64|   0|   64|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 106|   0|  106|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x0|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_dout       |   in|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x0135_din        |  out|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x0135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x0135_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x0135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x0135_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x0135|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x0109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x0109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x0109|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x0136, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0109, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln5260 = br void" [./dut.cpp:5260]   --->   Operation 10 'br' 'br_ln5260' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.43>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c3_V = phi i2 %add_ln691, void, i2 0, void"   --->   Operation 11 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 12 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.34ns)   --->   "%icmp_ln890 = icmp_eq  i2 %c3_V, i2 2"   --->   Operation 13 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln5260 = br i1 %icmp_ln890, void %.split6, void" [./dut.cpp:5260]   --->   Operation 14 'br' 'br_ln5260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5260 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./dut.cpp:5260]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln5260' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln5260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_605" [./dut.cpp:5260]   --->   Operation 16 'specloopname' 'specloopname_ln5260' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.34ns)   --->   "%cmp_i_i = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 17 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln5263 = br void" [./dut.cpp:5263]   --->   Operation 18 'br' 'br_ln5263' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln5280 = ret" [./dut.cpp:5280]   --->   Operation 19 'ret' 'ret_ln5280' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_368, void, i4 0, void %.split6"   --->   Operation 20 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln691_368 = add i4 %c4_V, i4 1"   --->   Operation 21 'add' 'add_ln691_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln890_264 = icmp_eq  i4 %c4_V, i4 13"   --->   Operation 22 'icmp' 'icmp_ln890_264' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln5263 = br i1 %icmp_ln890_264, void %.split4, void" [./dut.cpp:5263]   --->   Operation 24 'br' 'br_ln5263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln5263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_616" [./dut.cpp:5263]   --->   Operation 25 'specloopname' 'specloopname_ln5263' <Predicate = (!icmp_ln890_264)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln5266 = br void" [./dut.cpp:5266]   --->   Operation 26 'br' 'br_ln5266' <Predicate = (!icmp_ln890_264)> <Delay = 0.38>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln890_264)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_369, void, i5 0, void %.split4"   --->   Operation 28 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691_369 = add i5 %c5_V, i5 1"   --->   Operation 29 'add' 'add_ln691_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln890_265 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln890_265' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln5266 = br i1 %icmp_ln890_265, void %.split2, void" [./dut.cpp:5266]   --->   Operation 32 'br' 'br_ln5266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln5266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_615" [./dut.cpp:5266]   --->   Operation 33 'specloopname' 'specloopname_ln5266' <Predicate = (!icmp_ln890_265)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln5268 = br void" [./dut.cpp:5268]   --->   Operation 34 'br' 'br_ln5268' <Predicate = (!icmp_ln890_265)> <Delay = 0.38>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln890_265)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split2, i6 %add_ln691_370, void"   --->   Operation 36 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln691_370 = add i6 %c6_V, i6 1"   --->   Operation 37 'add' 'add_ln691_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln890_266 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 38 'icmp' 'icmp_ln890_266' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln5268 = br i1 %icmp_ln890_266, void %.split, void" [./dut.cpp:5268]   --->   Operation 40 'br' 'br_ln5268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_626" [./dut.cpp:5268]   --->   Operation 41 'specloopname' 'specloopname_ln5268' <Predicate = (!icmp_ln890_266)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln5270 = br i1 %cmp_i_i, void, void" [./dut.cpp:5270]   --->   Operation 42 'br' 'br_ln5270' <Predicate = (!icmp_ln890_266)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.21ns)   --->   "%tmp_58 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x0136" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_58' <Predicate = (!icmp_ln890_266 & !cmp_i_i)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln890_266 & !cmp_i_i)> <Delay = 0.38>
ST_5 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0109" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890_266 & cmp_i_i)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln5272 = br void" [./dut.cpp:5272]   --->   Operation 46 'br' 'br_ln5272' <Predicate = (!icmp_ln890_266 & cmp_i_i)> <Delay = 0.38>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln890_266)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%fifo_data_4 = phi i64 %tmp, void, i64 %tmp_58, void"   --->   Operation 48 'phi' 'fifo_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135, i64 %fifo_data_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1_x0136]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0_x0135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_0_x0109]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
br_ln5260                (br               ) [ 0111111]
c3_V                     (phi              ) [ 0010000]
add_ln691                (add              ) [ 0111111]
icmp_ln890               (icmp             ) [ 0011111]
br_ln5260                (br               ) [ 0000000]
speclooptripcount_ln5260 (speclooptripcount) [ 0000000]
specloopname_ln5260      (specloopname     ) [ 0000000]
cmp_i_i                  (icmp             ) [ 0001111]
br_ln5263                (br               ) [ 0011111]
ret_ln5280               (ret              ) [ 0000000]
c4_V                     (phi              ) [ 0001000]
add_ln691_368            (add              ) [ 0011111]
icmp_ln890_264           (icmp             ) [ 0011111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000]
br_ln5263                (br               ) [ 0000000]
specloopname_ln5263      (specloopname     ) [ 0000000]
br_ln5266                (br               ) [ 0011111]
br_ln0                   (br               ) [ 0111111]
c5_V                     (phi              ) [ 0000100]
add_ln691_369            (add              ) [ 0011111]
icmp_ln890_265           (icmp             ) [ 0011111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000]
br_ln5266                (br               ) [ 0000000]
specloopname_ln5266      (specloopname     ) [ 0000000]
br_ln5268                (br               ) [ 0011111]
br_ln0                   (br               ) [ 0011111]
c6_V                     (phi              ) [ 0000010]
add_ln691_370            (add              ) [ 0011111]
icmp_ln890_266           (icmp             ) [ 0011111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000]
br_ln5268                (br               ) [ 0000000]
specloopname_ln5268      (specloopname     ) [ 0000000]
br_ln5270                (br               ) [ 0000000]
tmp_58                   (read             ) [ 0011111]
br_ln0                   (br               ) [ 0011111]
tmp                      (read             ) [ 0011111]
br_ln5272                (br               ) [ 0011111]
br_ln0                   (br               ) [ 0011111]
fifo_data_4              (phi              ) [ 0000001]
write_ln174              (write            ) [ 0000000]
br_ln0                   (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1_x0136">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x0136"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0_x0135">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x0135"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_0_x0109">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x0109"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_605"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_616"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_615"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_626"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_58_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="81" class="1005" name="c3_V_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="1"/>
<pin id="83" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="c3_V_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c4_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c4_V_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="c5_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="c5_V_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="c6_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="c6_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="fifo_data_4_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_4 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="fifo_data_4_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="64" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_4/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln691_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln890_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="cmp_i_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln691_368_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_368/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln890_264_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_264/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln691_369_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_369/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln890_265_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_265/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln691_370_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_370/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln890_266_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_266/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="add_ln691_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="197" class="1005" name="cmp_i_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="3"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln691_368_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_368 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln691_369_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_369 "/>
</bind>
</comp>

<comp id="217" class="1005" name="add_ln691_370_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_370 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_58_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="58" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="58" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="128" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="139"><net_src comp="85" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="85" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="85" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="96" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="96" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="107" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="107" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="118" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="118" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="135" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="200"><net_src comp="147" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="153" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="212"><net_src comp="165" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="220"><net_src comp="177" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="228"><net_src comp="62" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="233"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_0_x0135 | {6 }
 - Input state : 
	Port: C_drain_IO_L2_out_x0 : fifo_C_drain_C_drain_IO_L2_out_1_x0136 | {5 }
	Port: C_drain_IO_L2_out_x0 : fifo_C_drain_C_drain_IO_L1_out_0_0_x0109 | {5 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln5260 : 2
		cmp_i_i : 1
	State 3
		add_ln691_368 : 1
		icmp_ln890_264 : 1
		br_ln5263 : 2
	State 4
		add_ln691_369 : 1
		icmp_ln890_265 : 1
		br_ln5266 : 2
	State 5
		add_ln691_370 : 1
		icmp_ln890_266 : 1
		br_ln5268 : 2
	State 6
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_135    |    0    |    9    |
|    add   |   add_ln691_368_fu_153  |    0    |    12   |
|          |   add_ln691_369_fu_165  |    0    |    12   |
|          |   add_ln691_370_fu_177  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_141    |    0    |    8    |
|          |      cmp_i_i_fu_147     |    0    |    8    |
|   icmp   |  icmp_ln890_264_fu_159  |    0    |    9    |
|          |  icmp_ln890_265_fu_171  |    0    |    9    |
|          |  icmp_ln890_266_fu_183  |    0    |    10   |
|----------|-------------------------|---------|---------|
|   read   |    tmp_58_read_fu_62    |    0    |    0    |
|          |      tmp_read_fu_68     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    90   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln691_368_reg_201|    4   |
|add_ln691_369_reg_209|    5   |
|add_ln691_370_reg_217|    6   |
|  add_ln691_reg_189  |    2   |
|     c3_V_reg_81     |    2   |
|     c4_V_reg_92     |    4   |
|     c5_V_reg_103    |    5   |
|     c6_V_reg_114    |    6   |
|   cmp_i_i_reg_197   |    1   |
| fifo_data_4_reg_125 |   64   |
|    tmp_58_reg_225   |   64   |
|     tmp_reg_230     |   64   |
+---------------------+--------+
|        Total        |   227  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   227  |    -   |
+-----------+--------+--------+
|   Total   |   227  |   90   |
+-----------+--------+--------+
