# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../lab3.srcs/sim_1/new/butterfly_test.vhd" \

# Do not sort compile order
nosort
