Analysis & Synthesis report for main
Thu Dec 07 20:12:31 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: segment:rightspeed2|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: segment:rightspeed1|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: segment:leftspeed2|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Div0
 20. Port Connectivity Checks: "laptime:lp"
 21. Port Connectivity Checks: "segment:rightspeed2"
 22. Port Connectivity Checks: "segment:rightspeed1"
 23. Port Connectivity Checks: "segment:leftspeed2"
 24. Port Connectivity Checks: "segment:leftspeed1"
 25. Port Connectivity Checks: "sensor_counter:middle_line_detector"
 26. Port Connectivity Checks: "sensor_counter:strong_right_detector"
 27. Port Connectivity Checks: "sensor_counter:strong_left_detector"
 28. Port Connectivity Checks: "sensor_counter:soft_right_detector"
 29. Port Connectivity Checks: "sensor_counter:soft_left_detector"
 30. Port Connectivity Checks: "sensor_counter:full_line_detector"
 31. Port Connectivity Checks: "light:L"
 32. Port Connectivity Checks: "speed_selector:SS"
 33. Port Connectivity Checks: "sensor_status_detector:SD"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 07 20:12:31 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; main                                       ;
; Top-level Entity Name              ; main                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 892                                        ;
;     Total combinational functions  ; 891                                        ;
;     Dedicated logic registers      ; 121                                        ;
; Total registers                    ; 121                                        ;
; Total pins                         ; 59                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; main.vhd                         ; yes             ; User VHDL File               ; D:/altera/13.1/ros2/main/main.vhd                                  ;         ;
; light.vhd                        ; yes             ; User VHDL File               ; D:/altera/13.1/ros2/main/light.vhd                                 ;         ;
; speed_selector.vhd               ; yes             ; User VHDL File               ; D:/altera/13.1/ros2/main/speed_selector.vhd                        ;         ;
; sensor_counter.vhd               ; yes             ; User VHDL File               ; D:/altera/13.1/ros2/main/sensor_counter.vhd                        ;         ;
; sensor_status_detector.vhd       ; yes             ; User VHDL File               ; D:/altera/13.1/ros2/main/sensor_status_detector.vhd                ;         ;
; segment.vhd                      ; yes             ; Auto-Found VHDL File         ; D:/altera/13.1/ros2/main/segment.vhd                               ;         ;
; laptime.vhd                      ; yes             ; Auto-Found VHDL File         ; D:/altera/13.1/ros2/main/laptime.vhd                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc      ;         ;
; db/lpm_divide_f8m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/lpm_divide_f8m.tdf                     ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/sign_div_unsign_dkh.tdf                ;         ;
; db/alt_u_div_53f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/alt_u_div_53f.tdf                      ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/add_sub_unc.tdf                        ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/add_sub_vnc.tdf                        ;         ;
; db/lpm_divide_3po.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/lpm_divide_3po.tdf                     ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/abs_divider_4dg.tdf                    ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/alt_u_div_t8f.tdf                      ;         ;
; db/lpm_abs_9v9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/lpm_abs_9v9.tdf                        ;         ;
; db/lpm_divide_j8m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/lpm_divide_j8m.tdf                     ;         ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/sign_div_unsign_hkh.tdf                ;         ;
; db/alt_u_div_d3f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/alt_u_div_d3f.tdf                      ;         ;
; db/lpm_divide_bgm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/lpm_divide_bgm.tdf                     ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/sign_div_unsign_ckh.tdf                ;         ;
; db/alt_u_div_33f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/13.1/ros2/main/db/alt_u_div_33f.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 892       ;
;                                             ;           ;
; Total combinational functions               ; 891       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 335       ;
;     -- 3 input functions                    ; 178       ;
;     -- <=2 input functions                  ; 378       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 648       ;
;     -- arithmetic mode                      ; 243       ;
;                                             ;           ;
; Total registers                             ; 121       ;
;     -- Dedicated logic registers            ; 121       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 121       ;
; Total fan-out                               ; 3003      ;
; Average fan-out                             ; 2.66      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                     ; 891 (201)         ; 121 (77)     ; 0           ; 0            ; 0       ; 0         ; 59   ; 0            ; |main                                                                                                                 ; work         ;
;    |laptime:lp|                           ; 325 (75)          ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp                                                                                                      ; work         ;
;       |lpm_divide:Div0|                   ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Div0                                                                                      ; work         ;
;          |lpm_divide_bgm:auto_generated|  ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Div0|lpm_divide_bgm:auto_generated                                                        ; work         ;
;             |sign_div_unsign_ckh:divider| ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Div0|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider                            ; work         ;
;                |alt_u_div_33f:divider|    ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Div0|lpm_divide_bgm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_33f:divider      ; work         ;
;       |lpm_divide:Mod0|                   ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod0                                                                                      ; work         ;
;          |lpm_divide_j8m:auto_generated|  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod0|lpm_divide_j8m:auto_generated                                                        ; work         ;
;             |sign_div_unsign_hkh:divider| ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod0|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                            ; work         ;
;                |alt_u_div_d3f:divider|    ; 102 (102)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod0|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider      ; work         ;
;       |lpm_divide:Mod1|                   ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod1                                                                                      ; work         ;
;          |lpm_divide_j8m:auto_generated|  ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod1|lpm_divide_j8m:auto_generated                                                        ; work         ;
;             |sign_div_unsign_hkh:divider| ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod1|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider                            ; work         ;
;                |alt_u_div_d3f:divider|    ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|laptime:lp|lpm_divide:Mod1|lpm_divide_j8m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_d3f:divider      ; work         ;
;    |light:L|                              ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|light:L                                                                                                         ; work         ;
;    |lpm_divide:Mod0|                      ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_divide:Mod0                                                                                                 ; work         ;
;       |lpm_divide_f8m:auto_generated|     ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_f8m:auto_generated                                                                   ; work         ;
;          |sign_div_unsign_dkh:divider|    ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                                       ; work         ;
;             |alt_u_div_53f:divider|       ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider                 ; work         ;
;    |segment:rightspeed1|                  ; 32 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed1                                                                                             ; work         ;
;       |lpm_divide:Mod0|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed1|lpm_divide:Mod0                                                                             ; work         ;
;          |lpm_divide_3po:auto_generated|  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed1|lpm_divide:Mod0|lpm_divide_3po:auto_generated                                               ; work         ;
;             |abs_divider_4dg:divider|     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed1|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed1|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider ; work         ;
;    |segment:rightspeed2|                  ; 32 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed2                                                                                             ; work         ;
;       |lpm_divide:Mod0|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed2|lpm_divide:Mod0                                                                             ; work         ;
;          |lpm_divide_3po:auto_generated|  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed2|lpm_divide:Mod0|lpm_divide_3po:auto_generated                                               ; work         ;
;             |abs_divider_4dg:divider|     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed2|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|segment:rightspeed2|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider ; work         ;
;    |sensor_counter:middle_line_detector|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sensor_counter:middle_line_detector                                                                             ; work         ;
;    |sensor_counter:soft_left_detector|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sensor_counter:soft_left_detector                                                                               ; work         ;
;    |sensor_counter:soft_right_detector|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sensor_counter:soft_right_detector                                                                              ; work         ;
;    |sensor_status_detector:SD|            ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sensor_status_detector:SD                                                                                       ; work         ;
;    |speed_selector:SS|                    ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|speed_selector:SS                                                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; light:L|led1[0]                                     ; light:L|Equal17                     ; yes                    ;
; sensor_status_detector:SD|line_status_new[0]        ; sensor_status_detector:SD|Selector9 ; yes                    ;
; sensor_status_detector:SD|line_status_new[2]        ; sensor_status_detector:SD|Selector9 ; yes                    ;
; sensor_status_detector:SD|line_status_new[1]        ; sensor_status_detector:SD|Selector9 ; yes                    ;
; light:L|led1[9]                                     ; light:L|Equal17                     ; yes                    ;
; speed_selector:SS|speed_left[15]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[14]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[13]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[12]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[11]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[10]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[9]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[8]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[7]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[6]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[5]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[4]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[3]                     ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_left[2]                     ; speed_selector:SS|Selector72        ; yes                    ;
; speed_selector:SS|speed_right[15]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[14]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[13]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[12]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[11]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[10]                   ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[9]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[8]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[7]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[6]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[5]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[4]                    ; speed_selector:SS|Selector71        ; yes                    ;
; speed_selector:SS|speed_right[3]                    ; speed_selector:SS|Selector71        ; yes                    ;
; sensor_status_detector:SD|line_status_before[0]     ; sensor_status_detector:SD|Selector7 ; yes                    ;
; sensor_status_detector:SD|myflag                    ; sensor_status_detector:SD|Selector5 ; yes                    ;
; sensor_status_detector:SD|line_status_before[2]     ; sensor_status_detector:SD|Selector7 ; yes                    ;
; sensor_status_detector:SD|line_status_before[1]     ; sensor_status_detector:SD|Selector7 ; yes                    ;
; speed_selector:SS|boost_speed[15]                   ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[14]                   ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[10]                   ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[9]                    ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[7]                    ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[4]                    ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; speed_selector:SS|boost_speed[3]                    ; speed_selector:SS|boost_speed[8]    ; yes                    ;
; Number of user-specified and inferred latches = 43  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; laptime:lp|t3[1..3]                    ; Stuck at GND due to stuck port data_in ;
; laptime:lp|t2[1..3]                    ; Stuck at GND due to stuck port data_in ;
; laptime:lp|t3[0]                       ; Merged with laptime:lp|t2[0]           ;
; threshold[1..6,8..11,16,18,24,26..31]  ; Merged with threshold[0]               ;
; threshold[7,13..15,17,19..23,25]       ; Merged with threshold[12]              ;
; threshold[0]                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 38 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 121   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; laptime:lp|t0[0]                       ; 5       ;
; laptime:lp|t1[0]                       ; 5       ;
; laptime:lp|t2[0]                       ; 8       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|carry_cnt[1]                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main|laptime:lp|current_second[8] ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |main|laptime:lp|count[23]         ;
; 14:1               ; 15 bits   ; 135 LEs       ; 15 LEs               ; 120 LEs                ; Yes        ; |main|valid_counter[5]             ;
; 14:1               ; 14 bits   ; 126 LEs       ; 28 LEs               ; 98 LEs                 ; Yes        ; |main|valid_counter[14]            ;
; 34:1               ; 2 bits    ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |main|threshold[0]                 ;
; 30:1               ; 7 bits    ; 140 LEs       ; 7 LEs                ; 133 LEs                ; Yes        ; |main|cnt[2]                       ;
; 37:1               ; 4 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |main|Phase[0]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|speed_selector:SS|speed_left ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|speed_selector:SS|speed_left ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|speed_selector:SS|speed_left ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |main|speed_selector:SS|Selector60 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |main|speed_selector:SS|Selector32 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment:rightspeed2|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment:rightspeed1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segment:leftspeed2|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                           ;
; LPM_WIDTHD             ; 9              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                           ;
; LPM_WIDTHD             ; 9              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: laptime:lp|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_bgm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "laptime:lp"                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; t0[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t1[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t2[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t3[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "segment:rightspeed2" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; num[31..4] ; Input ; Info     ; Stuck at GND    ;
+------------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "segment:rightspeed1" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; num[31..4] ; Input ; Info     ; Stuck at GND    ;
+------------+-------+----------+-----------------+


+------------------------------------------------+
; Port Connectivity Checks: "segment:leftspeed2" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; num[31..4] ; Input ; Info     ; Stuck at GND   ;
+------------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "segment:leftspeed1" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; num[31..4] ; Input ; Info     ; Stuck at GND   ;
+------------+-------+----------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:middle_line_detector"                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ridx[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ridx[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; lidx[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; lidx[31..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cnt[31..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:strong_right_detector"                                                                                                               ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[31..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ridx[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ridx[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cnt[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:strong_left_detector"                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ridx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; lidx[1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cnt[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:soft_right_detector"                                                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ridx[31..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cnt[31..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:soft_left_detector"                                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ridx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ridx[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cnt[31..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_counter:full_line_detector"                                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ridx[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ridx[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lidx        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cnt[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "light:L"               ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; led_type[31..3] ; Input ; Info     ; Stuck at GND ;
; phase[31..4]    ; Input ; Info     ; Stuck at GND ;
; info[31..7]     ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_selector:SS"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; phase[31..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; speed_left[31..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; speed_right[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rush                ; Input  ; Info     ; Stuck at GND                                                                        ;
; info[31..7]         ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sensor_status_detector:SD" ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; phase[31..4]        ; Input ; Info     ; Stuck at GND ;
; full_line[31..4]    ; Input ; Info     ; Stuck at GND ;
; soft_left[31..2]    ; Input ; Info     ; Stuck at GND ;
; soft_right[31..2]   ; Input ; Info     ; Stuck at GND ;
; strong_left[31..3]  ; Input ; Info     ; Stuck at GND ;
; strong_right[31..3] ; Input ; Info     ; Stuck at GND ;
; middle[31..2]       ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 07 20:12:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-design
    Info (12023): Found entity 1: main
Info (12021): Found 2 design units, including 1 entities, in source file turn.vhd
    Info (12022): Found design unit 1: Turn-design
    Info (12023): Found entity 1: Turn
Info (12021): Found 2 design units, including 1 entities, in source file move.vhd
    Info (12022): Found design unit 1: Move-design
    Info (12023): Found entity 1: Move
Info (12021): Found 2 design units, including 1 entities, in source file light.vhd
    Info (12022): Found design unit 1: light-design
    Info (12023): Found entity 1: light
Info (12021): Found 2 design units, including 1 entities, in source file phase_changer.vhd
    Info (12022): Found design unit 1: phase_changer-design
    Info (12023): Found entity 1: phase_changer
Info (12021): Found 2 design units, including 1 entities, in source file speed_selector.vhd
    Info (12022): Found design unit 1: speed_selector-design
    Info (12023): Found entity 1: speed_selector
Info (12021): Found 2 design units, including 1 entities, in source file turning_checker.vhd
    Info (12022): Found design unit 1: turn_checker-design
    Info (12023): Found entity 1: turn_checker
Info (12021): Found 2 design units, including 1 entities, in source file sensor_counter.vhd
    Info (12022): Found design unit 1: sensor_counter-design
    Info (12023): Found entity 1: sensor_counter
Info (12021): Found 2 design units, including 1 entities, in source file motor.vhd
    Info (12022): Found design unit 1: motor-design
    Info (12023): Found entity 1: motor
Warning (12019): Can't analyze file -- file rush.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-design
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file sensor_status_detector.vhd
    Info (12022): Found design unit 1: sensor_status_detector-design
    Info (12023): Found entity 1: sensor_status_detector
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhd(42): object "use_rush" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at main.vhd(43): used explicit default value for signal "rush" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at main.vhd(48): object "faster" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main.vhd(169): object "speed_indicator" assigned a value but never read
Warning (10492): VHDL Process Statement warning at main.vhd(283): signal "threshold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sensor_status_detector" for hierarchy "sensor_status_detector:SD"
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(36): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(39): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(41): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(43): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(45): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(47): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(49): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(56): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(58): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(60): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(62): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(64): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(66): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(75): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(79): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(83): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(89): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(95): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(99): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(107): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(109): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(111): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(113): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(115): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(117): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(123): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(129): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(131): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(133): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(135): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(137): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_status_detector.vhd(139): signal "line_status_new" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable "line_status_new", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable "line_status_before", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable "myflag", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "myflag" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_before[0]" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_before[1]" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_before[2]" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_new[0]" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_new[1]" at sensor_status_detector.vhd(30)
Info (10041): Inferred latch for "line_status_new[2]" at sensor_status_detector.vhd(30)
Info (12128): Elaborating entity "speed_selector" for hierarchy "speed_selector:SS"
Warning (10036): Verilog HDL or VHDL warning at speed_selector.vhd(32): object "valid" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at speed_selector.vhd(33): used explicit default value for signal "valid_counter" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at speed_selector.vhd(34): used explicit default value for signal "threshold" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(40): signal "threshold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(52): signal "force_move" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(55): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(61): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(63): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(65): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(67): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(69): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(75): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(77): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(79): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(81): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(83): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(85): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(93): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(95): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(97): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(99): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(101): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(102): signal "rush" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(114): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(116): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(117): signal "boost_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(118): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(119): signal "boost_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(120): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(121): signal "boost_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(122): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(123): signal "boost_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(124): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(125): signal "boost_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(135): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(137): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(138): signal "rush" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(143): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(145): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(146): signal "rush" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(151): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(153): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at speed_selector.vhd(154): signal "rush" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable "speed_left", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable "speed_right", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable "boost_speed", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable "flash", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "flash" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[0]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[1]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[2]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[3]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[4]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[5]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[6]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[7]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[8]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[9]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[10]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[11]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[12]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[13]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[14]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[15]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[16]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[17]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[18]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[19]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[20]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[21]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[22]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[23]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[24]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[25]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[26]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[27]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[28]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[29]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[30]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "boost_speed[31]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[0]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[1]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[2]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[3]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[4]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[5]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[6]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[7]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[8]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[9]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[10]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[11]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[12]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[13]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[14]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[15]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[16]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[17]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[18]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[19]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[20]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[21]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[22]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[23]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[24]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[25]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[26]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[27]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[28]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[29]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[30]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_right[31]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[0]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[1]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[2]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[3]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[4]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[5]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[6]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[7]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[8]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[9]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[10]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[11]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[12]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[13]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[14]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[15]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[16]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[17]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[18]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[19]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[20]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[21]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[22]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[23]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[24]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[25]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[26]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[27]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[28]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[29]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[30]" at speed_selector.vhd(48)
Info (10041): Inferred latch for "speed_left[31]" at speed_selector.vhd(48)
Info (12128): Elaborating entity "light" for hierarchy "light:L"
Warning (10541): VHDL Signal Declaration warning at light.vhd(20): used implicit default value for signal "flash_led" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at light.vhd(67): signal "led_type" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(69): signal "flash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(70): signal "line_sensor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(72): signal "flash_led" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(75): signal "line_sensor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(79): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(82): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(85): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(88): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(91): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(94): signal "line_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(102): signal "flash_led" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(106): signal "info" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(108): signal "info" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(115): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(117): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(119): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(121): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(123): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(125): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at light.vhd(127): signal "phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at light.vhd(51): inferring latch(es) for signal or variable "led1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "led1[0]" at light.vhd(51)
Info (10041): Inferred latch for "led1[9]" at light.vhd(51)
Info (12128): Elaborating entity "sensor_counter" for hierarchy "sensor_counter:full_line_detector"
Warning (10492): VHDL Process Statement warning at sensor_counter.vhd(31): signal "lidx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sensor_counter.vhd(31): signal "ridx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file segment.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: segment-design
    Info (12023): Found entity 1: segment
Info (12128): Elaborating entity "segment" for hierarchy "segment:leftspeed1"
Warning (10492): VHDL Process Statement warning at segment.vhd(14): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file laptime.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: laptime-design
    Info (12023): Found entity 1: laptime
Info (12128): Elaborating entity "laptime" for hierarchy "laptime:lp"
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment:rightspeed2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment:rightspeed1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segment:leftspeed2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "laptime:lp|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "laptime:lp|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "laptime:lp|Div0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf
    Info (12023): Found entity 1: lpm_divide_f8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf
    Info (12023): Found entity 1: alt_u_div_53f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "segment:rightspeed2|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "segment:rightspeed2|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf
    Info (12023): Found entity 1: lpm_divide_3po
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf
    Info (12023): Found entity 1: lpm_abs_9v9
Info (12130): Elaborated megafunction instantiation "segment:leftspeed2|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "segment:leftspeed2|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "laptime:lp|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "laptime:lp|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j8m.tdf
    Info (12023): Found entity 1: lpm_divide_j8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_d3f.tdf
    Info (12023): Found entity 1: alt_u_div_d3f
Info (12130): Elaborated megafunction instantiation "laptime:lp|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "laptime:lp|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "laptime:lp|lpm_divide:Div0"
Info (12133): Instantiated megafunction "laptime:lp|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf
    Info (12023): Found entity 1: lpm_divide_bgm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf
    Info (12023): Found entity 1: alt_u_div_33f
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|boost_speed[7]" merged with LATCH primitive "speed_selector:SS|boost_speed[15]"
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|boost_speed[4]" merged with LATCH primitive "speed_selector:SS|boost_speed[15]"
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|boost_speed[3]" merged with LATCH primitive "speed_selector:SS|boost_speed[15]"
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|boost_speed[10]" merged with LATCH primitive "speed_selector:SS|boost_speed[14]"
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|boost_speed[9]" merged with LATCH primitive "speed_selector:SS|boost_speed[14]"
Warning (13012): Latch light:L|led1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sw[2]
Warning (13012): Latch sensor_status_detector:SD|line_status_new[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch sensor_status_detector:SD|line_status_new[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch sensor_status_detector:SD|line_status_new[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch light:L|led1[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sw[2]
Warning (13012): Latch speed_selector:SS|speed_left[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[3]
Warning (13012): Latch speed_selector:SS|speed_left[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_left[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_left[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[3]
Warning (13012): Latch speed_selector:SS|speed_left[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_left[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[3]
Warning (13012): Latch speed_selector:SS|speed_right[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_right[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_right[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[3]
Warning (13012): Latch speed_selector:SS|speed_right[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|speed_right[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[2]
Warning (13012): Latch speed_selector:SS|speed_right[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[3]
Warning (13012): Latch sensor_status_detector:SD|myflag has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|boost_speed[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Warning (13012): Latch speed_selector:SS|boost_speed[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Phase[1]
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "speed_selector:SS|speed_left[3]" merged with LATCH primitive "speed_selector:SS|speed_left[7]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg2[1]" is stuck at GND
    Warning (13410): Pin "seg2[2]" is stuck at GND
    Warning (13410): Pin "seg2[6]" is stuck at VCC
    Warning (13410): Pin "seg3[1]" is stuck at GND
    Warning (13410): Pin "seg3[2]" is stuck at GND
    Warning (13410): Pin "seg3[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[5]"
Info (21057): Implemented 952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 893 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Thu Dec 07 20:12:31 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


