/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Mon Oct 27 14:16:22 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkFP32_Adder.h"


/* Constructor */
MOD_mkFP32_Adder::MOD_mkFP32_Adder(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_diff_reg(simHdl, "diff_reg", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_done1(simHdl, "done1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_done2(simHdl, "done2", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_done3(simHdl, "done3", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_final_mantissa(simHdl, "final_mantissa", this, 23u, 0u, (tUInt8)0u),
    INST_guard1(simHdl, "guard1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_man_carry(simHdl, "man_carry", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_new_exp(simHdl, "new_exp", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_res(simHdl, "res", this, 32u, 0u, (tUInt8)0u),
    INST_shifted_mantissa_1(simHdl, "shifted_mantissa_1", this, 24u, 0u, (tUInt8)0u),
    INST_shifted_mantissa_2(simHdl, "shifted_mantissa_2", this, 24u, 0u, (tUInt8)0u),
    INST_sticky1(simHdl, "sticky1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 12u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkFP32_Adder::init_symbols_0()
{
  init_symbol(&symbols[0u], "diff_reg", SYM_MODULE, &INST_diff_reg);
  init_symbol(&symbols[1u], "done1", SYM_MODULE, &INST_done1);
  init_symbol(&symbols[2u], "done2", SYM_MODULE, &INST_done2);
  init_symbol(&symbols[3u], "done3", SYM_MODULE, &INST_done3);
  init_symbol(&symbols[4u], "final_mantissa", SYM_MODULE, &INST_final_mantissa);
  init_symbol(&symbols[5u], "guard1", SYM_MODULE, &INST_guard1);
  init_symbol(&symbols[6u], "man_carry", SYM_MODULE, &INST_man_carry);
  init_symbol(&symbols[7u], "new_exp", SYM_MODULE, &INST_new_exp);
  init_symbol(&symbols[8u], "res", SYM_MODULE, &INST_res);
  init_symbol(&symbols[9u], "shifted_mantissa_1", SYM_MODULE, &INST_shifted_mantissa_1);
  init_symbol(&symbols[10u], "shifted_mantissa_2", SYM_MODULE, &INST_shifted_mantissa_2);
  init_symbol(&symbols[11u], "sticky1", SYM_MODULE, &INST_sticky1);
}


/* Rule actions */


/* Methods */

void MOD_mkFP32_Adder::METH_match_exponents(tUInt32 ARG_match_exponents_num1,
					    tUInt32 ARG_match_exponents_num2)
{
  tUInt8 DEF_y__h950;
  tUInt32 DEF_y__h948;
  tUInt8 DEF_y__h754;
  tUInt32 DEF_y__h752;
  tUInt8 DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4;
  tUInt32 DEF_shifted_part__h908;
  tUInt32 DEF_shifted_part__h705;
  tUInt8 DEF_x__h715;
  tUInt8 DEF_x__h918;
  tUInt8 DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d34;
  tUInt8 DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d22;
  tUInt8 DEF_x__h1152;
  tUInt8 DEF_x__h1184;
  tUInt8 DEF_y_avValue_snd_fst__h1046;
  tUInt8 DEF_diff__h560;
  tUInt8 DEF_diff__h791;
  tUInt8 DEF_y_avValue_fst__h1007;
  tUInt8 DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3;
  tUInt32 DEF_x__h1026;
  tUInt32 DEF_sm1__h468;
  tUInt32 DEF_y_avValue_snd_snd_fst__h1062;
  tUInt8 DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5;
  tUInt32 DEF_y_avValue_snd_snd_fst__h1051;
  tUInt32 DEF_y_avValue_snd_snd_snd__h1061;
  tUInt32 DEF_sm2__h469;
  tUInt32 DEF_x__h1099;
  tUInt8 DEF_x__h597;
  tUInt8 DEF_x__h823;
  tUInt8 DEF_i__h842;
  tUInt8 DEF_match_exponents_num2_BITS_30_TO_23_MINUS_match_ETC___d11;
  tUInt8 DEF_i__h617;
  tUInt8 DEF_match_exponents_num1_BITS_30_TO_23_MINUS_match_ETC___d19;
  tUInt8 DEF_y_avValue_snd_fst__h1055;
  tUInt8 DEF_y_avValue_snd_fst__h1057;
  tUInt32 DEF_man1__h462;
  tUInt32 DEF_man2__h463;
  DEF_man2__h463 = (tUInt32)(8388607u & ARG_match_exponents_num2);
  DEF_man1__h462 = (tUInt32)(8388607u & ARG_match_exponents_num1);
  DEF_y_avValue_snd_fst__h1057 = (tUInt8)((tUInt8)255u & (ARG_match_exponents_num2 >> 23u));
  DEF_y_avValue_snd_fst__h1055 = (tUInt8)((tUInt8)255u & (ARG_match_exponents_num1 >> 23u));
  DEF_sm2__h469 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_man2__h463);
  DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 = DEF_y_avValue_snd_fst__h1055 <= DEF_y_avValue_snd_fst__h1057;
  DEF_sm1__h468 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_man1__h462);
  DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 = DEF_y_avValue_snd_fst__h1055 == DEF_y_avValue_snd_fst__h1057;
  DEF_diff__h791 = (tUInt8)255u & (DEF_y_avValue_snd_fst__h1057 - DEF_y_avValue_snd_fst__h1055);
  DEF_i__h842 = (tUInt8)255u & (DEF_diff__h791 - (tUInt8)1u);
  DEF_match_exponents_num2_BITS_30_TO_23_MINUS_match_ETC___d11 = (tUInt8)((tUInt8)31u & DEF_i__h842);
  DEF_x__h823 = primExtract8(1u,
			     23u,
			     (tUInt32)(DEF_man1__h462),
			     5u,
			     (tUInt8)(DEF_match_exponents_num2_BITS_30_TO_23_MINUS_match_ETC___d11),
			     5u,
			     (tUInt8)(DEF_match_exponents_num2_BITS_30_TO_23_MINUS_match_ETC___d11));
  DEF_y_avValue_snd_snd_fst__h1062 = primShiftR32(24u,
						  24u,
						  (tUInt32)(DEF_sm1__h468),
						  8u,
						  (tUInt8)(DEF_diff__h791));
  DEF_y_avValue_snd_snd_fst__h1051 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_y_avValue_snd_snd_fst__h1062 : DEF_sm1__h468;
  DEF_x__h1026 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? DEF_sm1__h468 : DEF_y_avValue_snd_snd_fst__h1051;
  DEF_diff__h560 = (tUInt8)255u & (DEF_y_avValue_snd_fst__h1055 - DEF_y_avValue_snd_fst__h1057);
  DEF_i__h617 = (tUInt8)255u & (DEF_diff__h560 - (tUInt8)1u);
  DEF_match_exponents_num1_BITS_30_TO_23_MINUS_match_ETC___d19 = (tUInt8)((tUInt8)31u & DEF_i__h617);
  DEF_x__h597 = primExtract8(1u,
			     23u,
			     (tUInt32)(DEF_man2__h463),
			     5u,
			     (tUInt8)(DEF_match_exponents_num1_BITS_30_TO_23_MINUS_match_ETC___d19),
			     5u,
			     (tUInt8)(DEF_match_exponents_num1_BITS_30_TO_23_MINUS_match_ETC___d19));
  DEF_y_avValue_snd_snd_snd__h1061 = primShiftR32(24u,
						  24u,
						  (tUInt32)(DEF_sm2__h469),
						  8u,
						  (tUInt8)(DEF_diff__h560));
  DEF_x__h1099 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 || DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_sm2__h469 : DEF_y_avValue_snd_snd_snd__h1061;
  DEF_y_avValue_fst__h1007 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_diff__h791 : DEF_diff__h560;
  DEF_y_avValue_snd_fst__h1046 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_y_avValue_snd_fst__h1057 : DEF_y_avValue_snd_fst__h1055;
  DEF_x__h1184 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? (tUInt8)0u : DEF_y_avValue_fst__h1007;
  DEF_x__h1152 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? DEF_y_avValue_snd_fst__h1055 : DEF_y_avValue_snd_fst__h1046;
  DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d22 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? !(DEF_diff__h791 == (tUInt8)0u) && DEF_x__h823 : !(DEF_diff__h560 == (tUInt8)0u) && DEF_x__h597;
  DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4 = !DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3;
  DEF_y__h754 = (tUInt8)255u & ((tUInt8)24u - DEF_diff__h560);
  DEF_y__h752 = primShiftR32(24u, 24u, 16777215u, 8u, (tUInt8)(DEF_y__h754));
  DEF_shifted_part__h705 = DEF_sm2__h469 & DEF_y__h752;
  DEF_x__h715 = !(DEF_shifted_part__h705 == 0u);
  DEF_y__h950 = (tUInt8)255u & ((tUInt8)24u - DEF_diff__h791);
  DEF_y__h948 = primShiftR32(24u, 24u, 16777215u, 8u, (tUInt8)(DEF_y__h950));
  DEF_shifted_part__h908 = DEF_sm2__h469 & DEF_y__h948;
  DEF_x__h918 = !(DEF_shifted_part__h908 == 0u);
  DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d34 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_x__h918 : DEF_x__h715;
  if (DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4)
    INST_guard1.METH_write(DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d22);
  if (DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4)
    INST_sticky1.METH_write(DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d34);
  INST_shifted_mantissa_1.METH_write(DEF_x__h1026);
  INST_shifted_mantissa_2.METH_write(DEF_x__h1099);
  INST_new_exp.METH_write(DEF_x__h1152);
  INST_diff_reg.METH_write(DEF_x__h1184);
  INST_done1.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_match_exponents()
{
  tUInt8 DEF_CAN_FIRE_match_exponents;
  tUInt8 PORT_RDY_match_exponents;
  DEF_CAN_FIRE_match_exponents = (tUInt8)1u;
  PORT_RDY_match_exponents = DEF_CAN_FIRE_match_exponents;
  return PORT_RDY_match_exponents;
}

void MOD_mkFP32_Adder::METH_add_mantissa()
{
  tUInt32 DEF_x__h1462;
  tUInt32 DEF_x__h1849;
  tUInt32 DEF_IF_0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0__ETC___d71;
  tUInt8 DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d54;
  tUInt8 DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d51;
  tUInt8 DEF_diff_reg_2_BITS_4_TO_0___d53;
  tUInt8 DEF_i__h1542;
  tUInt8 DEF_diff_reg_2_PLUS_1_8_BITS_4_TO_0___d59;
  tUInt32 DEF_x__h1769;
  tUInt32 DEF_temp_sum_mantissa__h1228;
  tUInt32 DEF_x__h1381;
  tUInt8 DEF_guard1__h1742;
  tUInt8 DEF_sticky1__h1823;
  tUInt8 DEF_i__h1912;
  tUInt32 DEF__read__h218;
  tUInt32 DEF__read__h249;
  DEF__read__h249 = INST_shifted_mantissa_2.METH_read();
  DEF__read__h218 = INST_shifted_mantissa_1.METH_read();
  DEF_i__h1912 = INST_diff_reg.METH_read();
  DEF_sticky1__h1823 = INST_sticky1.METH_read();
  DEF_guard1__h1742 = INST_guard1.METH_read();
  DEF_temp_sum_mantissa__h1228 = 33554431u & ((33554431u & ((((tUInt32)((tUInt8)0u)) << 24u) | DEF__read__h218)) + (33554431u & ((((tUInt32)((tUInt8)0u)) << 24u) | DEF__read__h249)));
  DEF_x__h1381 = (tUInt32)(8388607u & (DEF_temp_sum_mantissa__h1228 >> 1u));
  DEF_x__h1769 = (tUInt32)(8388607u & DEF_temp_sum_mantissa__h1228);
  DEF_i__h1542 = (tUInt8)255u & (DEF_i__h1912 + (tUInt8)1u);
  DEF_diff_reg_2_PLUS_1_8_BITS_4_TO_0___d59 = (tUInt8)((tUInt8)31u & DEF_i__h1542);
  DEF_diff_reg_2_BITS_4_TO_0___d53 = (tUInt8)((tUInt8)31u & DEF_i__h1912);
  DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d51 = (tUInt8)(DEF_temp_sum_mantissa__h1228 >> 24u);
  DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d54 = primExtract8(1u,
									       25u,
									       (tUInt32)(DEF_temp_sum_mantissa__h1228),
									       5u,
									       (tUInt8)(DEF_diff_reg_2_BITS_4_TO_0___d53),
									       5u,
									       (tUInt8)(DEF_diff_reg_2_BITS_4_TO_0___d53));
  DEF_x__h1849 = 8388607u & (DEF_x__h1769 + 1u);
  DEF_x__h1462 = 8388607u & (DEF_x__h1381 + 1u);
  DEF_IF_0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0__ETC___d71 = DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d51 ? (DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d54 ? (DEF_guard1__h1742 | DEF_sticky1__h1823 || primExtract8(1u,
																															  25u,
																															  (tUInt32)(DEF_temp_sum_mantissa__h1228),
																															  5u,
																															  (tUInt8)(DEF_diff_reg_2_PLUS_1_8_BITS_4_TO_0___d59),
																															  5u,
																															  (tUInt8)(DEF_diff_reg_2_PLUS_1_8_BITS_4_TO_0___d59)) ? DEF_x__h1462 : DEF_x__h1381) : DEF_x__h1381) : (DEF_guard1__h1742 ? (DEF_sticky1__h1823 || DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d54 ? DEF_x__h1849 : DEF_x__h1769) : DEF_x__h1769);
  INST_final_mantissa.METH_write(DEF_IF_0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0__ETC___d71);
  if (DEF__0b0_CONCAT_shifted_mantissa_1_6_7_PLUS_0b0_CON_ETC___d51)
    INST_man_carry.METH_write((tUInt8)1u);
  INST_done2.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_add_mantissa()
{
  tUInt8 DEF_CAN_FIRE_add_mantissa;
  tUInt8 PORT_RDY_add_mantissa;
  DEF_CAN_FIRE_add_mantissa = (tUInt8)1u;
  PORT_RDY_add_mantissa = DEF_CAN_FIRE_add_mantissa;
  return PORT_RDY_add_mantissa;
}

void MOD_mkFP32_Adder::METH_normalise()
{
  tUInt32 DEF__0b1_CONCAT_IF_man_carry_2_THEN_new_exp_3_PLUS__ETC___d77;
  tUInt8 DEF__read__h183;
  tUInt32 DEF__read__h283;
  DEF__read__h283 = INST_final_mantissa.METH_read();
  DEF__read__h183 = INST_new_exp.METH_read();
  DEF__0b1_CONCAT_IF_man_carry_2_THEN_new_exp_3_PLUS__ETC___d77 = ((((tUInt32)((tUInt8)1u)) << 31u) | (((tUInt32)(INST_man_carry.METH_read() ? (tUInt8)255u & (DEF__read__h183 + (tUInt8)1u) : DEF__read__h183)) << 23u)) | DEF__read__h283;
  INST_res.METH_write(DEF__0b1_CONCAT_IF_man_carry_2_THEN_new_exp_3_PLUS__ETC___d77);
  INST_done3.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_normalise()
{
  tUInt8 DEF_CAN_FIRE_normalise;
  tUInt8 PORT_RDY_normalise;
  DEF_CAN_FIRE_normalise = (tUInt8)1u;
  PORT_RDY_normalise = DEF_CAN_FIRE_normalise;
  return PORT_RDY_normalise;
}

tUInt32 MOD_mkFP32_Adder::METH_get_res()
{
  tUInt32 PORT_get_res;
  PORT_get_res = INST_res.METH_read();
  return PORT_get_res;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_get_res()
{
  tUInt8 DEF_CAN_FIRE_get_res;
  tUInt8 PORT_RDY_get_res;
  DEF_CAN_FIRE_get_res = (tUInt8)1u;
  PORT_RDY_get_res = DEF_CAN_FIRE_get_res;
  return PORT_RDY_get_res;
}

tUInt8 MOD_mkFP32_Adder::METH_state_1_done()
{
  tUInt8 PORT_state_1_done;
  PORT_state_1_done = INST_done1.METH_read();
  return PORT_state_1_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_1_done()
{
  tUInt8 DEF_CAN_FIRE_state_1_done;
  tUInt8 PORT_RDY_state_1_done;
  DEF_CAN_FIRE_state_1_done = (tUInt8)1u;
  PORT_RDY_state_1_done = DEF_CAN_FIRE_state_1_done;
  return PORT_RDY_state_1_done;
}

tUInt8 MOD_mkFP32_Adder::METH_state_2_done()
{
  tUInt8 PORT_state_2_done;
  PORT_state_2_done = INST_done2.METH_read();
  return PORT_state_2_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_2_done()
{
  tUInt8 DEF_CAN_FIRE_state_2_done;
  tUInt8 PORT_RDY_state_2_done;
  DEF_CAN_FIRE_state_2_done = (tUInt8)1u;
  PORT_RDY_state_2_done = DEF_CAN_FIRE_state_2_done;
  return PORT_RDY_state_2_done;
}

tUInt8 MOD_mkFP32_Adder::METH_state_3_done()
{
  tUInt8 PORT_state_3_done;
  PORT_state_3_done = INST_done3.METH_read();
  return PORT_state_3_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_3_done()
{
  tUInt8 DEF_CAN_FIRE_state_3_done;
  tUInt8 PORT_RDY_state_3_done;
  DEF_CAN_FIRE_state_3_done = (tUInt8)1u;
  PORT_RDY_state_3_done = DEF_CAN_FIRE_state_3_done;
  return PORT_RDY_state_3_done;
}


/* Reset routines */

void MOD_mkFP32_Adder::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_sticky1.reset_RST(ARG_rst_in);
  INST_shifted_mantissa_2.reset_RST(ARG_rst_in);
  INST_shifted_mantissa_1.reset_RST(ARG_rst_in);
  INST_res.reset_RST(ARG_rst_in);
  INST_new_exp.reset_RST(ARG_rst_in);
  INST_man_carry.reset_RST(ARG_rst_in);
  INST_guard1.reset_RST(ARG_rst_in);
  INST_final_mantissa.reset_RST(ARG_rst_in);
  INST_done3.reset_RST(ARG_rst_in);
  INST_done2.reset_RST(ARG_rst_in);
  INST_done1.reset_RST(ARG_rst_in);
  INST_diff_reg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkFP32_Adder::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkFP32_Adder::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_diff_reg.dump_state(indent + 2u);
  INST_done1.dump_state(indent + 2u);
  INST_done2.dump_state(indent + 2u);
  INST_done3.dump_state(indent + 2u);
  INST_final_mantissa.dump_state(indent + 2u);
  INST_guard1.dump_state(indent + 2u);
  INST_man_carry.dump_state(indent + 2u);
  INST_new_exp.dump_state(indent + 2u);
  INST_res.dump_state(indent + 2u);
  INST_shifted_mantissa_1.dump_state(indent + 2u);
  INST_shifted_mantissa_2.dump_state(indent + 2u);
  INST_sticky1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkFP32_Adder::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 13u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_diff_reg.dump_VCD_defs(num);
  num = INST_done1.dump_VCD_defs(num);
  num = INST_done2.dump_VCD_defs(num);
  num = INST_done3.dump_VCD_defs(num);
  num = INST_final_mantissa.dump_VCD_defs(num);
  num = INST_guard1.dump_VCD_defs(num);
  num = INST_man_carry.dump_VCD_defs(num);
  num = INST_new_exp.dump_VCD_defs(num);
  num = INST_res.dump_VCD_defs(num);
  num = INST_shifted_mantissa_1.dump_VCD_defs(num);
  num = INST_shifted_mantissa_2.dump_VCD_defs(num);
  num = INST_sticky1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkFP32_Adder::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFP32_Adder &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkFP32_Adder::vcd_defs(tVCDDumpType dt, MOD_mkFP32_Adder &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkFP32_Adder::vcd_prims(tVCDDumpType dt, MOD_mkFP32_Adder &backing)
{
  INST_diff_reg.dump_VCD(dt, backing.INST_diff_reg);
  INST_done1.dump_VCD(dt, backing.INST_done1);
  INST_done2.dump_VCD(dt, backing.INST_done2);
  INST_done3.dump_VCD(dt, backing.INST_done3);
  INST_final_mantissa.dump_VCD(dt, backing.INST_final_mantissa);
  INST_guard1.dump_VCD(dt, backing.INST_guard1);
  INST_man_carry.dump_VCD(dt, backing.INST_man_carry);
  INST_new_exp.dump_VCD(dt, backing.INST_new_exp);
  INST_res.dump_VCD(dt, backing.INST_res);
  INST_shifted_mantissa_1.dump_VCD(dt, backing.INST_shifted_mantissa_1);
  INST_shifted_mantissa_2.dump_VCD(dt, backing.INST_shifted_mantissa_2);
  INST_sticky1.dump_VCD(dt, backing.INST_sticky1);
}
