{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 16:45:36 2018 " "Info: Processing started: Wed Jan 03 16:45:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-one " "Info: Found design unit 1: ALU-one" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ALU.vhd(18) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(18): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRBUS ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"FRBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLBUS ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"FLBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZZ ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"ZZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZZ ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"ZZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZZ ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"ZZ\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[0\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[0\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[1\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[1\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[2\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[2\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[3\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[3\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[4\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[4\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[5\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[5\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[6\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[6\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[7\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[7\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[8\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[8\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[0\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[0\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[1\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[1\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[2\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[2\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[3\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[3\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[4\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[4\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[5\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[5\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[6\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[6\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ZZ\[7\] Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"ZZ\[7\]\" to the node \"Equal5\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[8\] " "Warning: Latch ZZ\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[0\] " "Warning: Latch ZZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[0\]_208 " "Warning: Latch ZZ\[0\]_208 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[1\] " "Warning: Latch ZZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[2\] " "Warning: Latch ZZ\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[3\] " "Warning: Latch ZZ\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[4\] " "Warning: Latch ZZ\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[5\] " "Warning: Latch ZZ\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[6\] " "Warning: Latch ZZ\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ZZ\[7\] " "Warning: Latch ZZ\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA M " "Warning: Ports D and ENA on the latch are fed by the same signal M" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Info: Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Info: Implemented 70 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 16:45:38 2018 " "Info: Processing ended: Wed Jan 03 16:45:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
