Warning (10268): Verilog HDL information at lab05.v(30): always construct contains both blocking and non-blocking assignments File: D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v Line: 30
