
71_Sensor_Gaz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08003f18  08003f18  00013f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004028  08004028  00014028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004030  08004030  00014030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004034  08004034  00014034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  20000000  08004038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000150  20000068  080040a0  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001b8  080040a0  000201b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014224  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002646  00000000  00000000  000342bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a632  00000000  00000000  00036902  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000cb8  00000000  00000000  00040f38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000011e0  00000000  00000000  00041bf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007036  00000000  00000000  00042dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000587d  00000000  00000000  00049e06  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004f683  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d0c  00000000  00000000  0004f700  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0005240c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  00052490  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f00 	.word	0x08003f00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003f00 	.word	0x08003f00

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000582:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <HAL_InitTick+0x2c>)
{
 8000584:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000590:	f000 fdee 	bl	8001170 <HAL_SYSTICK_Config>
 8000594:	4604      	mov	r4, r0
 8000596:	b938      	cbnz	r0, 80005a8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000598:	4602      	mov	r2, r0
 800059a:	4629      	mov	r1, r5
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 fda6 	bl	80010f0 <HAL_NVIC_SetPriority>
 80005a4:	4620      	mov	r0, r4
 80005a6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005aa:	bd38      	pop	{r3, r4, r5, pc}
 80005ac:	20000000 	.word	0x20000000

080005b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b0:	4a09      	ldr	r2, [pc, #36]	; (80005d8 <HAL_Init+0x28>)
 80005b2:	6813      	ldr	r3, [r2, #0]
 80005b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005b8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ba:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005bc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005be:	f000 fd85 	bl	80010cc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff ffdc 	bl	8000580 <HAL_InitTick>
 80005c8:	4604      	mov	r4, r0
 80005ca:	b918      	cbnz	r0, 80005d4 <HAL_Init+0x24>
    HAL_MspInit();
 80005cc:	f002 fbd6 	bl	8002d7c <HAL_MspInit>
}
 80005d0:	4620      	mov	r0, r4
 80005d2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005d4:	2401      	movs	r4, #1
 80005d6:	e7fb      	b.n	80005d0 <HAL_Init+0x20>
 80005d8:	40022000 	.word	0x40022000

080005dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005dc:	4a02      	ldr	r2, [pc, #8]	; (80005e8 <HAL_IncTick+0xc>)
 80005de:	6813      	ldr	r3, [r2, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000094 	.word	0x20000094

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000094 	.word	0x20000094

080005f8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80005f8:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80005fa:	0dcc      	lsrs	r4, r1, #23
 80005fc:	f004 0404 	and.w	r4, r4, #4
 8000600:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 8000602:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000606:	2307      	movs	r3, #7
 8000608:	fa03 f501 	lsl.w	r5, r3, r1
 800060c:	5823      	ldr	r3, [r4, r0]
 800060e:	fa02 f101 	lsl.w	r1, r2, r1
 8000612:	ea23 0305 	bic.w	r3, r3, r5
 8000616:	4319      	orrs	r1, r3
 8000618:	5021      	str	r1, [r4, r0]
 800061a:	bd30      	pop	{r4, r5, pc}

0800061c <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800061c:	6880      	ldr	r0, [r0, #8]
}
 800061e:	f000 0001 	and.w	r0, r0, #1
 8000622:	4770      	bx	lr

08000624 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000624:	6880      	ldr	r0, [r0, #8]
}
 8000626:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800062a:	4770      	bx	lr

0800062c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800062c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000632:	4604      	mov	r4, r0
 8000634:	2800      	cmp	r0, #0
 8000636:	f000 8085 	beq.w	8000744 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800063a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 800063c:	b925      	cbnz	r5, 8000648 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800063e:	f002 fbb5 	bl	8002dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000642:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000644:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000648:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800064a:	6883      	ldr	r3, [r0, #8]
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	d47b      	bmi.n	8000748 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000650:	6883      	ldr	r3, [r0, #8]
 8000652:	00dd      	lsls	r5, r3, #3
 8000654:	d57f      	bpl.n	8000756 <HAL_ADC_Init+0x12a>
 8000656:	6883      	ldr	r3, [r0, #8]
 8000658:	00d9      	lsls	r1, r3, #3
 800065a:	f140 808a 	bpl.w	8000772 <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800065e:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000660:	f7ff ffe0 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000664:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000666:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800066a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800066c:	d167      	bne.n	800073e <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800066e:	2800      	cmp	r0, #0
 8000670:	d165      	bne.n	800073e <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 8000672:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800067c:	6820      	ldr	r0, [r4, #0]
 800067e:	f7ff ffcd 	bl	800061c <LL_ADC_IsEnabled>
 8000682:	b998      	cbnz	r0, 80006ac <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000684:	4852      	ldr	r0, [pc, #328]	; (80007d0 <HAL_ADC_Init+0x1a4>)
 8000686:	f7ff ffc9 	bl	800061c <LL_ADC_IsEnabled>
 800068a:	4603      	mov	r3, r0
 800068c:	4851      	ldr	r0, [pc, #324]	; (80007d4 <HAL_ADC_Init+0x1a8>)
 800068e:	f7ff ffc5 	bl	800061c <LL_ADC_IsEnabled>
 8000692:	4303      	orrs	r3, r0
 8000694:	4850      	ldr	r0, [pc, #320]	; (80007d8 <HAL_ADC_Init+0x1ac>)
 8000696:	f7ff ffc1 	bl	800061c <LL_ADC_IsEnabled>
 800069a:	4303      	orrs	r3, r0
 800069c:	d106      	bne.n	80006ac <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800069e:	4a4f      	ldr	r2, [pc, #316]	; (80007dc <HAL_ADC_Init+0x1b0>)
 80006a0:	6860      	ldr	r0, [r4, #4]
 80006a2:	6893      	ldr	r3, [r2, #8]
 80006a4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006a8:	4303      	orrs	r3, r0
 80006aa:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006ac:	68e0      	ldr	r0, [r4, #12]
 80006ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006b0:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006b4:	4303      	orrs	r3, r0
 80006b6:	68a0      	ldr	r0, [r4, #8]
 80006b8:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ba:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006bc:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006be:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006c6:	bf02      	ittt	eq
 80006c8:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006ca:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006ce:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006d4:	b122      	cbz	r2, 80006e0 <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80006d6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006d8:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80006dc:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006de:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 80006e0:	6820      	ldr	r0, [r4, #0]
 80006e2:	4a3f      	ldr	r2, [pc, #252]	; (80007e0 <HAL_ADC_Init+0x1b4>)
 80006e4:	68c5      	ldr	r5, [r0, #12]
 80006e6:	402a      	ands	r2, r5
 80006e8:	4313      	orrs	r3, r2
 80006ea:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80006ec:	f7ff ff9a 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80006f0:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80006f2:	689a      	ldr	r2, [r3, #8]
 80006f4:	0712      	lsls	r2, r2, #28
 80006f6:	d546      	bpl.n	8000786 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80006f8:	6922      	ldr	r2, [r4, #16]
 80006fa:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80006fc:	bf05      	ittet	eq
 80006fe:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8000700:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000702:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000704:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000708:	bf06      	itte	eq
 800070a:	f020 000f 	biceq.w	r0, r0, #15
 800070e:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000710:	f022 020f 	bicne.w	r2, r2, #15
 8000714:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000716:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000718:	f023 0303 	bic.w	r3, r3, #3
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8000722:	4608      	mov	r0, r1
 8000724:	b003      	add	sp, #12
 8000726:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000728:	9b01      	ldr	r3, [sp, #4]
 800072a:	3b01      	subs	r3, #1
 800072c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800072e:	9b01      	ldr	r3, [sp, #4]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d1f9      	bne.n	8000728 <HAL_ADC_Init+0xfc>
 8000734:	e78f      	b.n	8000656 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000736:	691a      	ldr	r2, [r3, #16]
 8000738:	f022 0201 	bic.w	r2, r2, #1
 800073c:	e045      	b.n	80007ca <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800073e:	f043 0310 	orr.w	r3, r3, #16
 8000742:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000744:	2101      	movs	r1, #1
 8000746:	e7ec      	b.n	8000722 <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000748:	6883      	ldr	r3, [r0, #8]
 800074a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800074e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000752:	6083      	str	r3, [r0, #8]
 8000754:	e77c      	b.n	8000650 <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000756:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000758:	4a22      	ldr	r2, [pc, #136]	; (80007e4 <HAL_ADC_Init+0x1b8>)
 800075a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800075e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000762:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000766:	6083      	str	r3, [r0, #8]
 8000768:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <HAL_ADC_Init+0x1bc>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000770:	e7dc      	b.n	800072c <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000772:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000774:	f043 0310 	orr.w	r3, r3, #16
 8000778:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800077a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8000782:	2101      	movs	r1, #1
 8000784:	e76c      	b.n	8000660 <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000786:	2800      	cmp	r0, #0
 8000788:	d1b6      	bne.n	80006f8 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800078a:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800078c:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000790:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000792:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000794:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 8000798:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800079c:	f020 0002 	bic.w	r0, r0, #2
 80007a0:	4302      	orrs	r2, r0
 80007a2:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007a4:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007a8:	2a01      	cmp	r2, #1
 80007aa:	d1c4      	bne.n	8000736 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007ac:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007b0:	6918      	ldr	r0, [r3, #16]
 80007b2:	432a      	orrs	r2, r5
 80007b4:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007b6:	f042 0201 	orr.w	r2, r2, #1
 80007ba:	432a      	orrs	r2, r5
 80007bc:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007be:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007c2:	432a      	orrs	r2, r5
 80007c4:	f020 0004 	bic.w	r0, r0, #4
 80007c8:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007ca:	611a      	str	r2, [r3, #16]
 80007cc:	e794      	b.n	80006f8 <HAL_ADC_Init+0xcc>
 80007ce:	bf00      	nop
 80007d0:	50040000 	.word	0x50040000
 80007d4:	50040100 	.word	0x50040100
 80007d8:	50040200 	.word	0x50040200
 80007dc:	50040300 	.word	0x50040300
 80007e0:	fff0c007 	.word	0xfff0c007
 80007e4:	00030d40 	.word	0x00030d40
 80007e8:	20000000 	.word	0x20000000

080007ec <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80007ec:	6803      	ldr	r3, [r0, #0]
 80007ee:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80007f0:	4770      	bx	lr

080007f2 <HAL_ADC_LevelOutOfWindowCallback>:
 80007f2:	4770      	bx	lr

080007f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80007f4:	4770      	bx	lr
	...

080007f8 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 80007f8:	6803      	ldr	r3, [r0, #0]
{
 80007fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 80007fe:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000800:	685e      	ldr	r6, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000802:	4b8b      	ldr	r3, [pc, #556]	; (8000a30 <HAL_ADC_IRQHandler+0x238>)
 8000804:	689f      	ldr	r7, [r3, #8]
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000806:	f015 0f02 	tst.w	r5, #2
{
 800080a:	4604      	mov	r4, r0
 800080c:	f007 071f 	and.w	r7, r7, #31
 8000810:	4698      	mov	r8, r3
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000812:	d00e      	beq.n	8000832 <HAL_ADC_IRQHandler+0x3a>
 8000814:	07b0      	lsls	r0, r6, #30
 8000816:	d50c      	bpl.n	8000832 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000818:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800081a:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800081c:	bf5e      	ittt	pl
 800081e:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8000820:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8000824:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8000826:	4620      	mov	r0, r4
 8000828:	f000 fbd6 	bl	8000fd8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 800082c:	6823      	ldr	r3, [r4, #0]
 800082e:	2202      	movs	r2, #2
 8000830:	601a      	str	r2, [r3, #0]
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000832:	076a      	lsls	r2, r5, #29
 8000834:	d501      	bpl.n	800083a <HAL_ADC_IRQHandler+0x42>
 8000836:	0773      	lsls	r3, r6, #29
 8000838:	d403      	bmi.n	8000842 <HAL_ADC_IRQHandler+0x4a>
 800083a:	0728      	lsls	r0, r5, #28
 800083c:	d539      	bpl.n	80008b2 <HAL_ADC_IRQHandler+0xba>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 800083e:	0731      	lsls	r1, r6, #28
 8000840:	d537      	bpl.n	80008b2 <HAL_ADC_IRQHandler+0xba>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000842:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if(LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000844:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000846:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000848:	bf5e      	ittt	pl
 800084a:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 800084c:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8000850:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000852:	68c3      	ldr	r3, [r0, #12]
 8000854:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8000858:	d125      	bne.n	80008a6 <HAL_ADC_IRQHandler+0xae>
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800085a:	4b76      	ldr	r3, [pc, #472]	; (8000a34 <HAL_ADC_IRQHandler+0x23c>)
 800085c:	4298      	cmp	r0, r3
 800085e:	d108      	bne.n	8000872 <HAL_ADC_IRQHandler+0x7a>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000860:	2f09      	cmp	r7, #9
 8000862:	bf9d      	ittte	ls
 8000864:	f240 2321 	movwls	r3, #545	; 0x221
 8000868:	40fb      	lsrls	r3, r7
 800086a:	43db      	mvnls	r3, r3
 800086c:	2301      	movhi	r3, #1
 800086e:	07da      	lsls	r2, r3, #31
 8000870:	d455      	bmi.n	800091e <HAL_ADC_IRQHandler+0x126>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000872:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8000874:	049b      	lsls	r3, r3, #18
 8000876:	d416      	bmi.n	80008a6 <HAL_ADC_IRQHandler+0xae>
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000878:	6803      	ldr	r3, [r0, #0]
 800087a:	0719      	lsls	r1, r3, #28
 800087c:	d513      	bpl.n	80008a6 <HAL_ADC_IRQHandler+0xae>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800087e:	f7ff fed1 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
 8000882:	2800      	cmp	r0, #0
 8000884:	d14e      	bne.n	8000924 <HAL_ADC_IRQHandler+0x12c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000886:	6822      	ldr	r2, [r4, #0]
 8000888:	6853      	ldr	r3, [r2, #4]
 800088a:	f023 030c 	bic.w	r3, r3, #12
 800088e:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000890:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000892:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000896:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000898:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800089a:	04da      	lsls	r2, r3, #19
 800089c:	d403      	bmi.n	80008a6 <HAL_ADC_IRQHandler+0xae>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800089e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80008a6:	4620      	mov	r0, r4
 80008a8:	f002 f94e 	bl	8002b48 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80008ac:	6823      	ldr	r3, [r4, #0]
 80008ae:	220c      	movs	r2, #12
 80008b0:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80008b2:	06ab      	lsls	r3, r5, #26
 80008b4:	d501      	bpl.n	80008ba <HAL_ADC_IRQHandler+0xc2>
 80008b6:	06b0      	lsls	r0, r6, #26
 80008b8:	d403      	bmi.n	80008c2 <HAL_ADC_IRQHandler+0xca>
 80008ba:	0669      	lsls	r1, r5, #25
 80008bc:	d558      	bpl.n	8000970 <HAL_ADC_IRQHandler+0x178>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 80008be:	0672      	lsls	r2, r6, #25
 80008c0:	d556      	bpl.n	8000970 <HAL_ADC_IRQHandler+0x178>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008c4:	4a5b      	ldr	r2, [pc, #364]	; (8000a34 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008c6:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80008c8:	bf5e      	ittt	pl
 80008ca:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80008cc:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80008d0:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80008d2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008d4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008d6:	68d9      	ldr	r1, [r3, #12]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008d8:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008da:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008de:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 80008e2:	d103      	bne.n	80008ec <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80008e4:	b117      	cbz	r7, 80008ec <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80008e6:	1fba      	subs	r2, r7, #6
 80008e8:	2a01      	cmp	r2, #1
 80008ea:	d824      	bhi.n	8000936 <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80008ec:	68da      	ldr	r2, [r3, #12]
    if((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 80008ee:	b128      	cbz	r0, 80008fc <HAL_ADC_IRQHandler+0x104>
 80008f0:	0190      	lsls	r0, r2, #6
 80008f2:	d437      	bmi.n	8000964 <HAL_ADC_IRQHandler+0x16c>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 80008f4:	2900      	cmp	r1, #0
 80008f6:	d135      	bne.n	8000964 <HAL_ADC_IRQHandler+0x16c>
        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 80008f8:	0491      	lsls	r1, r2, #18
 80008fa:	d433      	bmi.n	8000964 <HAL_ADC_IRQHandler+0x16c>
      if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80008fc:	6819      	ldr	r1, [r3, #0]
 80008fe:	0648      	lsls	r0, r1, #25
 8000900:	d530      	bpl.n	8000964 <HAL_ADC_IRQHandler+0x16c>
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8000902:	0291      	lsls	r1, r2, #10
 8000904:	d42e      	bmi.n	8000964 <HAL_ADC_IRQHandler+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000906:	689a      	ldr	r2, [r3, #8]
 8000908:	0712      	lsls	r2, r2, #28
 800090a:	d51c      	bpl.n	8000946 <HAL_ADC_IRQHandler+0x14e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800090c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800090e:	f043 0310 	orr.w	r3, r3, #16
 8000912:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000914:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000916:	f043 0301 	orr.w	r3, r3, #1
 800091a:	65a3      	str	r3, [r4, #88]	; 0x58
 800091c:	e022      	b.n	8000964 <HAL_ADC_IRQHandler+0x16c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800091e:	4b46      	ldr	r3, [pc, #280]	; (8000a38 <HAL_ADC_IRQHandler+0x240>)
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	e7a7      	b.n	8000874 <HAL_ADC_IRQHandler+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000924:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000926:	f043 0310 	orr.w	r3, r3, #16
 800092a:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800092c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800092e:	f043 0301 	orr.w	r3, r3, #1
 8000932:	65a3      	str	r3, [r4, #88]	; 0x58
 8000934:	e7b7      	b.n	80008a6 <HAL_ADC_IRQHandler+0xae>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000936:	4a40      	ldr	r2, [pc, #256]	; (8000a38 <HAL_ADC_IRQHandler+0x240>)
 8000938:	68d2      	ldr	r2, [r2, #12]
 800093a:	e7d8      	b.n	80008ee <HAL_ADC_IRQHandler+0xf6>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800093c:	6823      	ldr	r3, [r4, #0]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	f013 0f01 	tst.w	r3, #1
 8000944:	e04c      	b.n	80009e0 <HAL_ADC_IRQHandler+0x1e8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000946:	685a      	ldr	r2, [r3, #4]
 8000948:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800094c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800094e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000950:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000954:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8000956:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000958:	05db      	lsls	r3, r3, #23
 800095a:	d403      	bmi.n	8000964 <HAL_ADC_IRQHandler+0x16c>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800095c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000964:	4620      	mov	r0, r4
 8000966:	f000 fb33 	bl	8000fd0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800096a:	6823      	ldr	r3, [r4, #0]
 800096c:	2260      	movs	r2, #96	; 0x60
 800096e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 8000970:	0628      	lsls	r0, r5, #24
 8000972:	d50b      	bpl.n	800098c <HAL_ADC_IRQHandler+0x194>
 8000974:	0631      	lsls	r1, r6, #24
 8000976:	d509      	bpl.n	800098c <HAL_ADC_IRQHandler+0x194>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000978:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800097a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800097e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000980:	4620      	mov	r0, r4
 8000982:	f7ff ff36 	bl	80007f2 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000986:	6823      	ldr	r3, [r4, #0]
 8000988:	2280      	movs	r2, #128	; 0x80
 800098a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 800098c:	05ea      	lsls	r2, r5, #23
 800098e:	d50c      	bpl.n	80009aa <HAL_ADC_IRQHandler+0x1b2>
 8000990:	05f3      	lsls	r3, r6, #23
 8000992:	d50a      	bpl.n	80009aa <HAL_ADC_IRQHandler+0x1b2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000994:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000996:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800099c:	4620      	mov	r0, r4
 800099e:	f000 fb19 	bl	8000fd4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009a8:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 80009aa:	05a8      	lsls	r0, r5, #22
 80009ac:	d50c      	bpl.n	80009c8 <HAL_ADC_IRQHandler+0x1d0>
 80009ae:	05b1      	lsls	r1, r6, #22
 80009b0:	d50a      	bpl.n	80009c8 <HAL_ADC_IRQHandler+0x1d0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80009b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009b8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80009ba:	4620      	mov	r0, r4
 80009bc:	f000 fb0b 	bl	8000fd6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009c6:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 80009c8:	06ea      	lsls	r2, r5, #27
 80009ca:	d50d      	bpl.n	80009e8 <HAL_ADC_IRQHandler+0x1f0>
 80009cc:	06f3      	lsls	r3, r6, #27
 80009ce:	d50b      	bpl.n	80009e8 <HAL_ADC_IRQHandler+0x1f0>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80009d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009d2:	b1f3      	cbz	r3, 8000a12 <HAL_ADC_IRQHandler+0x21a>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80009d4:	2f00      	cmp	r7, #0
 80009d6:	d0b1      	beq.n	800093c <HAL_ADC_IRQHandler+0x144>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80009d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80009dc:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80009e0:	d117      	bne.n	8000a12 <HAL_ADC_IRQHandler+0x21a>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	2210      	movs	r2, #16
 80009e6:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 80009e8:	0568      	lsls	r0, r5, #21
 80009ea:	d51e      	bpl.n	8000a2a <HAL_ADC_IRQHandler+0x232>
 80009ec:	0571      	lsls	r1, r6, #21
 80009ee:	d51c      	bpl.n	8000a2a <HAL_ADC_IRQHandler+0x232>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80009f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f6:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80009f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a00:	6823      	ldr	r3, [r4, #0]
 8000a02:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a06:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a08:	601a      	str	r2, [r3, #0]
}
 8000a0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a0e:	f000 bae0 	b.w	8000fd2 <HAL_ADCEx_InjectedQueueOverflowCallback>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000a12:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a18:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000a1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a1c:	f043 0302 	orr.w	r3, r3, #2
 8000a20:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8000a22:	4620      	mov	r0, r4
 8000a24:	f7ff fee6 	bl	80007f4 <HAL_ADC_ErrorCallback>
 8000a28:	e7db      	b.n	80009e2 <HAL_ADC_IRQHandler+0x1ea>
 8000a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a2e:	bf00      	nop
 8000a30:	50040300 	.word	0x50040300
 8000a34:	50040100 	.word	0x50040100
 8000a38:	50040000 	.word	0x50040000

08000a3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a42:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000a46:	2b01      	cmp	r3, #1
{
 8000a48:	4605      	mov	r5, r0
 8000a4a:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000a4c:	f000 8187 	beq.w	8000d5e <HAL_ADC_ConfigChannel+0x322>
 8000a50:	2301      	movs	r3, #1
 8000a52:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000a56:	6800      	ldr	r0, [r0, #0]
 8000a58:	f7ff fde4 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
 8000a5c:	2800      	cmp	r0, #0
 8000a5e:	f040 8178 	bne.w	8000d52 <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8000a62:	684b      	ldr	r3, [r1, #4]
 8000a64:	2b05      	cmp	r3, #5
 8000a66:	d808      	bhi.n	8000a7a <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 8000a68:	3b02      	subs	r3, #2
 8000a6a:	2b03      	cmp	r3, #3
 8000a6c:	d865      	bhi.n	8000b3a <HAL_ADC_ConfigChannel+0xfe>
 8000a6e:	e8df f003 	tbb	[pc, r3]
 8000a72:	5d02      	.short	0x5d02
 8000a74:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8000a76:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000a78:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000a7a:	6861      	ldr	r1, [r4, #4]
 8000a7c:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000a7e:	098e      	lsrs	r6, r1, #6
 8000a80:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8000a84:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8000a88:	f001 011f 	and.w	r1, r1, #31
 8000a8c:	231f      	movs	r3, #31
 8000a8e:	fa03 f201 	lsl.w	r2, r3, r1
 8000a92:	59f3      	ldr	r3, [r6, r7]
 8000a94:	ea23 0302 	bic.w	r3, r3, r2
 8000a98:	6822      	ldr	r2, [r4, #0]
 8000a9a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000a9e:	408a      	lsls	r2, r1
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000aa4:	f7ff fdbe 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000aa8:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000aaa:	689a      	ldr	r2, [r3, #8]
 8000aac:	0711      	lsls	r1, r2, #28
 8000aae:	f140 8158 	bpl.w	8000d62 <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ab2:	6828      	ldr	r0, [r5, #0]
 8000ab4:	f7ff fdb2 	bl	800061c <LL_ADC_IsEnabled>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	f040 80d7 	bne.w	8000c6c <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000abe:	68e6      	ldr	r6, [r4, #12]
 8000ac0:	6828      	ldr	r0, [r5, #0]
 8000ac2:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000ac4:	4ac3      	ldr	r2, [pc, #780]	; (8000dd4 <HAL_ADC_ConfigChannel+0x398>)
 8000ac6:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8000aca:	f006 0e18 	and.w	lr, r6, #24
 8000ace:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000ad2:	fa22 f20e 	lsr.w	r2, r2, lr
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	ea21 0107 	bic.w	r1, r1, r7
 8000adc:	430a      	orrs	r2, r1
 8000ade:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000ae2:	4abd      	ldr	r2, [pc, #756]	; (8000dd8 <HAL_ADC_ConfigChannel+0x39c>)
 8000ae4:	4296      	cmp	r6, r2
 8000ae6:	f040 80c1 	bne.w	8000c6c <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000aea:	2f00      	cmp	r7, #0
 8000aec:	f040 8093 	bne.w	8000c16 <HAL_ADC_ConfigChannel+0x1da>
 8000af0:	0e9e      	lsrs	r6, r3, #26
 8000af2:	3601      	adds	r6, #1
 8000af4:	f006 021f 	and.w	r2, r6, #31
 8000af8:	2a09      	cmp	r2, #9
 8000afa:	f04f 0101 	mov.w	r1, #1
 8000afe:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000b02:	f240 80a2 	bls.w	8000c4a <HAL_ADC_ConfigChannel+0x20e>
 8000b06:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000b0a:	4091      	lsls	r1, r2
 8000b0c:	ea41 0206 	orr.w	r2, r1, r6
 8000b10:	2f00      	cmp	r7, #0
 8000b12:	f040 80cb 	bne.w	8000cac <HAL_ADC_ConfigChannel+0x270>
 8000b16:	0e9b      	lsrs	r3, r3, #26
 8000b18:	3301      	adds	r3, #1
 8000b1a:	f003 031f 	and.w	r3, r3, #31
 8000b1e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000b22:	391e      	subs	r1, #30
 8000b24:	0509      	lsls	r1, r1, #20
 8000b26:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000b2a:	e09b      	b.n	8000c64 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000b2c:	2312      	movs	r3, #18
 8000b2e:	e7a3      	b.n	8000a78 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8000b30:	2318      	movs	r3, #24
 8000b32:	e7a1      	b.n	8000a78 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000b34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b38:	e79e      	b.n	8000a78 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	e79c      	b.n	8000a78 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b3e:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b42:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000b46:	f3c1 6784 	ubfx	r7, r1, #26, #5
 8000b4a:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	d13a      	bne.n	8000bc8 <HAL_ADC_ConfigChannel+0x18c>
 8000b52:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8000b56:	4287      	cmp	r7, r0
 8000b58:	f040 8128 	bne.w	8000dac <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8000b5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b60:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b64:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b66:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 8000b6a:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000b6e:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b72:	bb9f      	cbnz	r7, 8000bdc <HAL_ADC_ConfigChannel+0x1a0>
 8000b74:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000b78:	4283      	cmp	r3, r0
 8000b7a:	f040 811c 	bne.w	8000db6 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 8000b7e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b82:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b84:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b86:	6891      	ldr	r1, [r2, #8]
 8000b88:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b8c:	f102 0608 	add.w	r6, r2, #8
 8000b90:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b94:	bb77      	cbnz	r7, 8000bf4 <HAL_ADC_ConfigChannel+0x1b8>
 8000b96:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000b9a:	4283      	cmp	r3, r0
 8000b9c:	f040 8112 	bne.w	8000dc4 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000ba0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000ba6:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ba8:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000bac:	68d2      	ldr	r2, [r2, #12]
 8000bae:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000bb2:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000bb6:	bb4e      	cbnz	r6, 8000c0c <HAL_ADC_ConfigChannel+0x1d0>
 8000bb8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000bbc:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000bbe:	bf04      	itt	eq
 8000bc0:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000bc4:	6002      	streq	r2, [r0, #0]
 8000bc6:	e774      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bc8:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bcc:	fab0 f080 	clz	r0, r0
 8000bd0:	4287      	cmp	r7, r0
 8000bd2:	d0c3      	beq.n	8000b5c <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000bd4:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bd8:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	fab3 f383 	clz	r3, r3
 8000be4:	4283      	cmp	r3, r0
 8000be6:	d0ca      	beq.n	8000b7e <HAL_ADC_ConfigChannel+0x142>
 8000be8:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bea:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000bec:	f102 0608 	add.w	r6, r2, #8
 8000bf0:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000bf4:	fa93 f3a3 	rbit	r3, r3
 8000bf8:	fab3 f383 	clz	r3, r3
 8000bfc:	4283      	cmp	r3, r0
 8000bfe:	d0cf      	beq.n	8000ba0 <HAL_ADC_ConfigChannel+0x164>
 8000c00:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c04:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c06:	6823      	ldr	r3, [r4, #0]
 8000c08:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c0c:	fa93 f3a3 	rbit	r3, r3
 8000c10:	fab3 f383 	clz	r3, r3
 8000c14:	e7d2      	b.n	8000bbc <HAL_ADC_ConfigChannel+0x180>
 8000c16:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	3201      	adds	r2, #1
 8000c20:	f002 021f 	and.w	r2, r2, #31
 8000c24:	2a09      	cmp	r2, #9
 8000c26:	d830      	bhi.n	8000c8a <HAL_ADC_ConfigChannel+0x24e>
 8000c28:	fa93 f6a3 	rbit	r6, r3
 8000c2c:	fab6 f686 	clz	r6, r6
 8000c30:	3601      	adds	r6, #1
 8000c32:	06b6      	lsls	r6, r6, #26
 8000c34:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000c38:	fa93 f1a3 	rbit	r1, r3
 8000c3c:	fab1 f181 	clz	r1, r1
 8000c40:	3101      	adds	r1, #1
 8000c42:	f001 021f 	and.w	r2, r1, #31
 8000c46:	2101      	movs	r1, #1
 8000c48:	e001      	b.n	8000c4e <HAL_ADC_ConfigChannel+0x212>
 8000c4a:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000c4e:	4091      	lsls	r1, r2
 8000c50:	ea41 0206 	orr.w	r2, r1, r6
 8000c54:	b9a7      	cbnz	r7, 8000c80 <HAL_ADC_ConfigChannel+0x244>
 8000c56:	0e99      	lsrs	r1, r3, #26
 8000c58:	3101      	adds	r1, #1
 8000c5a:	f001 011f 	and.w	r1, r1, #31
 8000c5e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000c62:	0509      	lsls	r1, r1, #20
 8000c64:	4311      	orrs	r1, r2
 8000c66:	68a2      	ldr	r2, [r4, #8]
 8000c68:	f7ff fcc6 	bl	80005f8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c6c:	6822      	ldr	r2, [r4, #0]
 8000c6e:	4b5b      	ldr	r3, [pc, #364]	; (8000ddc <HAL_ADC_ConfigChannel+0x3a0>)
 8000c70:	421a      	tst	r2, r3
 8000c72:	d120      	bne.n	8000cb6 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c74:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c76:	2300      	movs	r3, #0
 8000c78:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 8000c7c:	b003      	add	sp, #12
 8000c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c80:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000c84:	fab1 f181 	clz	r1, r1
 8000c88:	e7e6      	b.n	8000c58 <HAL_ADC_ConfigChannel+0x21c>
 8000c8a:	fa93 f2a3 	rbit	r2, r3
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	3201      	adds	r2, #1
 8000c94:	0692      	lsls	r2, r2, #26
 8000c96:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000c9a:	fa93 f1a3 	rbit	r1, r3
 8000c9e:	fab1 f181 	clz	r1, r1
 8000ca2:	3101      	adds	r1, #1
 8000ca4:	f001 021f 	and.w	r2, r1, #31
 8000ca8:	2101      	movs	r1, #1
 8000caa:	e72e      	b.n	8000b0a <HAL_ADC_ConfigChannel+0xce>
 8000cac:	fa93 f3a3 	rbit	r3, r3
 8000cb0:	fab3 f383 	clz	r3, r3
 8000cb4:	e730      	b.n	8000b18 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000cb6:	494a      	ldr	r1, [pc, #296]	; (8000de0 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000cb8:	4b4a      	ldr	r3, [pc, #296]	; (8000de4 <HAL_ADC_ConfigChannel+0x3a8>)
 8000cba:	6888      	ldr	r0, [r1, #8]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000cc2:	460c      	mov	r4, r1
 8000cc4:	d11e      	bne.n	8000d04 <HAL_ADC_ConfigChannel+0x2c8>
 8000cc6:	0202      	lsls	r2, r0, #8
 8000cc8:	d4d4      	bmi.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000cca:	682b      	ldr	r3, [r5, #0]
 8000ccc:	4a46      	ldr	r2, [pc, #280]	; (8000de8 <HAL_ADC_ConfigChannel+0x3ac>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d003      	beq.n	8000cda <HAL_ADC_ConfigChannel+0x29e>
 8000cd2:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d1cc      	bne.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000cda:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000cdc:	4a43      	ldr	r2, [pc, #268]	; (8000dec <HAL_ADC_ConfigChannel+0x3b0>)
 8000cde:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000ce2:	4333      	orrs	r3, r6
 8000ce4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ce8:	60a3      	str	r3, [r4, #8]
 8000cea:	4b41      	ldr	r3, [pc, #260]	; (8000df0 <HAL_ADC_ConfigChannel+0x3b4>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	fbb3 f2f2 	udiv	r2, r3, r2
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	4353      	muls	r3, r2
            wait_loop_index--;
 8000cf6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000cf8:	9b01      	ldr	r3, [sp, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d0ba      	beq.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000cfe:	9b01      	ldr	r3, [sp, #4]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	e7f8      	b.n	8000cf6 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000d04:	4b3b      	ldr	r3, [pc, #236]	; (8000df4 <HAL_ADC_ConfigChannel+0x3b8>)
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d111      	bne.n	8000d2e <HAL_ADC_ConfigChannel+0x2f2>
 8000d0a:	01c3      	lsls	r3, r0, #7
 8000d0c:	d4b2      	bmi.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000d0e:	682b      	ldr	r3, [r5, #0]
 8000d10:	4a35      	ldr	r2, [pc, #212]	; (8000de8 <HAL_ADC_ConfigChannel+0x3ac>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d003      	beq.n	8000d1e <HAL_ADC_ConfigChannel+0x2e2>
 8000d16:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d1aa      	bne.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
 8000d1e:	68a3      	ldr	r3, [r4, #8]
 8000d20:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000d24:	4333      	orrs	r3, r6
 8000d26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d2a:	60a3      	str	r3, [r4, #8]
 8000d2c:	e7a2      	b.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000d2e:	4b32      	ldr	r3, [pc, #200]	; (8000df8 <HAL_ADC_ConfigChannel+0x3bc>)
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d19f      	bne.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
 8000d34:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000d38:	d19c      	bne.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000d3a:	682a      	ldr	r2, [r5, #0]
 8000d3c:	4b2a      	ldr	r3, [pc, #168]	; (8000de8 <HAL_ADC_ConfigChannel+0x3ac>)
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d198      	bne.n	8000c74 <HAL_ADC_ConfigChannel+0x238>
 8000d42:	688b      	ldr	r3, [r1, #8]
 8000d44:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000d48:	4333      	orrs	r3, r6
 8000d4a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d4e:	608b      	str	r3, [r1, #8]
 8000d50:	e791      	b.n	8000c76 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d52:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000d54:	f042 0220 	orr.w	r2, r2, #32
 8000d58:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	e78b      	b.n	8000c76 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000d5e:	2002      	movs	r0, #2
 8000d60:	e78c      	b.n	8000c7c <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d62:	2800      	cmp	r0, #0
 8000d64:	f47f aea5 	bne.w	8000ab2 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000d68:	68a2      	ldr	r2, [r4, #8]
 8000d6a:	6821      	ldr	r1, [r4, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fc43 	bl	80005f8 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000d72:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000d74:	f8d5 e000 	ldr.w	lr, [r5]
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000d7e:	2e04      	cmp	r6, #4
 8000d80:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000d84:	f43f aedb 	beq.w	8000b3e <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000d88:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000d8c:	0048      	lsls	r0, r1, #1
 8000d8e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000d90:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000d94:	4081      	lsls	r1, r0
 8000d96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d9a:	4319      	orrs	r1, r3
 8000d9c:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000da0:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <HAL_ADC_ConfigChannel+0x3c0>)
 8000da2:	4003      	ands	r3, r0
 8000da4:	4319      	orrs	r1, r3
 8000da6:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000daa:	e682      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000dac:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000db0:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000db4:	e6de      	b.n	8000b74 <HAL_ADC_ConfigChannel+0x138>
 8000db6:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000db8:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dba:	f102 0608 	add.w	r6, r2, #8
 8000dbe:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000dc2:	e6e8      	b.n	8000b96 <HAL_ADC_ConfigChannel+0x15a>
 8000dc4:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000dc8:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000dca:	6823      	ldr	r3, [r4, #0]
 8000dcc:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000dd0:	e6f2      	b.n	8000bb8 <HAL_ADC_ConfigChannel+0x17c>
 8000dd2:	bf00      	nop
 8000dd4:	0007ffff 	.word	0x0007ffff
 8000dd8:	407f0000 	.word	0x407f0000
 8000ddc:	80080000 	.word	0x80080000
 8000de0:	50040300 	.word	0x50040300
 8000de4:	c7520000 	.word	0xc7520000
 8000de8:	50040000 	.word	0x50040000
 8000dec:	00030d40 	.word	0x00030d40
 8000df0:	20000000 	.word	0x20000000
 8000df4:	cb840000 	.word	0xcb840000
 8000df8:	80000001 	.word	0x80000001
 8000dfc:	03fff000 	.word	0x03fff000

08000e00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000e00:	b570      	push	{r4, r5, r6, lr}
 8000e02:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e04:	6800      	ldr	r0, [r0, #0]
 8000e06:	f7ff fc09 	bl	800061c <LL_ADC_IsEnabled>
 8000e0a:	b108      	cbz	r0, 8000e10 <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000e10:	6822      	ldr	r2, [r4, #0]
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <ADC_Enable+0x68>)
 8000e14:	6891      	ldr	r1, [r2, #8]
 8000e16:	4219      	tst	r1, r3
 8000e18:	d009      	beq.n	8000e2e <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e1a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e1c:	f043 0310 	orr.w	r3, r3, #16
 8000e20:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000e2e:	6893      	ldr	r3, [r2, #8]
 8000e30:	4d0e      	ldr	r5, [pc, #56]	; (8000e6c <ADC_Enable+0x6c>)
 8000e32:	402b      	ands	r3, r5
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000e3a:	f7ff fbd7 	bl	80005ec <HAL_GetTick>
 8000e3e:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000e40:	6820      	ldr	r0, [r4, #0]
 8000e42:	6803      	ldr	r3, [r0, #0]
 8000e44:	07db      	lsls	r3, r3, #31
 8000e46:	d4e1      	bmi.n	8000e0c <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e48:	f7ff fbe8 	bl	800061c <LL_ADC_IsEnabled>
 8000e4c:	b928      	cbnz	r0, 8000e5a <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000e4e:	6822      	ldr	r2, [r4, #0]
 8000e50:	6893      	ldr	r3, [r2, #8]
 8000e52:	402b      	ands	r3, r5
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e5a:	f7ff fbc7 	bl	80005ec <HAL_GetTick>
 8000e5e:	1b80      	subs	r0, r0, r6
 8000e60:	2802      	cmp	r0, #2
 8000e62:	d9ed      	bls.n	8000e40 <ADC_Enable+0x40>
 8000e64:	e7d9      	b.n	8000e1a <ADC_Enable+0x1a>
 8000e66:	bf00      	nop
 8000e68:	8000003f 	.word	0x8000003f
 8000e6c:	7fffffc0 	.word	0x7fffffc0

08000e70 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000e70:	4b50      	ldr	r3, [pc, #320]	; (8000fb4 <HAL_ADC_Start_IT+0x144>)
{
 8000e72:	b570      	push	{r4, r5, r6, lr}
 8000e74:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e76:	6800      	ldr	r0, [r0, #0]
 8000e78:	689e      	ldr	r6, [r3, #8]
 8000e7a:	f7ff fbd3 	bl	8000624 <LL_ADC_REG_IsConversionOngoing>
 8000e7e:	4605      	mov	r5, r0
 8000e80:	2800      	cmp	r0, #0
 8000e82:	f040 8090 	bne.w	8000fa6 <HAL_ADC_Start_IT+0x136>
    __HAL_LOCK(hadc);
 8000e86:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	f000 808b 	beq.w	8000fa6 <HAL_ADC_Start_IT+0x136>
 8000e90:	2301      	movs	r3, #1
 8000e92:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000e96:	4620      	mov	r0, r4
 8000e98:	f7ff ffb2 	bl	8000e00 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	d17f      	bne.n	8000fa0 <HAL_ADC_Start_IT+0x130>
      ADC_STATE_CLR_SET(hadc->State,
 8000ea0:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000ea2:	4a45      	ldr	r2, [pc, #276]	; (8000fb8 <HAL_ADC_Start_IT+0x148>)
      ADC_STATE_CLR_SET(hadc->State,
 8000ea4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000ea8:	f023 0301 	bic.w	r3, r3, #1
 8000eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eb0:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	f006 011f 	and.w	r1, r6, #31
 8000eba:	d076      	beq.n	8000faa <HAL_ADC_Start_IT+0x13a>
 8000ebc:	461e      	mov	r6, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ebe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ec0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000ec4:	6562      	str	r2, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000ec6:	6d62      	ldr	r2, [r4, #84]	; 0x54
      switch(hadc->Init.EOCSelection)
 8000ec8:	6965      	ldr	r5, [r4, #20]
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000eca:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 8000ece:	bf1c      	itt	ne
 8000ed0:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000ed2:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000ed6:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000ed8:	221c      	movs	r2, #28
 8000eda:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	f022 021c 	bic.w	r2, r2, #28
 8000ee8:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000eea:	685a      	ldr	r2, [r3, #4]
      switch(hadc->Init.EOCSelection)
 8000eec:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000eee:	bf0c      	ite	eq
 8000ef0:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000ef4:	f042 0204 	orrne.w	r2, r2, #4
 8000ef8:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000efa:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000efc:	b91a      	cbnz	r2, 8000f06 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8000efe:	685a      	ldr	r2, [r3, #4]
 8000f00:	f042 0210 	orr.w	r2, r2, #16
 8000f04:	605a      	str	r2, [r3, #4]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f06:	42b3      	cmp	r3, r6
 8000f08:	d008      	beq.n	8000f1c <HAL_ADC_Start_IT+0xac>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000f0a:	2909      	cmp	r1, #9
 8000f0c:	bf9d      	ittte	ls
 8000f0e:	f240 2221 	movwls	r2, #545	; 0x221
 8000f12:	40ca      	lsrls	r2, r1
 8000f14:	43d2      	mvnls	r2, r2
 8000f16:	2201      	movhi	r2, #1
 8000f18:	07d2      	lsls	r2, r2, #31
 8000f1a:	d422      	bmi.n	8000f62 <HAL_ADC_Start_IT+0xf2>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	0191      	lsls	r1, r2, #6
 8000f20:	d516      	bpl.n	8000f50 <HAL_ADC_Start_IT+0xe0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f22:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f24:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f2c:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f2e:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000f30:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f32:	bf0b      	itete	eq
 8000f34:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000f38:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f3c:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000f3e:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f40:	bf0b      	itete	eq
 8000f42:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f44:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f46:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f4a:	f042 0220 	orrne.w	r2, r2, #32
 8000f4e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f56:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000f5a:	f042 0204 	orr.w	r2, r2, #4
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f62:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f68:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f6a:	68f2      	ldr	r2, [r6, #12]
 8000f6c:	0192      	lsls	r2, r2, #6
 8000f6e:	d520      	bpl.n	8000fb2 <HAL_ADC_Start_IT+0x142>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f70:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f72:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000f76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f7a:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f7c:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000f7e:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f80:	bf0b      	itete	eq
 8000f82:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000f86:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f8a:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000f8c:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f8e:	bf0b      	itete	eq
 8000f90:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f92:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f94:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f98:	f042 0220 	orrne.w	r2, r2, #32
 8000f9c:	605a      	str	r2, [r3, #4]
            break;
 8000f9e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000fa0:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000fa4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000faa:	4e04      	ldr	r6, [pc, #16]	; (8000fbc <HAL_ADC_Start_IT+0x14c>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000fac:	2900      	cmp	r1, #0
 8000fae:	d086      	beq.n	8000ebe <HAL_ADC_Start_IT+0x4e>
 8000fb0:	e789      	b.n	8000ec6 <HAL_ADC_Start_IT+0x56>
}
 8000fb2:	bd70      	pop	{r4, r5, r6, pc}
 8000fb4:	50040300 	.word	0x50040300
 8000fb8:	50040100 	.word	0x50040100
 8000fbc:	50040000 	.word	0x50040000

08000fc0 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fc0:	6880      	ldr	r0, [r0, #8]
}
 8000fc2:	f000 0001 	and.w	r0, r0, #1
 8000fc6:	4770      	bx	lr

08000fc8 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000fc8:	6880      	ldr	r0, [r0, #8]
}
 8000fca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000fce:	4770      	bx	lr

08000fd0 <HAL_ADCEx_InjectedConvCpltCallback>:
 8000fd0:	4770      	bx	lr

08000fd2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8000fd4:	4770      	bx	lr

08000fd6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8000fd6:	4770      	bx	lr

08000fd8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 8000fd8:	4770      	bx	lr
	...

08000fdc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000fdc:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fde:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000fe2:	2b01      	cmp	r3, #1
{
 8000fe4:	b09b      	sub	sp, #108	; 0x6c
 8000fe6:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000fe8:	d066      	beq.n	80010b8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000fea:	2301      	movs	r3, #1
 8000fec:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000ff0:	4b32      	ldr	r3, [pc, #200]	; (80010bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000ff2:	6800      	ldr	r0, [r0, #0]
 8000ff4:	4298      	cmp	r0, r3
 8000ff6:	bf0c      	ite	eq
 8000ff8:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000ffc:	2300      	movne	r3, #0
 8000ffe:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8001000:	9801      	ldr	r0, [sp, #4]
 8001002:	b940      	cbnz	r0, 8001016 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001004:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001006:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800100a:	f043 0320 	orr.w	r3, r3, #32
 800100e:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8001010:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8001012:	b01b      	add	sp, #108	; 0x6c
 8001014:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001016:	f7ff ffd7 	bl	8000fc8 <LL_ADC_REG_IsConversionOngoing>
 800101a:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 800101c:	6810      	ldr	r0, [r2, #0]
 800101e:	f7ff ffd3 	bl	8000fc8 <LL_ADC_REG_IsConversionOngoing>
 8001022:	2800      	cmp	r0, #0
 8001024:	d142      	bne.n	80010ac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8001026:	2b00      	cmp	r3, #0
 8001028:	d140      	bne.n	80010ac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800102a:	680b      	ldr	r3, [r1, #0]
 800102c:	4c24      	ldr	r4, [pc, #144]	; (80010c0 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 800102e:	b333      	cbz	r3, 800107e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8001030:	68a3      	ldr	r3, [r4, #8]
 8001032:	6848      	ldr	r0, [r1, #4]
 8001034:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001038:	4303      	orrs	r3, r0
 800103a:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 800103e:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8001042:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001044:	481d      	ldr	r0, [pc, #116]	; (80010bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8001046:	f7ff ffbb 	bl	8000fc0 <LL_ADC_IsEnabled>
 800104a:	4603      	mov	r3, r0
 800104c:	481d      	ldr	r0, [pc, #116]	; (80010c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 800104e:	f7ff ffb7 	bl	8000fc0 <LL_ADC_IsEnabled>
 8001052:	4303      	orrs	r3, r0
 8001054:	481c      	ldr	r0, [pc, #112]	; (80010c8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8001056:	f7ff ffb3 	bl	8000fc0 <LL_ADC_IsEnabled>
 800105a:	4318      	orrs	r0, r3
 800105c:	d004      	beq.n	8001068 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800105e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001060:	2300      	movs	r3, #0
 8001062:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8001066:	e7d4      	b.n	8001012 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8001068:	680b      	ldr	r3, [r1, #0]
 800106a:	68a5      	ldr	r5, [r4, #8]
 800106c:	6889      	ldr	r1, [r1, #8]
 800106e:	430b      	orrs	r3, r1
 8001070:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8001074:	f021 010f 	bic.w	r1, r1, #15
 8001078:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800107a:	60a3      	str	r3, [r4, #8]
 800107c:	e7f0      	b.n	8001060 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800107e:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001080:	480e      	ldr	r0, [pc, #56]	; (80010bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001082:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001086:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001088:	f7ff ff9a 	bl	8000fc0 <LL_ADC_IsEnabled>
 800108c:	4603      	mov	r3, r0
 800108e:	480d      	ldr	r0, [pc, #52]	; (80010c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8001090:	f7ff ff96 	bl	8000fc0 <LL_ADC_IsEnabled>
 8001094:	4303      	orrs	r3, r0
 8001096:	480c      	ldr	r0, [pc, #48]	; (80010c8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8001098:	f7ff ff92 	bl	8000fc0 <LL_ADC_IsEnabled>
 800109c:	4318      	orrs	r0, r3
 800109e:	d1de      	bne.n	800105e <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80010a0:	68a3      	ldr	r3, [r4, #8]
 80010a2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80010a6:	f023 030f 	bic.w	r3, r3, #15
 80010aa:	e7e6      	b.n	800107a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010ac:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80010ae:	f043 0320 	orr.w	r3, r3, #32
 80010b2:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80010b4:	2001      	movs	r0, #1
 80010b6:	e7d3      	b.n	8001060 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 80010b8:	2002      	movs	r0, #2
 80010ba:	e7aa      	b.n	8001012 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80010bc:	50040000 	.word	0x50040000
 80010c0:	50040300 	.word	0x50040300
 80010c4:	50040100 	.word	0x50040100
 80010c8:	50040200 	.word	0x50040200

080010cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010cc:	4a07      	ldr	r2, [pc, #28]	; (80010ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80010ce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	0c1b      	lsrs	r3, r3, #16
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010dc:	0200      	lsls	r0, r0, #8
 80010de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80010e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80010e8:	60d3      	str	r3, [r2, #12]
 80010ea:	4770      	bx	lr
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f0:	4b17      	ldr	r3, [pc, #92]	; (8001150 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f2:	b530      	push	{r4, r5, lr}
 80010f4:	68dc      	ldr	r4, [r3, #12]
 80010f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001100:	2b04      	cmp	r3, #4
 8001102:	bf28      	it	cs
 8001104:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001106:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001108:	f04f 0501 	mov.w	r5, #1
 800110c:	fa05 f303 	lsl.w	r3, r5, r3
 8001110:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001114:	bf8c      	ite	hi
 8001116:	3c03      	subhi	r4, #3
 8001118:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111a:	4019      	ands	r1, r3
 800111c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800111e:	fa05 f404 	lsl.w	r4, r5, r4
 8001122:	3c01      	subs	r4, #1
 8001124:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001126:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001128:	ea42 0201 	orr.w	r2, r2, r1
 800112c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001130:	bfaf      	iteee	ge
 8001132:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001136:	f000 000f 	andlt.w	r0, r0, #15
 800113a:	4b06      	ldrlt	r3, [pc, #24]	; (8001154 <HAL_NVIC_SetPriority+0x64>)
 800113c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	bfa5      	ittet	ge
 8001140:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001144:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001146:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800114c:	bd30      	pop	{r4, r5, pc}
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00
 8001154:	e000ed14 	.word	0xe000ed14

08001158 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001158:	0942      	lsrs	r2, r0, #5
 800115a:	2301      	movs	r3, #1
 800115c:	f000 001f 	and.w	r0, r0, #31
 8001160:	fa03 f000 	lsl.w	r0, r3, r0
 8001164:	4b01      	ldr	r3, [pc, #4]	; (800116c <HAL_NVIC_EnableIRQ+0x14>)
 8001166:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800116a:	4770      	bx	lr
 800116c:	e000e100 	.word	0xe000e100

08001170 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	3801      	subs	r0, #1
 8001172:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001176:	d20a      	bcs.n	800118e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117e:	21f0      	movs	r1, #240	; 0xf0
 8001180:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001184:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001186:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001188:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000e010 	.word	0xe000e010
 8001198:	e000ed00 	.word	0xe000ed00

0800119c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800119c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011a0:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a4:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001350 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80011a8:	4c67      	ldr	r4, [pc, #412]	; (8001348 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011aa:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80011ac:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ae:	9a01      	ldr	r2, [sp, #4]
 80011b0:	40da      	lsrs	r2, r3
 80011b2:	d102      	bne.n	80011ba <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80011b4:	b005      	add	sp, #20
 80011b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011ba:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80011bc:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011be:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80011c0:	ea12 0e06 	ands.w	lr, r2, r6
 80011c4:	f000 80b1 	beq.w	800132a <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011c8:	684a      	ldr	r2, [r1, #4]
 80011ca:	f022 0710 	bic.w	r7, r2, #16
 80011ce:	2f02      	cmp	r7, #2
 80011d0:	d116      	bne.n	8001200 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80011d2:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80011d6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011da:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80011de:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011e2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011e6:	f04f 0c0f 	mov.w	ip, #15
 80011ea:	fa0c fc0a 	lsl.w	ip, ip, sl
 80011ee:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011f2:	690d      	ldr	r5, [r1, #16]
 80011f4:	fa05 f50a 	lsl.w	r5, r5, sl
 80011f8:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80011fc:	f8c9 5020 	str.w	r5, [r9, #32]
 8001200:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001204:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001206:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800120a:	fa05 f50c 	lsl.w	r5, r5, ip
 800120e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001210:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001214:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001218:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800121c:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800121e:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001222:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001224:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001228:	d811      	bhi.n	800124e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800122a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800122c:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001230:	68cf      	ldr	r7, [r1, #12]
 8001232:	fa07 f70c 	lsl.w	r7, r7, ip
 8001236:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 800123a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800123c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800123e:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001242:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001246:	409f      	lsls	r7, r3
 8001248:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 800124c:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800124e:	f1ba 0f03 	cmp.w	sl, #3
 8001252:	d107      	bne.n	8001264 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001254:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001256:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800125a:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800125e:	409f      	lsls	r7, r3
 8001260:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001262:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001264:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001266:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001268:	688e      	ldr	r6, [r1, #8]
 800126a:	fa06 f60c 	lsl.w	r6, r6, ip
 800126e:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001270:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001272:	00d5      	lsls	r5, r2, #3
 8001274:	d559      	bpl.n	800132a <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800127a:	f045 0501 	orr.w	r5, r5, #1
 800127e:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001282:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001286:	f023 0603 	bic.w	r6, r3, #3
 800128a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800128e:	f005 0501 	and.w	r5, r5, #1
 8001292:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001296:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001298:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129c:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800129e:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012a0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80012a4:	270f      	movs	r7, #15
 80012a6:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012aa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012ae:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012b2:	d03c      	beq.n	800132e <HAL_GPIO_Init+0x192>
 80012b4:	4d25      	ldr	r5, [pc, #148]	; (800134c <HAL_GPIO_Init+0x1b0>)
 80012b6:	42a8      	cmp	r0, r5
 80012b8:	d03b      	beq.n	8001332 <HAL_GPIO_Init+0x196>
 80012ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012be:	42a8      	cmp	r0, r5
 80012c0:	d039      	beq.n	8001336 <HAL_GPIO_Init+0x19a>
 80012c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012c6:	42a8      	cmp	r0, r5
 80012c8:	d037      	beq.n	800133a <HAL_GPIO_Init+0x19e>
 80012ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012ce:	42a8      	cmp	r0, r5
 80012d0:	d035      	beq.n	800133e <HAL_GPIO_Init+0x1a2>
 80012d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012d6:	42a8      	cmp	r0, r5
 80012d8:	d033      	beq.n	8001342 <HAL_GPIO_Init+0x1a6>
 80012da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012de:	42a8      	cmp	r0, r5
 80012e0:	bf14      	ite	ne
 80012e2:	2507      	movne	r5, #7
 80012e4:	2506      	moveq	r5, #6
 80012e6:	fa05 f50c 	lsl.w	r5, r5, ip
 80012ea:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012ec:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80012ee:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80012f0:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012f4:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80012f6:	bf54      	ite	pl
 80012f8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80012fa:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80012fe:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001300:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001302:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001304:	bf54      	ite	pl
 8001306:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001308:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 800130c:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800130e:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001310:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001312:	bf54      	ite	pl
 8001314:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001316:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 800131a:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 800131c:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800131e:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001320:	bf54      	ite	pl
 8001322:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001324:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001328:	60e5      	str	r5, [r4, #12]
    position++;
 800132a:	3301      	adds	r3, #1
 800132c:	e73f      	b.n	80011ae <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800132e:	2500      	movs	r5, #0
 8001330:	e7d9      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 8001332:	2501      	movs	r5, #1
 8001334:	e7d7      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 8001336:	2502      	movs	r5, #2
 8001338:	e7d5      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 800133a:	2503      	movs	r5, #3
 800133c:	e7d3      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 800133e:	2504      	movs	r5, #4
 8001340:	e7d1      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 8001342:	2505      	movs	r5, #5
 8001344:	e7cf      	b.n	80012e6 <HAL_GPIO_Init+0x14a>
 8001346:	bf00      	nop
 8001348:	40010400 	.word	0x40010400
 800134c:	48000400 	.word	0x48000400
 8001350:	40021000 	.word	0x40021000

08001354 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001354:	4b02      	ldr	r3, [pc, #8]	; (8001360 <HAL_PWREx_GetVoltageRange+0xc>)
 8001356:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001358:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	40007000 	.word	0x40007000

08001364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001366:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001368:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800136c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001370:	d11c      	bne.n	80013ac <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001372:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001376:	d015      	beq.n	80013a4 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800137e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001382:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001384:	4a10      	ldr	r2, [pc, #64]	; (80013c8 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001386:	6811      	ldr	r1, [r2, #0]
 8001388:	2232      	movs	r2, #50	; 0x32
 800138a:	434a      	muls	r2, r1
 800138c:	490f      	ldr	r1, [pc, #60]	; (80013cc <HAL_PWREx_ControlVoltageScaling+0x68>)
 800138e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001392:	4619      	mov	r1, r3
 8001394:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001396:	6958      	ldr	r0, [r3, #20]
 8001398:	0540      	lsls	r0, r0, #21
 800139a:	d500      	bpl.n	800139e <HAL_PWREx_ControlVoltageScaling+0x3a>
 800139c:	b922      	cbnz	r2, 80013a8 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800139e:	694b      	ldr	r3, [r1, #20]
 80013a0:	055b      	lsls	r3, r3, #21
 80013a2:	d40d      	bmi.n	80013c0 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013a4:	2000      	movs	r0, #0
 80013a6:	4770      	bx	lr
        wait_loop_index--;
 80013a8:	3a01      	subs	r2, #1
 80013aa:	e7f4      	b.n	8001396 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80013ac:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013b0:	bf1f      	itttt	ne
 80013b2:	681a      	ldrne	r2, [r3, #0]
 80013b4:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80013b8:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80013bc:	601a      	strne	r2, [r3, #0]
 80013be:	e7f1      	b.n	80013a4 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80013c0:	2003      	movs	r0, #3
}
 80013c2:	4770      	bx	lr
 80013c4:	40007000 	.word	0x40007000
 80013c8:	20000000 	.word	0x20000000
 80013cc:	000f4240 	.word	0x000f4240

080013d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80013d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80013d2:	4d1e      	ldr	r5, [pc, #120]	; (800144c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80013d4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80013d6:	00da      	lsls	r2, r3, #3
{
 80013d8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80013da:	d518      	bpl.n	800140e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80013dc:	f7ff ffba 	bl	8001354 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013e0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80013e4:	d123      	bne.n	800142e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80013e6:	2c80      	cmp	r4, #128	; 0x80
 80013e8:	d929      	bls.n	800143e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80013ea:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013ec:	bf8c      	ite	hi
 80013ee:	2002      	movhi	r0, #2
 80013f0:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80013f2:	4a17      	ldr	r2, [pc, #92]	; (8001450 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80013f4:	6813      	ldr	r3, [r2, #0]
 80013f6:	f023 0307 	bic.w	r3, r3, #7
 80013fa:	4303      	orrs	r3, r0
 80013fc:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80013fe:	6813      	ldr	r3, [r2, #0]
 8001400:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001404:	1a18      	subs	r0, r3, r0
 8001406:	bf18      	it	ne
 8001408:	2001      	movne	r0, #1
 800140a:	b003      	add	sp, #12
 800140c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800140e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001414:	65ab      	str	r3, [r5, #88]	; 0x58
 8001416:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001420:	f7ff ff98 	bl	8001354 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001424:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800142a:	65ab      	str	r3, [r5, #88]	; 0x58
 800142c:	e7d8      	b.n	80013e0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800142e:	2c80      	cmp	r4, #128	; 0x80
 8001430:	d807      	bhi.n	8001442 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001432:	d008      	beq.n	8001446 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001434:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001438:	4258      	negs	r0, r3
 800143a:	4158      	adcs	r0, r3
 800143c:	e7d9      	b.n	80013f2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800143e:	2000      	movs	r0, #0
 8001440:	e7d7      	b.n	80013f2 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001442:	2003      	movs	r0, #3
 8001444:	e7d5      	b.n	80013f2 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001446:	2002      	movs	r0, #2
 8001448:	e7d3      	b.n	80013f2 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	40022000 	.word	0x40022000

08001454 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001454:	4b25      	ldr	r3, [pc, #148]	; (80014ec <HAL_RCC_GetSysClockFreq+0x98>)
 8001456:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001458:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800145a:	f012 020c 	ands.w	r2, r2, #12
 800145e:	d005      	beq.n	800146c <HAL_RCC_GetSysClockFreq+0x18>
 8001460:	2a0c      	cmp	r2, #12
 8001462:	d115      	bne.n	8001490 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001464:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001468:	2901      	cmp	r1, #1
 800146a:	d118      	bne.n	800149e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800146c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800146e:	4820      	ldr	r0, [pc, #128]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001470:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001472:	bf55      	itete	pl
 8001474:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001478:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800147a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800147e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001482:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001486:	b382      	cbz	r2, 80014ea <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001488:	2a0c      	cmp	r2, #12
 800148a:	d009      	beq.n	80014a0 <HAL_RCC_GetSysClockFreq+0x4c>
 800148c:	2000      	movs	r0, #0
  return sysclockfreq;
 800148e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001490:	2a04      	cmp	r2, #4
 8001492:	d029      	beq.n	80014e8 <HAL_RCC_GetSysClockFreq+0x94>
 8001494:	2a08      	cmp	r2, #8
 8001496:	4817      	ldr	r0, [pc, #92]	; (80014f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001498:	bf18      	it	ne
 800149a:	2000      	movne	r0, #0
 800149c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800149e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80014a0:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014a2:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80014a4:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014a8:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 80014ac:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014ae:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 80014b2:	d005      	beq.n	80014c0 <HAL_RCC_GetSysClockFreq+0x6c>
 80014b4:	2903      	cmp	r1, #3
 80014b6:	d012      	beq.n	80014de <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014b8:	68d9      	ldr	r1, [r3, #12]
 80014ba:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80014be:	e003      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014c0:	68d9      	ldr	r1, [r3, #12]
 80014c2:	480d      	ldr	r0, [pc, #52]	; (80014f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80014c4:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014c8:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014ca:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014ce:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80014d2:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014d4:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014d6:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80014d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80014dc:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014de:	68d9      	ldr	r1, [r3, #12]
 80014e0:	4804      	ldr	r0, [pc, #16]	; (80014f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014e2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80014e6:	e7ef      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80014e8:	4803      	ldr	r0, [pc, #12]	; (80014f8 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80014ea:	4770      	bx	lr
 80014ec:	40021000 	.word	0x40021000
 80014f0:	08003f60 	.word	0x08003f60
 80014f4:	007a1200 	.word	0x007a1200
 80014f8:	00f42400 	.word	0x00f42400

080014fc <HAL_RCC_OscConfig>:
{
 80014fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001500:	4605      	mov	r5, r0
 8001502:	b918      	cbnz	r0, 800150c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001504:	2001      	movs	r0, #1
}
 8001506:	b003      	add	sp, #12
 8001508:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800150c:	4ca5      	ldr	r4, [pc, #660]	; (80017a4 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800150e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001510:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001512:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001514:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001516:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800151a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800151e:	d53c      	bpl.n	800159a <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001520:	b11e      	cbz	r6, 800152a <HAL_RCC_OscConfig+0x2e>
 8001522:	2e0c      	cmp	r6, #12
 8001524:	d163      	bne.n	80015ee <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001526:	2f01      	cmp	r7, #1
 8001528:	d161      	bne.n	80015ee <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800152a:	6823      	ldr	r3, [r4, #0]
 800152c:	0798      	lsls	r0, r3, #30
 800152e:	d502      	bpl.n	8001536 <HAL_RCC_OscConfig+0x3a>
 8001530:	69ab      	ldr	r3, [r5, #24]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0e6      	beq.n	8001504 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	6a28      	ldr	r0, [r5, #32]
 800153a:	0719      	lsls	r1, r3, #28
 800153c:	bf56      	itet	pl
 800153e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001542:	6823      	ldrmi	r3, [r4, #0]
 8001544:	091b      	lsrpl	r3, r3, #4
 8001546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800154a:	4283      	cmp	r3, r0
 800154c:	d23a      	bcs.n	80015c4 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800154e:	f7ff ff3f 	bl	80013d0 <RCC_SetFlashLatencyFromMSIRange>
 8001552:	2800      	cmp	r0, #0
 8001554:	d1d6      	bne.n	8001504 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	f043 0308 	orr.w	r3, r3, #8
 800155c:	6023      	str	r3, [r4, #0]
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	6a2a      	ldr	r2, [r5, #32]
 8001562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001566:	4313      	orrs	r3, r2
 8001568:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800156a:	6863      	ldr	r3, [r4, #4]
 800156c:	69ea      	ldr	r2, [r5, #28]
 800156e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001572:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001576:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001578:	f7ff ff6c 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 800157c:	68a3      	ldr	r3, [r4, #8]
 800157e:	4a8a      	ldr	r2, [pc, #552]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001584:	5cd3      	ldrb	r3, [r2, r3]
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	40d8      	lsrs	r0, r3
 800158c:	4b87      	ldr	r3, [pc, #540]	; (80017ac <HAL_RCC_OscConfig+0x2b0>)
 800158e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001590:	2000      	movs	r0, #0
 8001592:	f7fe fff5 	bl	8000580 <HAL_InitTick>
        if(status != HAL_OK)
 8001596:	2800      	cmp	r0, #0
 8001598:	d1b5      	bne.n	8001506 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159a:	682b      	ldr	r3, [r5, #0]
 800159c:	07d8      	lsls	r0, r3, #31
 800159e:	d45d      	bmi.n	800165c <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a0:	682b      	ldr	r3, [r5, #0]
 80015a2:	0799      	lsls	r1, r3, #30
 80015a4:	f100 809c 	bmi.w	80016e0 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a8:	682b      	ldr	r3, [r5, #0]
 80015aa:	0718      	lsls	r0, r3, #28
 80015ac:	f100 80d0 	bmi.w	8001750 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	0759      	lsls	r1, r3, #29
 80015b4:	f100 80fc 	bmi.w	80017b0 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015b8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f040 8165 	bne.w	800188a <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 80015c0:	2000      	movs	r0, #0
 80015c2:	e7a0      	b.n	8001506 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015c4:	6823      	ldr	r3, [r4, #0]
 80015c6:	f043 0308 	orr.w	r3, r3, #8
 80015ca:	6023      	str	r3, [r4, #0]
 80015cc:	6823      	ldr	r3, [r4, #0]
 80015ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015d2:	4303      	orrs	r3, r0
 80015d4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015d6:	6863      	ldr	r3, [r4, #4]
 80015d8:	69ea      	ldr	r2, [r5, #28]
 80015da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80015de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80015e2:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015e4:	f7ff fef4 	bl	80013d0 <RCC_SetFlashLatencyFromMSIRange>
 80015e8:	2800      	cmp	r0, #0
 80015ea:	d0c5      	beq.n	8001578 <HAL_RCC_OscConfig+0x7c>
 80015ec:	e78a      	b.n	8001504 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015ee:	69ab      	ldr	r3, [r5, #24]
 80015f0:	b31b      	cbz	r3, 800163a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015fa:	f7fe fff7 	bl	80005ec <HAL_GetTick>
 80015fe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	079a      	lsls	r2, r3, #30
 8001604:	d511      	bpl.n	800162a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001606:	6823      	ldr	r3, [r4, #0]
 8001608:	f043 0308 	orr.w	r3, r3, #8
 800160c:	6023      	str	r3, [r4, #0]
 800160e:	6823      	ldr	r3, [r4, #0]
 8001610:	6a2a      	ldr	r2, [r5, #32]
 8001612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001616:	4313      	orrs	r3, r2
 8001618:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800161a:	6863      	ldr	r3, [r4, #4]
 800161c:	69ea      	ldr	r2, [r5, #28]
 800161e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001622:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001626:	6063      	str	r3, [r4, #4]
 8001628:	e7b7      	b.n	800159a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800162a:	f7fe ffdf 	bl	80005ec <HAL_GetTick>
 800162e:	eba0 0008 	sub.w	r0, r0, r8
 8001632:	2802      	cmp	r0, #2
 8001634:	d9e4      	bls.n	8001600 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001636:	2003      	movs	r0, #3
 8001638:	e765      	b.n	8001506 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800163a:	6823      	ldr	r3, [r4, #0]
 800163c:	f023 0301 	bic.w	r3, r3, #1
 8001640:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001642:	f7fe ffd3 	bl	80005ec <HAL_GetTick>
 8001646:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001648:	6823      	ldr	r3, [r4, #0]
 800164a:	079b      	lsls	r3, r3, #30
 800164c:	d5a5      	bpl.n	800159a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800164e:	f7fe ffcd 	bl	80005ec <HAL_GetTick>
 8001652:	eba0 0008 	sub.w	r0, r0, r8
 8001656:	2802      	cmp	r0, #2
 8001658:	d9f6      	bls.n	8001648 <HAL_RCC_OscConfig+0x14c>
 800165a:	e7ec      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800165c:	2e08      	cmp	r6, #8
 800165e:	d003      	beq.n	8001668 <HAL_RCC_OscConfig+0x16c>
 8001660:	2e0c      	cmp	r6, #12
 8001662:	d108      	bne.n	8001676 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001664:	2f03      	cmp	r7, #3
 8001666:	d106      	bne.n	8001676 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	6823      	ldr	r3, [r4, #0]
 800166a:	039a      	lsls	r2, r3, #14
 800166c:	d598      	bpl.n	80015a0 <HAL_RCC_OscConfig+0xa4>
 800166e:	686b      	ldr	r3, [r5, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d195      	bne.n	80015a0 <HAL_RCC_OscConfig+0xa4>
 8001674:	e746      	b.n	8001504 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001676:	686b      	ldr	r3, [r5, #4]
 8001678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800167c:	d110      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1a4>
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001684:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001686:	f7fe ffb1 	bl	80005ec <HAL_GetTick>
 800168a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	039b      	lsls	r3, r3, #14
 8001690:	d486      	bmi.n	80015a0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001692:	f7fe ffab 	bl	80005ec <HAL_GetTick>
 8001696:	eba0 0008 	sub.w	r0, r0, r8
 800169a:	2864      	cmp	r0, #100	; 0x64
 800169c:	d9f6      	bls.n	800168c <HAL_RCC_OscConfig+0x190>
 800169e:	e7ca      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016a4:	d104      	bne.n	80016b0 <HAL_RCC_OscConfig+0x1b4>
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ac:	6023      	str	r3, [r4, #0]
 80016ae:	e7e6      	b.n	800167e <HAL_RCC_OscConfig+0x182>
 80016b0:	6822      	ldr	r2, [r4, #0]
 80016b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016b6:	6022      	str	r2, [r4, #0]
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016be:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1e0      	bne.n	8001686 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 80016c4:	f7fe ff92 	bl	80005ec <HAL_GetTick>
 80016c8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016ca:	6823      	ldr	r3, [r4, #0]
 80016cc:	0398      	lsls	r0, r3, #14
 80016ce:	f57f af67 	bpl.w	80015a0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d2:	f7fe ff8b 	bl	80005ec <HAL_GetTick>
 80016d6:	eba0 0008 	sub.w	r0, r0, r8
 80016da:	2864      	cmp	r0, #100	; 0x64
 80016dc:	d9f5      	bls.n	80016ca <HAL_RCC_OscConfig+0x1ce>
 80016de:	e7aa      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016e0:	2e04      	cmp	r6, #4
 80016e2:	d003      	beq.n	80016ec <HAL_RCC_OscConfig+0x1f0>
 80016e4:	2e0c      	cmp	r6, #12
 80016e6:	d110      	bne.n	800170a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80016e8:	2f02      	cmp	r7, #2
 80016ea:	d10e      	bne.n	800170a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	0559      	lsls	r1, r3, #21
 80016f0:	d503      	bpl.n	80016fa <HAL_RCC_OscConfig+0x1fe>
 80016f2:	68eb      	ldr	r3, [r5, #12]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f43f af05 	beq.w	8001504 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fa:	6863      	ldr	r3, [r4, #4]
 80016fc:	692a      	ldr	r2, [r5, #16]
 80016fe:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001702:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001706:	6063      	str	r3, [r4, #4]
 8001708:	e74e      	b.n	80015a8 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800170a:	68eb      	ldr	r3, [r5, #12]
 800170c:	b17b      	cbz	r3, 800172e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001714:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001716:	f7fe ff69 	bl	80005ec <HAL_GetTick>
 800171a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800171c:	6823      	ldr	r3, [r4, #0]
 800171e:	055a      	lsls	r2, r3, #21
 8001720:	d4eb      	bmi.n	80016fa <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001722:	f7fe ff63 	bl	80005ec <HAL_GetTick>
 8001726:	1bc0      	subs	r0, r0, r7
 8001728:	2802      	cmp	r0, #2
 800172a:	d9f7      	bls.n	800171c <HAL_RCC_OscConfig+0x220>
 800172c:	e783      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001734:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001736:	f7fe ff59 	bl	80005ec <HAL_GetTick>
 800173a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800173c:	6823      	ldr	r3, [r4, #0]
 800173e:	055b      	lsls	r3, r3, #21
 8001740:	f57f af32 	bpl.w	80015a8 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001744:	f7fe ff52 	bl	80005ec <HAL_GetTick>
 8001748:	1bc0      	subs	r0, r0, r7
 800174a:	2802      	cmp	r0, #2
 800174c:	d9f6      	bls.n	800173c <HAL_RCC_OscConfig+0x240>
 800174e:	e772      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001750:	696b      	ldr	r3, [r5, #20]
 8001752:	b19b      	cbz	r3, 800177c <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001754:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001760:	f7fe ff44 	bl	80005ec <HAL_GetTick>
 8001764:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001766:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800176a:	079a      	lsls	r2, r3, #30
 800176c:	f53f af20 	bmi.w	80015b0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001770:	f7fe ff3c 	bl	80005ec <HAL_GetTick>
 8001774:	1bc0      	subs	r0, r0, r7
 8001776:	2802      	cmp	r0, #2
 8001778:	d9f5      	bls.n	8001766 <HAL_RCC_OscConfig+0x26a>
 800177a:	e75c      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 800177c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001788:	f7fe ff30 	bl	80005ec <HAL_GetTick>
 800178c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800178e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001792:	079b      	lsls	r3, r3, #30
 8001794:	f57f af0c 	bpl.w	80015b0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001798:	f7fe ff28 	bl	80005ec <HAL_GetTick>
 800179c:	1bc0      	subs	r0, r0, r7
 800179e:	2802      	cmp	r0, #2
 80017a0:	d9f5      	bls.n	800178e <HAL_RCC_OscConfig+0x292>
 80017a2:	e748      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
 80017a4:	40021000 	.word	0x40021000
 80017a8:	08003f47 	.word	0x08003f47
 80017ac:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017b2:	00d8      	lsls	r0, r3, #3
 80017b4:	d429      	bmi.n	800180a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80017be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80017c8:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017cc:	4f5d      	ldr	r7, [pc, #372]	; (8001944 <HAL_RCC_OscConfig+0x448>)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	05d9      	lsls	r1, r3, #23
 80017d2:	d51d      	bpl.n	8001810 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d4:	68ab      	ldr	r3, [r5, #8]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d12b      	bne.n	8001832 <HAL_RCC_OscConfig+0x336>
 80017da:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80017e6:	f7fe ff01 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ea:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80017ee:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017f0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80017f4:	079b      	lsls	r3, r3, #30
 80017f6:	d542      	bpl.n	800187e <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 80017f8:	f1b8 0f00 	cmp.w	r8, #0
 80017fc:	f43f aedc 	beq.w	80015b8 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001800:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001806:	65a3      	str	r3, [r4, #88]	; 0x58
 8001808:	e6d6      	b.n	80015b8 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800180a:	f04f 0800 	mov.w	r8, #0
 800180e:	e7dd      	b.n	80017cc <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001816:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001818:	f7fe fee8 	bl	80005ec <HAL_GetTick>
 800181c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	05da      	lsls	r2, r3, #23
 8001822:	d4d7      	bmi.n	80017d4 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001824:	f7fe fee2 	bl	80005ec <HAL_GetTick>
 8001828:	eba0 0009 	sub.w	r0, r0, r9
 800182c:	2802      	cmp	r0, #2
 800182e:	d9f6      	bls.n	800181e <HAL_RCC_OscConfig+0x322>
 8001830:	e701      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001832:	2b05      	cmp	r3, #5
 8001834:	d106      	bne.n	8001844 <HAL_RCC_OscConfig+0x348>
 8001836:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800183a:	f043 0304 	orr.w	r3, r3, #4
 800183e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001842:	e7ca      	b.n	80017da <HAL_RCC_OscConfig+0x2de>
 8001844:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001848:	f022 0201 	bic.w	r2, r2, #1
 800184c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001850:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001854:	f022 0204 	bic.w	r2, r2, #4
 8001858:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1c2      	bne.n	80017e6 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8001860:	f7fe fec4 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001864:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001868:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800186a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800186e:	0798      	lsls	r0, r3, #30
 8001870:	d5c2      	bpl.n	80017f8 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001872:	f7fe febb 	bl	80005ec <HAL_GetTick>
 8001876:	1bc0      	subs	r0, r0, r7
 8001878:	4548      	cmp	r0, r9
 800187a:	d9f6      	bls.n	800186a <HAL_RCC_OscConfig+0x36e>
 800187c:	e6db      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7fe feb5 	bl	80005ec <HAL_GetTick>
 8001882:	1bc0      	subs	r0, r0, r7
 8001884:	4548      	cmp	r0, r9
 8001886:	d9b3      	bls.n	80017f0 <HAL_RCC_OscConfig+0x2f4>
 8001888:	e6d5      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800188a:	2e0c      	cmp	r6, #12
 800188c:	f43f ae3a 	beq.w	8001504 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001890:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001898:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800189a:	d137      	bne.n	800190c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 800189c:	f7fe fea6 	bl	80005ec <HAL_GetTick>
 80018a0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018a2:	6823      	ldr	r3, [r4, #0]
 80018a4:	0199      	lsls	r1, r3, #6
 80018a6:	d42b      	bmi.n	8001900 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80018aa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80018ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80018b0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80018b2:	3a01      	subs	r2, #1
 80018b4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80018b8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80018ba:	0912      	lsrs	r2, r2, #4
 80018bc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80018c0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80018c2:	0852      	lsrs	r2, r2, #1
 80018c4:	3a01      	subs	r2, #1
 80018c6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80018ca:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80018cc:	0852      	lsrs	r2, r2, #1
 80018ce:	3a01      	subs	r2, #1
 80018d0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80018d4:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80018d6:	6823      	ldr	r3, [r4, #0]
 80018d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018dc:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018de:	68e3      	ldr	r3, [r4, #12]
 80018e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018e4:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80018e6:	f7fe fe81 	bl	80005ec <HAL_GetTick>
 80018ea:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ec:	6823      	ldr	r3, [r4, #0]
 80018ee:	019a      	lsls	r2, r3, #6
 80018f0:	f53f ae66 	bmi.w	80015c0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f4:	f7fe fe7a 	bl	80005ec <HAL_GetTick>
 80018f8:	1b40      	subs	r0, r0, r5
 80018fa:	2802      	cmp	r0, #2
 80018fc:	d9f6      	bls.n	80018ec <HAL_RCC_OscConfig+0x3f0>
 80018fe:	e69a      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001900:	f7fe fe74 	bl	80005ec <HAL_GetTick>
 8001904:	1b80      	subs	r0, r0, r6
 8001906:	2802      	cmp	r0, #2
 8001908:	d9cb      	bls.n	80018a2 <HAL_RCC_OscConfig+0x3a6>
 800190a:	e694      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001912:	bf02      	ittt	eq
 8001914:	68e3      	ldreq	r3, [r4, #12]
 8001916:	f023 0303 	biceq.w	r3, r3, #3
 800191a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800191c:	68e3      	ldr	r3, [r4, #12]
 800191e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001926:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001928:	f7fe fe60 	bl	80005ec <HAL_GetTick>
 800192c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	019b      	lsls	r3, r3, #6
 8001932:	f57f ae45 	bpl.w	80015c0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001936:	f7fe fe59 	bl	80005ec <HAL_GetTick>
 800193a:	1b40      	subs	r0, r0, r5
 800193c:	2802      	cmp	r0, #2
 800193e:	d9f6      	bls.n	800192e <HAL_RCC_OscConfig+0x432>
 8001940:	e679      	b.n	8001636 <HAL_RCC_OscConfig+0x13a>
 8001942:	bf00      	nop
 8001944:	40007000 	.word	0x40007000

08001948 <HAL_RCC_ClockConfig>:
{
 8001948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800194c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800194e:	4604      	mov	r4, r0
 8001950:	b910      	cbnz	r0, 8001958 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001952:	2001      	movs	r0, #1
 8001954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001958:	4a40      	ldr	r2, [pc, #256]	; (8001a5c <HAL_RCC_ClockConfig+0x114>)
 800195a:	6813      	ldr	r3, [r2, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	428b      	cmp	r3, r1
 8001962:	d329      	bcc.n	80019b8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001964:	6823      	ldr	r3, [r4, #0]
 8001966:	07d9      	lsls	r1, r3, #31
 8001968:	d431      	bmi.n	80019ce <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800196a:	6821      	ldr	r1, [r4, #0]
 800196c:	078a      	lsls	r2, r1, #30
 800196e:	d45b      	bmi.n	8001a28 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001970:	4a3a      	ldr	r2, [pc, #232]	; (8001a5c <HAL_RCC_ClockConfig+0x114>)
 8001972:	6813      	ldr	r3, [r2, #0]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	429e      	cmp	r6, r3
 800197a:	d35d      	bcc.n	8001a38 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800197c:	f011 0f04 	tst.w	r1, #4
 8001980:	4d37      	ldr	r5, [pc, #220]	; (8001a60 <HAL_RCC_ClockConfig+0x118>)
 8001982:	d164      	bne.n	8001a4e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001984:	070b      	lsls	r3, r1, #28
 8001986:	d506      	bpl.n	8001996 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001988:	68ab      	ldr	r3, [r5, #8]
 800198a:	6922      	ldr	r2, [r4, #16]
 800198c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001990:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001994:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001996:	f7ff fd5d 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 800199a:	68ab      	ldr	r3, [r5, #8]
 800199c:	4a31      	ldr	r2, [pc, #196]	; (8001a64 <HAL_RCC_ClockConfig+0x11c>)
 800199e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80019a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	f003 031f 	and.w	r3, r3, #31
 80019ac:	40d8      	lsrs	r0, r3
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <HAL_RCC_ClockConfig+0x120>)
 80019b0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7fe bde4 	b.w	8000580 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	f023 0307 	bic.w	r3, r3, #7
 80019be:	430b      	orrs	r3, r1
 80019c0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c2:	6813      	ldr	r3, [r2, #0]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	4299      	cmp	r1, r3
 80019ca:	d1c2      	bne.n	8001952 <HAL_RCC_ClockConfig+0xa>
 80019cc:	e7ca      	b.n	8001964 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ce:	6862      	ldr	r2, [r4, #4]
 80019d0:	4d23      	ldr	r5, [pc, #140]	; (8001a60 <HAL_RCC_ClockConfig+0x118>)
 80019d2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019d6:	d11b      	bne.n	8001a10 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019dc:	d0b9      	beq.n	8001952 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019de:	68ab      	ldr	r3, [r5, #8]
 80019e0:	f023 0303 	bic.w	r3, r3, #3
 80019e4:	4313      	orrs	r3, r2
 80019e6:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80019e8:	f7fe fe00 	bl	80005ec <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ec:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80019f0:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f2:	68ab      	ldr	r3, [r5, #8]
 80019f4:	6862      	ldr	r2, [r4, #4]
 80019f6:	f003 030c 	and.w	r3, r3, #12
 80019fa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80019fe:	d0b4      	beq.n	800196a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a00:	f7fe fdf4 	bl	80005ec <HAL_GetTick>
 8001a04:	1bc0      	subs	r0, r0, r7
 8001a06:	4540      	cmp	r0, r8
 8001a08:	d9f3      	bls.n	80019f2 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8001a0a:	2003      	movs	r0, #3
}
 8001a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a10:	2a02      	cmp	r2, #2
 8001a12:	d102      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a14:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001a18:	e7e0      	b.n	80019dc <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a1a:	b912      	cbnz	r2, 8001a22 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a1c:	f013 0f02 	tst.w	r3, #2
 8001a20:	e7dc      	b.n	80019dc <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a22:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001a26:	e7d9      	b.n	80019dc <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a28:	4a0d      	ldr	r2, [pc, #52]	; (8001a60 <HAL_RCC_ClockConfig+0x118>)
 8001a2a:	68a0      	ldr	r0, [r4, #8]
 8001a2c:	6893      	ldr	r3, [r2, #8]
 8001a2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a32:	4303      	orrs	r3, r0
 8001a34:	6093      	str	r3, [r2, #8]
 8001a36:	e79b      	b.n	8001970 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a38:	6813      	ldr	r3, [r2, #0]
 8001a3a:	f023 0307 	bic.w	r3, r3, #7
 8001a3e:	4333      	orrs	r3, r6
 8001a40:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a42:	6813      	ldr	r3, [r2, #0]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	429e      	cmp	r6, r3
 8001a4a:	d182      	bne.n	8001952 <HAL_RCC_ClockConfig+0xa>
 8001a4c:	e796      	b.n	800197c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a4e:	68ab      	ldr	r3, [r5, #8]
 8001a50:	68e2      	ldr	r2, [r4, #12]
 8001a52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a56:	4313      	orrs	r3, r2
 8001a58:	60ab      	str	r3, [r5, #8]
 8001a5a:	e793      	b.n	8001984 <HAL_RCC_ClockConfig+0x3c>
 8001a5c:	40022000 	.word	0x40022000
 8001a60:	40021000 	.word	0x40021000
 8001a64:	08003f47 	.word	0x08003f47
 8001a68:	20000000 	.word	0x20000000

08001a6c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a6e:	4a06      	ldr	r2, [pc, #24]	; (8001a88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a76:	5cd3      	ldrb	r3, [r2, r3]
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a7a:	6810      	ldr	r0, [r2, #0]
 8001a7c:	f003 031f 	and.w	r3, r3, #31
}
 8001a80:	40d8      	lsrs	r0, r3
 8001a82:	4770      	bx	lr
 8001a84:	40021000 	.word	0x40021000
 8001a88:	08003f57 	.word	0x08003f57
 8001a8c:	20000000 	.word	0x20000000

08001a90 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001a90:	4b05      	ldr	r3, [pc, #20]	; (8001aa8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a92:	4a06      	ldr	r2, [pc, #24]	; (8001aac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a9a:	5cd3      	ldrb	r3, [r2, r3]
 8001a9c:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a9e:	6810      	ldr	r0, [r2, #0]
 8001aa0:	f003 031f 	and.w	r3, r3, #31
}
 8001aa4:	40d8      	lsrs	r0, r3
 8001aa6:	4770      	bx	lr
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	08003f57 	.word	0x08003f57
 8001ab0:	20000000 	.word	0x20000000

08001ab4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ab6:	4b45      	ldr	r3, [pc, #276]	; (8001bcc <RCCEx_PLLSAI1_Config+0x118>)
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	f012 0f03 	tst.w	r2, #3
{
 8001abe:	4605      	mov	r5, r0
 8001ac0:	460e      	mov	r6, r1
 8001ac2:	461c      	mov	r4, r3
 8001ac4:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ac6:	d02a      	beq.n	8001b1e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	f002 0203 	and.w	r2, r2, #3
 8001ace:	4282      	cmp	r2, r0
 8001ad0:	d13c      	bne.n	8001b4c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001ad2:	2a00      	cmp	r2, #0
 8001ad4:	d03a      	beq.n	8001b4c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001ad6:	68db      	ldr	r3, [r3, #12]
       ||
 8001ad8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001ada:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001ade:	3301      	adds	r3, #1
       ||
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d133      	bne.n	8001b4c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001aea:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aec:	f7fe fd7e 	bl	80005ec <HAL_GetTick>
 8001af0:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001af2:	6823      	ldr	r3, [r4, #0]
 8001af4:	011a      	lsls	r2, r3, #4
 8001af6:	d432      	bmi.n	8001b5e <RCCEx_PLLSAI1_Config+0xaa>
 8001af8:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001afa:	2e00      	cmp	r6, #0
 8001afc:	d036      	beq.n	8001b6c <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001afe:	2e01      	cmp	r6, #1
 8001b00:	d150      	bne.n	8001ba4 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001b02:	6922      	ldr	r2, [r4, #16]
 8001b04:	6928      	ldr	r0, [r5, #16]
 8001b06:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001b0a:	0840      	lsrs	r0, r0, #1
 8001b0c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001b10:	3801      	subs	r0, #1
 8001b12:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001b16:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001b1a:	6122      	str	r2, [r4, #16]
 8001b1c:	e032      	b.n	8001b84 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8001b1e:	2802      	cmp	r0, #2
 8001b20:	d010      	beq.n	8001b44 <RCCEx_PLLSAI1_Config+0x90>
 8001b22:	2803      	cmp	r0, #3
 8001b24:	d014      	beq.n	8001b50 <RCCEx_PLLSAI1_Config+0x9c>
 8001b26:	2801      	cmp	r0, #1
 8001b28:	d110      	bne.n	8001b4c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	079f      	lsls	r7, r3, #30
 8001b2e:	d538      	bpl.n	8001ba2 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001b30:	68e3      	ldr	r3, [r4, #12]
 8001b32:	686a      	ldr	r2, [r5, #4]
 8001b34:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001b38:	3a01      	subs	r2, #1
 8001b3a:	4318      	orrs	r0, r3
 8001b3c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001b40:	60e0      	str	r0, [r4, #12]
 8001b42:	e7cf      	b.n	8001ae4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001b4a:	d1f1      	bne.n	8001b30 <RCCEx_PLLSAI1_Config+0x7c>
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	0391      	lsls	r1, r2, #14
 8001b54:	d4ec      	bmi.n	8001b30 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001b5c:	e7f5      	b.n	8001b4a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001b5e:	f7fe fd45 	bl	80005ec <HAL_GetTick>
 8001b62:	1bc0      	subs	r0, r0, r7
 8001b64:	2802      	cmp	r0, #2
 8001b66:	d9c4      	bls.n	8001af2 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001b68:	2003      	movs	r0, #3
 8001b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001b6c:	6921      	ldr	r1, [r4, #16]
 8001b6e:	68eb      	ldr	r3, [r5, #12]
 8001b70:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001b74:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001b78:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8001b82:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001b84:	6823      	ldr	r3, [r4, #0]
 8001b86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b8a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7fe fd2e 	bl	80005ec <HAL_GetTick>
 8001b90:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001b92:	6823      	ldr	r3, [r4, #0]
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	d513      	bpl.n	8001bc0 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001b98:	6923      	ldr	r3, [r4, #16]
 8001b9a:	69aa      	ldr	r2, [r5, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	6123      	str	r3, [r4, #16]
 8001ba0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ba4:	6923      	ldr	r3, [r4, #16]
 8001ba6:	6968      	ldr	r0, [r5, #20]
 8001ba8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001bac:	0840      	lsrs	r0, r0, #1
 8001bae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001bb2:	3801      	subs	r0, #1
 8001bb4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001bb8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001bbc:	6123      	str	r3, [r4, #16]
 8001bbe:	e7e1      	b.n	8001b84 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001bc0:	f7fe fd14 	bl	80005ec <HAL_GetTick>
 8001bc4:	1b80      	subs	r0, r0, r6
 8001bc6:	2802      	cmp	r0, #2
 8001bc8:	d9e3      	bls.n	8001b92 <RCCEx_PLLSAI1_Config+0xde>
 8001bca:	e7cd      	b.n	8001b68 <RCCEx_PLLSAI1_Config+0xb4>
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001bd2:	4b3d      	ldr	r3, [pc, #244]	; (8001cc8 <RCCEx_PLLSAI2_Config+0xf8>)
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	f012 0f03 	tst.w	r2, #3
{
 8001bda:	4605      	mov	r5, r0
 8001bdc:	460e      	mov	r6, r1
 8001bde:	461c      	mov	r4, r3
 8001be0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001be2:	d028      	beq.n	8001c36 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001be4:	68da      	ldr	r2, [r3, #12]
 8001be6:	f002 0203 	and.w	r2, r2, #3
 8001bea:	4282      	cmp	r2, r0
 8001bec:	d13a      	bne.n	8001c64 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8001bee:	2a00      	cmp	r2, #0
 8001bf0:	d038      	beq.n	8001c64 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001bf2:	68db      	ldr	r3, [r3, #12]
       ||
 8001bf4:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001bf6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001bfa:	3301      	adds	r3, #1
       ||
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d131      	bne.n	8001c64 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001c00:	6823      	ldr	r3, [r4, #0]
 8001c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c06:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c08:	f7fe fcf0 	bl	80005ec <HAL_GetTick>
 8001c0c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	009a      	lsls	r2, r3, #2
 8001c12:	d430      	bmi.n	8001c76 <RCCEx_PLLSAI2_Config+0xa6>
 8001c14:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001c16:	2e00      	cmp	r6, #0
 8001c18:	d034      	beq.n	8001c84 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001c1a:	6963      	ldr	r3, [r4, #20]
 8001c1c:	6929      	ldr	r1, [r5, #16]
 8001c1e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001c22:	0849      	lsrs	r1, r1, #1
 8001c24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001c28:	3901      	subs	r1, #1
 8001c2a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001c2e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001c32:	6163      	str	r3, [r4, #20]
 8001c34:	e032      	b.n	8001c9c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8001c36:	2802      	cmp	r0, #2
 8001c38:	d010      	beq.n	8001c5c <RCCEx_PLLSAI2_Config+0x8c>
 8001c3a:	2803      	cmp	r0, #3
 8001c3c:	d014      	beq.n	8001c68 <RCCEx_PLLSAI2_Config+0x98>
 8001c3e:	2801      	cmp	r0, #1
 8001c40:	d110      	bne.n	8001c64 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	079f      	lsls	r7, r3, #30
 8001c46:	d538      	bpl.n	8001cba <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001c48:	68e3      	ldr	r3, [r4, #12]
 8001c4a:	686a      	ldr	r2, [r5, #4]
 8001c4c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001c50:	3a01      	subs	r2, #1
 8001c52:	4318      	orrs	r0, r3
 8001c54:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001c58:	60e0      	str	r0, [r4, #12]
 8001c5a:	e7d1      	b.n	8001c00 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001c62:	d1f1      	bne.n	8001c48 <RCCEx_PLLSAI2_Config+0x78>
 8001c64:	2001      	movs	r0, #1
 8001c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	0391      	lsls	r1, r2, #14
 8001c6c:	d4ec      	bmi.n	8001c48 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001c74:	e7f5      	b.n	8001c62 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001c76:	f7fe fcb9 	bl	80005ec <HAL_GetTick>
 8001c7a:	1bc0      	subs	r0, r0, r7
 8001c7c:	2802      	cmp	r0, #2
 8001c7e:	d9c6      	bls.n	8001c0e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001c80:	2003      	movs	r0, #3
 8001c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001c84:	6962      	ldr	r2, [r4, #20]
 8001c86:	68eb      	ldr	r3, [r5, #12]
 8001c88:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8001c8c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001c90:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001c94:	091b      	lsrs	r3, r3, #4
 8001c96:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001c9a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001c9c:	6823      	ldr	r3, [r4, #0]
 8001c9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca4:	f7fe fca2 	bl	80005ec <HAL_GetTick>
 8001ca8:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001caa:	6823      	ldr	r3, [r4, #0]
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	d505      	bpl.n	8001cbc <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001cb0:	6963      	ldr	r3, [r4, #20]
 8001cb2:	696a      	ldr	r2, [r5, #20]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	6163      	str	r3, [r4, #20]
 8001cb8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001cbc:	f7fe fc96 	bl	80005ec <HAL_GetTick>
 8001cc0:	1b80      	subs	r0, r0, r6
 8001cc2:	2802      	cmp	r0, #2
 8001cc4:	d9f1      	bls.n	8001caa <RCCEx_PLLSAI2_Config+0xda>
 8001cc6:	e7db      	b.n	8001c80 <RCCEx_PLLSAI2_Config+0xb0>
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_RCCEx_PeriphCLKConfig>:
{
 8001ccc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001cd0:	6806      	ldr	r6, [r0, #0]
 8001cd2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8001cd6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001cd8:	d024      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001cda:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001cdc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001ce0:	d02c      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001ce2:	d802      	bhi.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ce4:	b1c1      	cbz	r1, 8001d18 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8001ce6:	2601      	movs	r6, #1
 8001ce8:	e01c      	b.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001cea:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001cee:	d00d      	beq.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001cf0:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001cf4:	d1f7      	bne.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cf6:	4a4d      	ldr	r2, [pc, #308]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cf8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8001cfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001cfe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001d02:	430b      	orrs	r3, r1
 8001d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001d08:	2600      	movs	r6, #0
 8001d0a:	e00b      	b.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d0c:	4a47      	ldr	r2, [pc, #284]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d0e:	68d3      	ldr	r3, [r2, #12]
 8001d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d14:	60d3      	str	r3, [r2, #12]
      break;
 8001d16:	e7ee      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d18:	3004      	adds	r0, #4
 8001d1a:	f7ff fecb 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d1e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001d20:	2800      	cmp	r0, #0
 8001d22:	d0e8      	beq.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	04d8      	lsls	r0, r3, #19
 8001d28:	d506      	bpl.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001d2a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001d2c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8001d30:	d074      	beq.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8001d32:	d808      	bhi.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001d34:	b1a9      	cbz	r1, 8001d62 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8001d36:	2601      	movs	r6, #1
 8001d38:	4635      	mov	r5, r6
 8001d3a:	e021      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	3020      	adds	r0, #32
 8001d40:	f7ff ff46 	bl	8001bd0 <RCCEx_PLLSAI2_Config>
 8001d44:	e7eb      	b.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001d46:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8001d4a:	d004      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001d4c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8001d50:	d1f1      	bne.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8001d52:	4635      	mov	r5, r6
 8001d54:	e009      	b.n	8001d6a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d56:	4a35      	ldr	r2, [pc, #212]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d58:	68d3      	ldr	r3, [r2, #12]
 8001d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d5e:	60d3      	str	r3, [r2, #12]
 8001d60:	e7f7      	b.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d62:	1d20      	adds	r0, r4, #4
 8001d64:	f7ff fea6 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d68:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8001d6a:	2d00      	cmp	r5, #0
 8001d6c:	d15c      	bne.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d6e:	4a2f      	ldr	r2, [pc, #188]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d70:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001d72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001d76:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001d7a:	430b      	orrs	r3, r1
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d80:	6823      	ldr	r3, [r4, #0]
 8001d82:	0399      	lsls	r1, r3, #14
 8001d84:	f140 814f 	bpl.w	8002026 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d88:	4f28      	ldr	r7, [pc, #160]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d8c:	00da      	lsls	r2, r3, #3
 8001d8e:	f140 8176 	bpl.w	800207e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8001d92:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d96:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001e30 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8001d9a:	f8d9 3000 	ldr.w	r3, [r9]
 8001d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da2:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8001da6:	f7fe fc21 	bl	80005ec <HAL_GetTick>
 8001daa:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001dac:	f8d9 3000 	ldr.w	r3, [r9]
 8001db0:	05db      	lsls	r3, r3, #23
 8001db2:	d53f      	bpl.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8001db4:	2d00      	cmp	r5, #0
 8001db6:	d144      	bne.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001db8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001dbc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001dc0:	d015      	beq.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x122>
 8001dc2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d011      	beq.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001dca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001dce:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001dd2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001dd6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001dda:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001de2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001de6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001dea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001dee:	07d8      	lsls	r0, r3, #31
 8001df0:	d509      	bpl.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8001df2:	f7fe fbfb 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001dfa:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e00:	0799      	lsls	r1, r3, #30
 8001e02:	f140 8109 	bpl.w	8002018 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e0a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001e0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e12:	4313      	orrs	r3, r2
 8001e14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001e18:	4635      	mov	r5, r6
 8001e1a:	e012      	b.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	f104 0020 	add.w	r0, r4, #32
 8001e22:	f7ff fed5 	bl	8001bd0 <RCCEx_PLLSAI2_Config>
 8001e26:	e79f      	b.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8001e28:	462e      	mov	r6, r5
 8001e2a:	e7a9      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e34:	f7fe fbda 	bl	80005ec <HAL_GetTick>
 8001e38:	eba0 000a 	sub.w	r0, r0, sl
 8001e3c:	2802      	cmp	r0, #2
 8001e3e:	d9b5      	bls.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8001e40:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001e42:	f1b8 0f00 	cmp.w	r8, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	07da      	lsls	r2, r3, #31
 8001e54:	d508      	bpl.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e56:	4990      	ldr	r1, [pc, #576]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001e58:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001e5a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001e5e:	f022 0203 	bic.w	r2, r2, #3
 8001e62:	4302      	orrs	r2, r0
 8001e64:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e68:	079f      	lsls	r7, r3, #30
 8001e6a:	d508      	bpl.n	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e6c:	498a      	ldr	r1, [pc, #552]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001e6e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001e70:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001e74:	f022 020c 	bic.w	r2, r2, #12
 8001e78:	4302      	orrs	r2, r0
 8001e7a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001e7e:	075e      	lsls	r6, r3, #29
 8001e80:	d508      	bpl.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001e82:	4985      	ldr	r1, [pc, #532]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001e84:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001e86:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001e8a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001e8e:	4302      	orrs	r2, r0
 8001e90:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e94:	0718      	lsls	r0, r3, #28
 8001e96:	d508      	bpl.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e98:	497f      	ldr	r1, [pc, #508]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001e9a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001e9c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ea0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001ea4:	4302      	orrs	r2, r0
 8001ea6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001eaa:	06d9      	lsls	r1, r3, #27
 8001eac:	d508      	bpl.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001eae:	497a      	ldr	r1, [pc, #488]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001eb0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001eb2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001eb6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001eba:	4302      	orrs	r2, r0
 8001ebc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ec0:	069a      	lsls	r2, r3, #26
 8001ec2:	d508      	bpl.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001ec4:	4974      	ldr	r1, [pc, #464]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ec6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001ec8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ecc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ed6:	059f      	lsls	r7, r3, #22
 8001ed8:	d508      	bpl.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001eda:	496f      	ldr	r1, [pc, #444]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001edc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001ede:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ee2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001ee6:	4302      	orrs	r2, r0
 8001ee8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001eec:	055e      	lsls	r6, r3, #21
 8001eee:	d508      	bpl.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ef0:	4969      	ldr	r1, [pc, #420]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ef2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001ef4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ef8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001efc:	4302      	orrs	r2, r0
 8001efe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f02:	0658      	lsls	r0, r3, #25
 8001f04:	d508      	bpl.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f06:	4964      	ldr	r1, [pc, #400]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f08:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001f0a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f0e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001f12:	4302      	orrs	r2, r0
 8001f14:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001f18:	0619      	lsls	r1, r3, #24
 8001f1a:	d508      	bpl.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001f1c:	495e      	ldr	r1, [pc, #376]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001f20:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f24:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001f2e:	05da      	lsls	r2, r3, #23
 8001f30:	d508      	bpl.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001f32:	4959      	ldr	r1, [pc, #356]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f36:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f3a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001f3e:	4302      	orrs	r2, r0
 8001f40:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f44:	049b      	lsls	r3, r3, #18
 8001f46:	d50f      	bpl.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f48:	4a53      	ldr	r2, [pc, #332]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f4a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001f4c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001f50:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001f54:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f56:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f5a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f5e:	d164      	bne.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f60:	68d3      	ldr	r3, [r2, #12]
 8001f62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f66:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001f68:	6823      	ldr	r3, [r4, #0]
 8001f6a:	031f      	lsls	r7, r3, #12
 8001f6c:	d50f      	bpl.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001f6e:	4a4a      	ldr	r2, [pc, #296]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f70:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001f72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001f76:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001f7a:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001f7c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001f80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001f84:	d15c      	bne.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f86:	68d3      	ldr	r3, [r2, #12]
 8001f88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f8c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f8e:	6823      	ldr	r3, [r4, #0]
 8001f90:	035e      	lsls	r6, r3, #13
 8001f92:	d50f      	bpl.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001f94:	4a40      	ldr	r2, [pc, #256]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001f96:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001f98:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001f9c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001fa0:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001fa2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001fa6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001faa:	d154      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fac:	68d3      	ldr	r3, [r2, #12]
 8001fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fb2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	0458      	lsls	r0, r3, #17
 8001fb8:	d512      	bpl.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001fba:	4937      	ldr	r1, [pc, #220]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001fbc:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001fbe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001fc2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001fc6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001fc8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001fcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001fd0:	d14c      	bne.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001fd2:	2102      	movs	r1, #2
 8001fd4:	1d20      	adds	r0, r4, #4
 8001fd6:	f7ff fd6d 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001fda:	2800      	cmp	r0, #0
 8001fdc:	bf18      	it	ne
 8001fde:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001fe0:	6822      	ldr	r2, [r4, #0]
 8001fe2:	0411      	lsls	r1, r2, #16
 8001fe4:	d508      	bpl.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001fe6:	492c      	ldr	r1, [pc, #176]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001fe8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001fea:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001fee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001ff2:	4303      	orrs	r3, r0
 8001ff4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001ff8:	03d3      	lsls	r3, r2, #15
 8001ffa:	d509      	bpl.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001ffc:	4a26      	ldr	r2, [pc, #152]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ffe:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002002:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002006:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800200a:	430b      	orrs	r3, r1
 800200c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002010:	4628      	mov	r0, r5
 8002012:	b002      	add	sp, #8
 8002014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002018:	f7fe fae8 	bl	80005ec <HAL_GetTick>
 800201c:	1b40      	subs	r0, r0, r5
 800201e:	4548      	cmp	r0, r9
 8002020:	f67f aeec 	bls.w	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002024:	e70c      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002026:	4635      	mov	r5, r6
 8002028:	e712      	b.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800202a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800202e:	d19b      	bne.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002030:	2101      	movs	r1, #1
 8002032:	1d20      	adds	r0, r4, #4
 8002034:	f7ff fd3e 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002038:	2800      	cmp	r0, #0
 800203a:	bf18      	it	ne
 800203c:	4605      	movne	r5, r0
 800203e:	e793      	b.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002040:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002044:	d1a3      	bne.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002046:	2101      	movs	r1, #1
 8002048:	1d20      	adds	r0, r4, #4
 800204a:	f7ff fd33 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800204e:	2800      	cmp	r0, #0
 8002050:	bf18      	it	ne
 8002052:	4605      	movne	r5, r0
 8002054:	e79b      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002056:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800205a:	d1ab      	bne.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800205c:	2101      	movs	r1, #1
 800205e:	1d20      	adds	r0, r4, #4
 8002060:	f7ff fd28 	bl	8001ab4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002064:	2800      	cmp	r0, #0
 8002066:	bf18      	it	ne
 8002068:	4605      	movne	r5, r0
 800206a:	e7a3      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800206c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002070:	d1b6      	bne.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002072:	2102      	movs	r1, #2
 8002074:	f104 0020 	add.w	r0, r4, #32
 8002078:	f7ff fdaa 	bl	8001bd0 <RCCEx_PLLSAI2_Config>
 800207c:	e7ad      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800207e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002084:	65bb      	str	r3, [r7, #88]	; 0x58
 8002086:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208c:	9301      	str	r3, [sp, #4]
 800208e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002090:	f04f 0801 	mov.w	r8, #1
 8002094:	e67f      	b.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000

0800209c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800209c:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800209e:	480a      	ldr	r0, [pc, #40]	; (80020c8 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80020a8:	6899      	ldr	r1, [r3, #8]
 80020aa:	4001      	ands	r1, r0
 80020ac:	2906      	cmp	r1, #6
 80020ae:	d008      	beq.n	80020c2 <HAL_TIM_Base_Start_IT+0x26>
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4002      	ands	r2, r0
 80020b4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80020b8:	bf1e      	ittt	ne
 80020ba:	681a      	ldrne	r2, [r3, #0]
 80020bc:	f042 0201 	orrne.w	r2, r2, #1
 80020c0:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80020c2:	2000      	movs	r0, #0
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	00010007 	.word	0x00010007

080020cc <HAL_TIM_OC_DelayElapsedCallback>:
 80020cc:	4770      	bx	lr

080020ce <HAL_TIM_IC_CaptureCallback>:
 80020ce:	4770      	bx	lr

080020d0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80020d0:	4770      	bx	lr

080020d2 <HAL_TIM_TriggerCallback>:
 80020d2:	4770      	bx	lr

080020d4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020d4:	6803      	ldr	r3, [r0, #0]
 80020d6:	691a      	ldr	r2, [r3, #16]
 80020d8:	0791      	lsls	r1, r2, #30
{
 80020da:	b510      	push	{r4, lr}
 80020dc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020de:	d50f      	bpl.n	8002100 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	0792      	lsls	r2, r2, #30
 80020e4:	d50c      	bpl.n	8002100 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020e6:	f06f 0202 	mvn.w	r2, #2
 80020ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020ec:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ee:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f0:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020f2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f4:	f000 8085 	beq.w	8002202 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020f8:	f7ff ffe9 	bl	80020ce <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020fc:	2300      	movs	r3, #0
 80020fe:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002100:	6823      	ldr	r3, [r4, #0]
 8002102:	691a      	ldr	r2, [r3, #16]
 8002104:	0752      	lsls	r2, r2, #29
 8002106:	d510      	bpl.n	800212a <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	0750      	lsls	r0, r2, #29
 800210c:	d50d      	bpl.n	800212a <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800210e:	f06f 0204 	mvn.w	r2, #4
 8002112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002114:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002116:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002118:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800211c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002120:	d075      	beq.n	800220e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002122:	f7ff ffd4 	bl	80020ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002126:	2300      	movs	r3, #0
 8002128:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800212a:	6823      	ldr	r3, [r4, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	0711      	lsls	r1, r2, #28
 8002130:	d50f      	bpl.n	8002152 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	0712      	lsls	r2, r2, #28
 8002136:	d50c      	bpl.n	8002152 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002138:	f06f 0208 	mvn.w	r2, #8
 800213c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800213e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002140:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002142:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002144:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002146:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002148:	d067      	beq.n	800221a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800214a:	f7ff ffc0 	bl	80020ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800214e:	2300      	movs	r3, #0
 8002150:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	06d0      	lsls	r0, r2, #27
 8002158:	d510      	bpl.n	800217c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	06d1      	lsls	r1, r2, #27
 800215e:	d50d      	bpl.n	800217c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002160:	f06f 0210 	mvn.w	r2, #16
 8002164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002166:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002168:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800216a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800216e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002170:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002172:	d058      	beq.n	8002226 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002174:	f7ff ffab 	bl	80020ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002178:	2300      	movs	r3, #0
 800217a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800217c:	6823      	ldr	r3, [r4, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	07d2      	lsls	r2, r2, #31
 8002182:	d508      	bpl.n	8002196 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	07d0      	lsls	r0, r2, #31
 8002188:	d505      	bpl.n	8002196 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800218a:	f06f 0201 	mvn.w	r2, #1
 800218e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002190:	4620      	mov	r0, r4
 8002192:	f000 fde9 	bl	8002d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	691a      	ldr	r2, [r3, #16]
 800219a:	0611      	lsls	r1, r2, #24
 800219c:	d508      	bpl.n	80021b0 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	0612      	lsls	r2, r2, #24
 80021a2:	d505      	bpl.n	80021b0 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021aa:	4620      	mov	r0, r4
 80021ac:	f000 f99b 	bl	80024e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80021b0:	6823      	ldr	r3, [r4, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	05d0      	lsls	r0, r2, #23
 80021b6:	d508      	bpl.n	80021ca <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	0611      	lsls	r1, r2, #24
 80021bc:	d505      	bpl.n	80021ca <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80021be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80021c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80021c4:	4620      	mov	r0, r4
 80021c6:	f000 f98f 	bl	80024e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021ca:	6823      	ldr	r3, [r4, #0]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	0652      	lsls	r2, r2, #25
 80021d0:	d508      	bpl.n	80021e4 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	0650      	lsls	r0, r2, #25
 80021d6:	d505      	bpl.n	80021e4 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021de:	4620      	mov	r0, r4
 80021e0:	f7ff ff77 	bl	80020d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021e4:	6823      	ldr	r3, [r4, #0]
 80021e6:	691a      	ldr	r2, [r3, #16]
 80021e8:	0691      	lsls	r1, r2, #26
 80021ea:	d522      	bpl.n	8002232 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	0692      	lsls	r2, r2, #26
 80021f0:	d51f      	bpl.n	8002232 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021f2:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 80021f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021f8:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80021fe:	f000 b971 	b.w	80024e4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002202:	f7ff ff63 	bl	80020cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002206:	4620      	mov	r0, r4
 8002208:	f7ff ff62 	bl	80020d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800220c:	e776      	b.n	80020fc <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800220e:	f7ff ff5d 	bl	80020cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002212:	4620      	mov	r0, r4
 8002214:	f7ff ff5c 	bl	80020d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002218:	e785      	b.n	8002126 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800221a:	f7ff ff57 	bl	80020cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221e:	4620      	mov	r0, r4
 8002220:	f7ff ff56 	bl	80020d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002224:	e793      	b.n	800214e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002226:	f7ff ff51 	bl	80020cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800222a:	4620      	mov	r0, r4
 800222c:	f7ff ff50 	bl	80020d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002230:	e7a2      	b.n	8002178 <HAL_TIM_IRQHandler+0xa4>
 8002232:	bd10      	pop	{r4, pc}

08002234 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002234:	4a30      	ldr	r2, [pc, #192]	; (80022f8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002236:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002238:	4290      	cmp	r0, r2
 800223a:	d012      	beq.n	8002262 <TIM_Base_SetConfig+0x2e>
 800223c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002240:	d00f      	beq.n	8002262 <TIM_Base_SetConfig+0x2e>
 8002242:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002246:	4290      	cmp	r0, r2
 8002248:	d00b      	beq.n	8002262 <TIM_Base_SetConfig+0x2e>
 800224a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800224e:	4290      	cmp	r0, r2
 8002250:	d007      	beq.n	8002262 <TIM_Base_SetConfig+0x2e>
 8002252:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002256:	4290      	cmp	r0, r2
 8002258:	d003      	beq.n	8002262 <TIM_Base_SetConfig+0x2e>
 800225a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800225e:	4290      	cmp	r0, r2
 8002260:	d119      	bne.n	8002296 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002262:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002268:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800226a:	4a23      	ldr	r2, [pc, #140]	; (80022f8 <TIM_Base_SetConfig+0xc4>)
 800226c:	4290      	cmp	r0, r2
 800226e:	d01d      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 8002270:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002274:	d01a      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 8002276:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800227a:	4290      	cmp	r0, r2
 800227c:	d016      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 800227e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002282:	4290      	cmp	r0, r2
 8002284:	d012      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 8002286:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800228a:	4290      	cmp	r0, r2
 800228c:	d00e      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 800228e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002292:	4290      	cmp	r0, r2
 8002294:	d00a      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 8002296:	4a19      	ldr	r2, [pc, #100]	; (80022fc <TIM_Base_SetConfig+0xc8>)
 8002298:	4290      	cmp	r0, r2
 800229a:	d007      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 800229c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022a0:	4290      	cmp	r0, r2
 80022a2:	d003      	beq.n	80022ac <TIM_Base_SetConfig+0x78>
 80022a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022a8:	4290      	cmp	r0, r2
 80022aa:	d103      	bne.n	80022b4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ac:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80022ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022b2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022b4:	694a      	ldr	r2, [r1, #20]
 80022b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022ba:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80022bc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022be:	688b      	ldr	r3, [r1, #8]
 80022c0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022c2:	680b      	ldr	r3, [r1, #0]
 80022c4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <TIM_Base_SetConfig+0xc4>)
 80022c8:	4298      	cmp	r0, r3
 80022ca:	d00f      	beq.n	80022ec <TIM_Base_SetConfig+0xb8>
 80022cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022d0:	4298      	cmp	r0, r3
 80022d2:	d00b      	beq.n	80022ec <TIM_Base_SetConfig+0xb8>
 80022d4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80022d8:	4298      	cmp	r0, r3
 80022da:	d007      	beq.n	80022ec <TIM_Base_SetConfig+0xb8>
 80022dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022e0:	4298      	cmp	r0, r3
 80022e2:	d003      	beq.n	80022ec <TIM_Base_SetConfig+0xb8>
 80022e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022e8:	4298      	cmp	r0, r3
 80022ea:	d101      	bne.n	80022f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022ec:	690b      	ldr	r3, [r1, #16]
 80022ee:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022f0:	2301      	movs	r3, #1
 80022f2:	6143      	str	r3, [r0, #20]
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40012c00 	.word	0x40012c00
 80022fc:	40014000 	.word	0x40014000

08002300 <HAL_TIM_Base_Init>:
{
 8002300:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002302:	4604      	mov	r4, r0
 8002304:	b1a0      	cbz	r0, 8002330 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002306:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800230a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800230e:	b91b      	cbnz	r3, 8002318 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002310:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002314:	f000 fd82 	bl	8002e1c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002318:	2302      	movs	r3, #2
 800231a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800231e:	6820      	ldr	r0, [r4, #0]
 8002320:	1d21      	adds	r1, r4, #4
 8002322:	f7ff ff87 	bl	8002234 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002326:	2301      	movs	r3, #1
 8002328:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800232c:	2000      	movs	r0, #0
 800232e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002330:	2001      	movs	r0, #1
}
 8002332:	bd10      	pop	{r4, pc}

08002334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002334:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002336:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002338:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800233a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800233e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002342:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002344:	6083      	str	r3, [r0, #8]
 8002346:	bd10      	pop	{r4, pc}

08002348 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002348:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800234c:	2b01      	cmp	r3, #1
{
 800234e:	b570      	push	{r4, r5, r6, lr}
 8002350:	4604      	mov	r4, r0
 8002352:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002356:	d017      	beq.n	8002388 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8002358:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800235c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800235e:	2301      	movs	r3, #1
 8002360:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002364:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002366:	4b48      	ldr	r3, [pc, #288]	; (8002488 <HAL_TIM_ConfigClockSource+0x140>)
 8002368:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800236a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800236c:	680b      	ldr	r3, [r1, #0]
 800236e:	2b40      	cmp	r3, #64	; 0x40
 8002370:	d072      	beq.n	8002458 <HAL_TIM_ConfigClockSource+0x110>
 8002372:	d815      	bhi.n	80023a0 <HAL_TIM_ConfigClockSource+0x58>
 8002374:	2b10      	cmp	r3, #16
 8002376:	d00c      	beq.n	8002392 <HAL_TIM_ConfigClockSource+0x4a>
 8002378:	d807      	bhi.n	800238a <HAL_TIM_ConfigClockSource+0x42>
 800237a:	b153      	cbz	r3, 8002392 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 800237c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800237e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002380:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002384:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002388:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800238a:	2b20      	cmp	r3, #32
 800238c:	d001      	beq.n	8002392 <HAL_TIM_ConfigClockSource+0x4a>
 800238e:	2b30      	cmp	r3, #48	; 0x30
 8002390:	d1f4      	bne.n	800237c <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 8002392:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002394:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002398:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800239c:	4313      	orrs	r3, r2
 800239e:	e033      	b.n	8002408 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 80023a0:	2b70      	cmp	r3, #112	; 0x70
 80023a2:	d033      	beq.n	800240c <HAL_TIM_ConfigClockSource+0xc4>
 80023a4:	d81b      	bhi.n	80023de <HAL_TIM_ConfigClockSource+0x96>
 80023a6:	2b50      	cmp	r3, #80	; 0x50
 80023a8:	d03f      	beq.n	800242a <HAL_TIM_ConfigClockSource+0xe2>
 80023aa:	2b60      	cmp	r3, #96	; 0x60
 80023ac:	d1e6      	bne.n	800237c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ae:	684d      	ldr	r5, [r1, #4]
 80023b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023b2:	6a01      	ldr	r1, [r0, #32]
 80023b4:	f021 0110 	bic.w	r1, r1, #16
 80023b8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023ba:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80023bc:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023be:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80023c6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023ca:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80023ce:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80023d0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80023d2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80023d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023d8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80023dc:	e014      	b.n	8002408 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 80023de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023e2:	d00c      	beq.n	80023fe <HAL_TIM_ConfigClockSource+0xb6>
 80023e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023e8:	d1c8      	bne.n	800237c <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 80023ea:	68cb      	ldr	r3, [r1, #12]
 80023ec:	684a      	ldr	r2, [r1, #4]
 80023ee:	6889      	ldr	r1, [r1, #8]
 80023f0:	f7ff ffa0 	bl	8002334 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f4:	6822      	ldr	r2, [r4, #0]
 80023f6:	6893      	ldr	r3, [r2, #8]
 80023f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023fc:	e013      	b.n	8002426 <HAL_TIM_ConfigClockSource+0xde>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80023fe:	6883      	ldr	r3, [r0, #8]
 8002400:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002404:	f023 0307 	bic.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8002408:	6083      	str	r3, [r0, #8]
 800240a:	e7b7      	b.n	800237c <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 800240c:	68cb      	ldr	r3, [r1, #12]
 800240e:	684a      	ldr	r2, [r1, #4]
 8002410:	6889      	ldr	r1, [r1, #8]
 8002412:	f7ff ff8f 	bl	8002334 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002416:	6822      	ldr	r2, [r4, #0]
 8002418:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800241a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800241e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002422:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002426:	6093      	str	r3, [r2, #8]
      break;
 8002428:	e7a8      	b.n	800237c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800242a:	684a      	ldr	r2, [r1, #4]
 800242c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800242e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002430:	6a05      	ldr	r5, [r0, #32]
 8002432:	f025 0501 	bic.w	r5, r5, #1
 8002436:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002438:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800243a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800243e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002442:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002446:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002448:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800244a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800244c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800244e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002452:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8002456:	e7d7      	b.n	8002408 <HAL_TIM_ConfigClockSource+0xc0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002458:	684a      	ldr	r2, [r1, #4]
 800245a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800245c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245e:	6a05      	ldr	r5, [r0, #32]
 8002460:	f025 0501 	bic.w	r5, r5, #1
 8002464:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002466:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002468:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800246c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002470:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002474:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002476:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002478:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800247a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800247c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002480:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002484:	e7c0      	b.n	8002408 <HAL_TIM_ConfigClockSource+0xc0>
 8002486:	bf00      	nop
 8002488:	fffe0088 	.word	0xfffe0088

0800248c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800248c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002490:	2b01      	cmp	r3, #1
{
 8002492:	b530      	push	{r4, r5, lr}
 8002494:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002498:	d01f      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800249a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800249c:	4d10      	ldr	r5, [pc, #64]	; (80024e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 800249e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80024a2:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80024a4:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80024a6:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80024a8:	d003      	beq.n	80024b2 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80024aa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80024ae:	42aa      	cmp	r2, r5
 80024b0:	d103      	bne.n	80024ba <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80024b2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80024b4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80024b8:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024ba:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024bc:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80024be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024c2:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80024c4:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024c8:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024ca:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024cc:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 80024ce:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80024d0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024d4:	2300      	movs	r3, #0
 80024d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80024da:	4618      	mov	r0, r3

  return HAL_OK;
}
 80024dc:	bd30      	pop	{r4, r5, pc}
 80024de:	bf00      	nop
 80024e0:	40012c00 	.word	0x40012c00

080024e4 <HAL_TIMEx_CommutationCallback>:
 80024e4:	4770      	bx	lr

080024e6 <HAL_TIMEx_BreakCallback>:
 80024e6:	4770      	bx	lr

080024e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80024e8:	4770      	bx	lr
	...

080024ec <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80024ec:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024ee:	69c1      	ldr	r1, [r0, #28]
{
 80024f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024f2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024f4:	6883      	ldr	r3, [r0, #8]
 80024f6:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024f8:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024fa:	4303      	orrs	r3, r0
 80024fc:	6960      	ldr	r0, [r4, #20]
 80024fe:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002500:	48ba      	ldr	r0, [pc, #744]	; (80027ec <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002502:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002504:	4028      	ands	r0, r5
 8002506:	4303      	orrs	r3, r0
 8002508:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800250a:	6853      	ldr	r3, [r2, #4]
 800250c:	68e0      	ldr	r0, [r4, #12]
 800250e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002512:	4303      	orrs	r3, r0
 8002514:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002516:	4bb6      	ldr	r3, [pc, #728]	; (80027f0 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002518:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800251a:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 800251c:	bf1c      	itt	ne
 800251e:	6a23      	ldrne	r3, [r4, #32]
 8002520:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002522:	6893      	ldr	r3, [r2, #8]
 8002524:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002528:	4303      	orrs	r3, r0
 800252a:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800252c:	4bb1      	ldr	r3, [pc, #708]	; (80027f4 <UART_SetConfig+0x308>)
 800252e:	429a      	cmp	r2, r3
 8002530:	d119      	bne.n	8002566 <UART_SetConfig+0x7a>
 8002532:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002536:	4ab0      	ldr	r2, [pc, #704]	; (80027f8 <UART_SetConfig+0x30c>)
 8002538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253c:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002540:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002544:	5cd3      	ldrb	r3, [r2, r3]
 8002546:	f040 8138 	bne.w	80027ba <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 800254a:	2b08      	cmp	r3, #8
 800254c:	f200 808f 	bhi.w	800266e <UART_SetConfig+0x182>
 8002550:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002554:	00ca011a 	.word	0x00ca011a
 8002558:	008d00f9 	.word	0x008d00f9
 800255c:	008d0114 	.word	0x008d0114
 8002560:	008d008d 	.word	0x008d008d
 8002564:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002566:	4ba5      	ldr	r3, [pc, #660]	; (80027fc <UART_SetConfig+0x310>)
 8002568:	429a      	cmp	r2, r3
 800256a:	d107      	bne.n	800257c <UART_SetConfig+0x90>
 800256c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002570:	4aa3      	ldr	r2, [pc, #652]	; (8002800 <UART_SetConfig+0x314>)
 8002572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	e7e1      	b.n	8002540 <UART_SetConfig+0x54>
 800257c:	4ba1      	ldr	r3, [pc, #644]	; (8002804 <UART_SetConfig+0x318>)
 800257e:	429a      	cmp	r2, r3
 8002580:	d123      	bne.n	80025ca <UART_SetConfig+0xde>
 8002582:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800258a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800258e:	2b10      	cmp	r3, #16
 8002590:	f000 80f1 	beq.w	8002776 <UART_SetConfig+0x28a>
 8002594:	d80b      	bhi.n	80025ae <UART_SetConfig+0xc2>
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 80f3 	beq.w	8002782 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800259c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80025a0:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80025a4:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025a8:	f000 80f8 	beq.w	800279c <UART_SetConfig+0x2b0>
 80025ac:	e0a8      	b.n	8002700 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025ae:	2b20      	cmp	r3, #32
 80025b0:	f000 80c6 	beq.w	8002740 <UART_SetConfig+0x254>
 80025b4:	2b30      	cmp	r3, #48	; 0x30
 80025b6:	d1f1      	bne.n	800259c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025b8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80025bc:	f040 80b8 	bne.w	8002730 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025c0:	6860      	ldr	r0, [r4, #4]
 80025c2:	0843      	lsrs	r3, r0, #1
 80025c4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80025c8:	e0c3      	b.n	8002752 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025ca:	4b8f      	ldr	r3, [pc, #572]	; (8002808 <UART_SetConfig+0x31c>)
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d11e      	bne.n	800260e <UART_SetConfig+0x122>
 80025d0:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80025dc:	2b40      	cmp	r3, #64	; 0x40
 80025de:	f000 80bb 	beq.w	8002758 <UART_SetConfig+0x26c>
 80025e2:	d80a      	bhi.n	80025fa <UART_SetConfig+0x10e>
 80025e4:	b97b      	cbnz	r3, 8002606 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80025e6:	4b82      	ldr	r3, [pc, #520]	; (80027f0 <UART_SetConfig+0x304>)
 80025e8:	429a      	cmp	r2, r3
 80025ea:	f040 80ca 	bne.w	8002782 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80025ee:	f7ff fa3d 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
        break;
 80025f2:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80025f4:	bbb0      	cbnz	r0, 8002664 <UART_SetConfig+0x178>
 80025f6:	4602      	mov	r2, r0
 80025f8:	e03a      	b.n	8002670 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025fa:	2b80      	cmp	r3, #128	; 0x80
 80025fc:	f000 809d 	beq.w	800273a <UART_SetConfig+0x24e>
 8002600:	2bc0      	cmp	r3, #192	; 0xc0
 8002602:	f000 80b0 	beq.w	8002766 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002606:	4b7a      	ldr	r3, [pc, #488]	; (80027f0 <UART_SetConfig+0x304>)
 8002608:	429a      	cmp	r2, r3
 800260a:	d1c7      	bne.n	800259c <UART_SetConfig+0xb0>
 800260c:	e02f      	b.n	800266e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800260e:	4b7f      	ldr	r3, [pc, #508]	; (800280c <UART_SetConfig+0x320>)
 8002610:	429a      	cmp	r2, r3
 8002612:	d111      	bne.n	8002638 <UART_SetConfig+0x14c>
 8002614:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002620:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002624:	f000 8098 	beq.w	8002758 <UART_SetConfig+0x26c>
 8002628:	d9dc      	bls.n	80025e4 <UART_SetConfig+0xf8>
 800262a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800262e:	f000 8084 	beq.w	800273a <UART_SetConfig+0x24e>
 8002632:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002636:	e7e4      	b.n	8002602 <UART_SetConfig+0x116>
 8002638:	4b6d      	ldr	r3, [pc, #436]	; (80027f0 <UART_SetConfig+0x304>)
 800263a:	429a      	cmp	r2, r3
 800263c:	d1ae      	bne.n	800259c <UART_SetConfig+0xb0>
 800263e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002646:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800264e:	f000 8083 	beq.w	8002758 <UART_SetConfig+0x26c>
 8002652:	d9c7      	bls.n	80025e4 <UART_SetConfig+0xf8>
 8002654:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002658:	d06f      	beq.n	800273a <UART_SetConfig+0x24e>
 800265a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800265e:	e7d0      	b.n	8002602 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002660:	486b      	ldr	r0, [pc, #428]	; (8002810 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002662:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002664:	6862      	ldr	r2, [r4, #4]
 8002666:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800266a:	4281      	cmp	r1, r0
 800266c:	d905      	bls.n	800267a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800266e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002670:	2300      	movs	r3, #0
 8002672:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002674:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002676:	4610      	mov	r0, r2
 8002678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800267a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800267e:	d8f6      	bhi.n	800266e <UART_SetConfig+0x182>
        switch (clocksource)
 8002680:	2b08      	cmp	r3, #8
 8002682:	d82e      	bhi.n	80026e2 <UART_SetConfig+0x1f6>
 8002684:	e8df f003 	tbb	[pc, r3]
 8002688:	2d1c2d05 	.word	0x2d1c2d05
 800268c:	2d2d2d24 	.word	0x2d2d2d24
 8002690:	27          	.byte	0x27
 8002691:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002692:	f7ff f9eb 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002696:	6862      	ldr	r2, [r4, #4]
 8002698:	f44f 7180 	mov.w	r1, #256	; 0x100
 800269c:	0856      	lsrs	r6, r2, #1
 800269e:	2700      	movs	r7, #0
 80026a0:	fbe1 6700 	umlal	r6, r7, r1, r0
 80026a4:	2300      	movs	r3, #0
 80026a6:	4630      	mov	r0, r6
 80026a8:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80026aa:	f7fd fde1 	bl	8000270 <__aeabi_uldivmod>
            break;
 80026ae:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80026b0:	4b58      	ldr	r3, [pc, #352]	; (8002814 <UART_SetConfig+0x328>)
 80026b2:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80026b6:	4299      	cmp	r1, r3
 80026b8:	d8d9      	bhi.n	800266e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	60d8      	str	r0, [r3, #12]
 80026be:	e7d7      	b.n	8002670 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80026c0:	4855      	ldr	r0, [pc, #340]	; (8002818 <UART_SetConfig+0x32c>)
 80026c2:	0855      	lsrs	r5, r2, #1
 80026c4:	2300      	movs	r3, #0
 80026c6:	2100      	movs	r1, #0
 80026c8:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80026ca:	f141 0100 	adc.w	r1, r1, #0
 80026ce:	e7ec      	b.n	80026aa <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026d0:	f7fe fec0 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 80026d4:	e7df      	b.n	8002696 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80026d6:	0850      	lsrs	r0, r2, #1
 80026d8:	2100      	movs	r1, #0
 80026da:	2300      	movs	r3, #0
 80026dc:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80026e0:	e7f3      	b.n	80026ca <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80026e2:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80026e4:	2000      	movs	r0, #0
 80026e6:	e7e3      	b.n	80026b0 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026e8:	f7ff f9d2 	bl	8001a90 <HAL_RCC_GetPCLK2Freq>
 80026ec:	e04e      	b.n	800278c <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80026ee:	f7ff f9bd 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026f2:	6862      	ldr	r2, [r4, #4]
 80026f4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80026f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026fc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80026fe:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002700:	f1a3 0010 	sub.w	r0, r3, #16
 8002704:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002708:	4288      	cmp	r0, r1
 800270a:	d8b0      	bhi.n	800266e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 800270c:	6821      	ldr	r1, [r4, #0]
 800270e:	60cb      	str	r3, [r1, #12]
 8002710:	e7ae      	b.n	8002670 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002712:	f7ff f9bd 	bl	8001a90 <HAL_RCC_GetPCLK2Freq>
 8002716:	e7ec      	b.n	80026f2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002718:	6860      	ldr	r0, [r4, #4]
 800271a:	0843      	lsrs	r3, r0, #1
 800271c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002720:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002724:	fbb3 f3f0 	udiv	r3, r3, r0
 8002728:	e7e8      	b.n	80026fc <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800272a:	f7fe fe93 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 800272e:	e7e0      	b.n	80026f2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002730:	6860      	ldr	r0, [r4, #4]
 8002732:	0843      	lsrs	r3, r0, #1
 8002734:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002738:	e7f4      	b.n	8002724 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 800273a:	4b2d      	ldr	r3, [pc, #180]	; (80027f0 <UART_SetConfig+0x304>)
 800273c:	429a      	cmp	r2, r3
 800273e:	d08f      	beq.n	8002660 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002740:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002744:	d1e8      	bne.n	8002718 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002746:	6860      	ldr	r0, [r4, #4]
 8002748:	0843      	lsrs	r3, r0, #1
 800274a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800274e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002752:	fbb3 f3f0 	udiv	r3, r3, r0
 8002756:	e01f      	b.n	8002798 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002758:	4b25      	ldr	r3, [pc, #148]	; (80027f0 <UART_SetConfig+0x304>)
 800275a:	429a      	cmp	r2, r3
 800275c:	d10b      	bne.n	8002776 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800275e:	f7fe fe79 	bl	8001454 <HAL_RCC_GetSysClockFreq>
        break;
 8002762:	2304      	movs	r3, #4
 8002764:	e746      	b.n	80025f4 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002766:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <UART_SetConfig+0x304>)
 8002768:	429a      	cmp	r2, r3
 800276a:	f47f af25 	bne.w	80025b8 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800276e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002772:	2308      	movs	r3, #8
 8002774:	e776      	b.n	8002664 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002776:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800277a:	d1d6      	bne.n	800272a <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800277c:	f7fe fe6a 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 8002780:	e004      	b.n	800278c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002782:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002786:	d1b2      	bne.n	80026ee <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002788:	f7ff f970 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800278c:	6861      	ldr	r1, [r4, #4]
 800278e:	084a      	lsrs	r2, r1, #1
 8002790:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002794:	fbb3 f3f1 	udiv	r3, r3, r1
 8002798:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800279a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800279c:	f1a3 0010 	sub.w	r0, r3, #16
 80027a0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80027a4:	4288      	cmp	r0, r1
 80027a6:	f63f af62 	bhi.w	800266e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 80027aa:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80027ae:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80027b0:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80027b4:	430b      	orrs	r3, r1
 80027b6:	60c3      	str	r3, [r0, #12]
 80027b8:	e75a      	b.n	8002670 <UART_SetConfig+0x184>
    switch (clocksource)
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	f63f af57 	bhi.w	800266e <UART_SetConfig+0x182>
 80027c0:	a201      	add	r2, pc, #4	; (adr r2, 80027c8 <UART_SetConfig+0x2dc>)
 80027c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c6:	bf00      	nop
 80027c8:	080026ef 	.word	0x080026ef
 80027cc:	08002713 	.word	0x08002713
 80027d0:	08002719 	.word	0x08002719
 80027d4:	0800266f 	.word	0x0800266f
 80027d8:	0800272b 	.word	0x0800272b
 80027dc:	0800266f 	.word	0x0800266f
 80027e0:	0800266f 	.word	0x0800266f
 80027e4:	0800266f 	.word	0x0800266f
 80027e8:	08002731 	.word	0x08002731
 80027ec:	efff69f3 	.word	0xefff69f3
 80027f0:	40008000 	.word	0x40008000
 80027f4:	40013800 	.word	0x40013800
 80027f8:	08003f18 	.word	0x08003f18
 80027fc:	40004400 	.word	0x40004400
 8002800:	08003f1c 	.word	0x08003f1c
 8002804:	40004800 	.word	0x40004800
 8002808:	40004c00 	.word	0x40004c00
 800280c:	40005000 	.word	0x40005000
 8002810:	00f42400 	.word	0x00f42400
 8002814:	000ffcff 	.word	0x000ffcff
 8002818:	f4240000 	.word	0xf4240000

0800281c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800281c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800281e:	07da      	lsls	r2, r3, #31
{
 8002820:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002822:	d506      	bpl.n	8002832 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002824:	6801      	ldr	r1, [r0, #0]
 8002826:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002828:	684a      	ldr	r2, [r1, #4]
 800282a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800282e:	4322      	orrs	r2, r4
 8002830:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002832:	079c      	lsls	r4, r3, #30
 8002834:	d506      	bpl.n	8002844 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002836:	6801      	ldr	r1, [r0, #0]
 8002838:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800283a:	684a      	ldr	r2, [r1, #4]
 800283c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002840:	4322      	orrs	r2, r4
 8002842:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002844:	0759      	lsls	r1, r3, #29
 8002846:	d506      	bpl.n	8002856 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002848:	6801      	ldr	r1, [r0, #0]
 800284a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800284c:	684a      	ldr	r2, [r1, #4]
 800284e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002852:	4322      	orrs	r2, r4
 8002854:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002856:	071a      	lsls	r2, r3, #28
 8002858:	d506      	bpl.n	8002868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800285a:	6801      	ldr	r1, [r0, #0]
 800285c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800285e:	684a      	ldr	r2, [r1, #4]
 8002860:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002864:	4322      	orrs	r2, r4
 8002866:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002868:	06dc      	lsls	r4, r3, #27
 800286a:	d506      	bpl.n	800287a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800286c:	6801      	ldr	r1, [r0, #0]
 800286e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002870:	688a      	ldr	r2, [r1, #8]
 8002872:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002876:	4322      	orrs	r2, r4
 8002878:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800287a:	0699      	lsls	r1, r3, #26
 800287c:	d506      	bpl.n	800288c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800287e:	6801      	ldr	r1, [r0, #0]
 8002880:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002882:	688a      	ldr	r2, [r1, #8]
 8002884:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002888:	4322      	orrs	r2, r4
 800288a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800288c:	065a      	lsls	r2, r3, #25
 800288e:	d50f      	bpl.n	80028b0 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002890:	6801      	ldr	r1, [r0, #0]
 8002892:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002894:	684a      	ldr	r2, [r1, #4]
 8002896:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800289a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800289c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028a0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028a2:	d105      	bne.n	80028b0 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80028a4:	684a      	ldr	r2, [r1, #4]
 80028a6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80028a8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80028ac:	4322      	orrs	r2, r4
 80028ae:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028b0:	061b      	lsls	r3, r3, #24
 80028b2:	d506      	bpl.n	80028c2 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028b4:	6802      	ldr	r2, [r0, #0]
 80028b6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80028b8:	6853      	ldr	r3, [r2, #4]
 80028ba:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80028be:	430b      	orrs	r3, r1
 80028c0:	6053      	str	r3, [r2, #4]
 80028c2:	bd10      	pop	{r4, pc}

080028c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80028c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028c8:	9d06      	ldr	r5, [sp, #24]
 80028ca:	4604      	mov	r4, r0
 80028cc:	460f      	mov	r7, r1
 80028ce:	4616      	mov	r6, r2
 80028d0:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028d2:	6821      	ldr	r1, [r4, #0]
 80028d4:	69ca      	ldr	r2, [r1, #28]
 80028d6:	ea37 0302 	bics.w	r3, r7, r2
 80028da:	bf0c      	ite	eq
 80028dc:	2201      	moveq	r2, #1
 80028de:	2200      	movne	r2, #0
 80028e0:	42b2      	cmp	r2, r6
 80028e2:	d002      	beq.n	80028ea <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80028e4:	2000      	movs	r0, #0
}
 80028e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80028ea:	1c6b      	adds	r3, r5, #1
 80028ec:	d0f2      	beq.n	80028d4 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028ee:	b99d      	cbnz	r5, 8002918 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028f8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002902:	2320      	movs	r3, #32
 8002904:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002908:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 800290c:	2300      	movs	r3, #0
 800290e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002912:	2003      	movs	r0, #3
 8002914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002918:	f7fd fe68 	bl	80005ec <HAL_GetTick>
 800291c:	eba0 0008 	sub.w	r0, r0, r8
 8002920:	4285      	cmp	r5, r0
 8002922:	d2d6      	bcs.n	80028d2 <UART_WaitOnFlagUntilTimeout+0xe>
 8002924:	e7e4      	b.n	80028f0 <UART_WaitOnFlagUntilTimeout+0x2c>

08002926 <HAL_UART_Transmit>:
{
 8002926:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800292a:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800292c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002930:	2b20      	cmp	r3, #32
{
 8002932:	4604      	mov	r4, r0
 8002934:	460d      	mov	r5, r1
 8002936:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002938:	d14a      	bne.n	80029d0 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 800293a:	2900      	cmp	r1, #0
 800293c:	d046      	beq.n	80029cc <HAL_UART_Transmit+0xa6>
 800293e:	2a00      	cmp	r2, #0
 8002940:	d044      	beq.n	80029cc <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002942:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002946:	2b01      	cmp	r3, #1
 8002948:	d042      	beq.n	80029d0 <HAL_UART_Transmit+0xaa>
 800294a:	2301      	movs	r3, #1
 800294c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002950:	2300      	movs	r3, #0
 8002952:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002954:	2321      	movs	r3, #33	; 0x21
 8002956:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 800295a:	f7fd fe47 	bl	80005ec <HAL_GetTick>
    huart->TxXferSize  = Size;
 800295e:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002962:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002964:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002968:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800296c:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 800296e:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002970:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8002972:	b952      	cbnz	r2, 800298a <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002974:	2140      	movs	r1, #64	; 0x40
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff ffa4 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 800297c:	b958      	cbnz	r0, 8002996 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 800297e:	2320      	movs	r3, #32
 8002980:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8002984:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002988:	e006      	b.n	8002998 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800298a:	2200      	movs	r2, #0
 800298c:	2180      	movs	r1, #128	; 0x80
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff ff98 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 8002994:	b118      	cbz	r0, 800299e <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8002996:	2003      	movs	r0, #3
}
 8002998:	b002      	add	sp, #8
 800299a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299e:	68a3      	ldr	r3, [r4, #8]
 80029a0:	6822      	ldr	r2, [r4, #0]
 80029a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a6:	d10d      	bne.n	80029c4 <HAL_UART_Transmit+0x9e>
 80029a8:	6923      	ldr	r3, [r4, #16]
 80029aa:	b95b      	cbnz	r3, 80029c4 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80029ac:	f835 3b02 	ldrh.w	r3, [r5], #2
 80029b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029b4:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80029b6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29b      	uxth	r3, r3
 80029be:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80029c2:	e7d1      	b.n	8002968 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80029c4:	782b      	ldrb	r3, [r5, #0]
 80029c6:	8513      	strh	r3, [r2, #40]	; 0x28
 80029c8:	3501      	adds	r5, #1
 80029ca:	e7f4      	b.n	80029b6 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80029cc:	2001      	movs	r0, #1
 80029ce:	e7e3      	b.n	8002998 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 80029d0:	2002      	movs	r0, #2
 80029d2:	e7e1      	b.n	8002998 <HAL_UART_Transmit+0x72>

080029d4 <UART_CheckIdleState>:
{
 80029d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029d6:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d8:	2600      	movs	r6, #0
 80029da:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80029dc:	f7fd fe06 	bl	80005ec <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029e0:	6823      	ldr	r3, [r4, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80029e6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029e8:	d417      	bmi.n	8002a1a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	075b      	lsls	r3, r3, #29
 80029f0:	d50a      	bpl.n	8002a08 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	2200      	movs	r2, #0
 80029fa:	462b      	mov	r3, r5
 80029fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002a00:	4620      	mov	r0, r4
 8002a02:	f7ff ff5f 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 8002a06:	b9a0      	cbnz	r0, 8002a32 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8002a08:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002a0a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002a0c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8002a10:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002a14:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8002a18:	e00c      	b.n	8002a34 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a1a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	4632      	mov	r2, r6
 8002a22:	4603      	mov	r3, r0
 8002a24:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002a28:	4620      	mov	r0, r4
 8002a2a:	f7ff ff4b 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 8002a2e:	2800      	cmp	r0, #0
 8002a30:	d0db      	beq.n	80029ea <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002a32:	2003      	movs	r0, #3
}
 8002a34:	b002      	add	sp, #8
 8002a36:	bd70      	pop	{r4, r5, r6, pc}

08002a38 <HAL_UART_Init>:
{
 8002a38:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002a3a:	4604      	mov	r4, r0
 8002a3c:	b360      	cbz	r0, 8002a98 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002a3e:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002a42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a46:	b91b      	cbnz	r3, 8002a50 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002a48:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002a4c:	f000 fa04 	bl	8002e58 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002a50:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002a52:	2324      	movs	r3, #36	; 0x24
 8002a54:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002a58:	6813      	ldr	r3, [r2, #0]
 8002a5a:	f023 0301 	bic.w	r3, r3, #1
 8002a5e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7ff fd43 	bl	80024ec <UART_SetConfig>
 8002a66:	2801      	cmp	r0, #1
 8002a68:	d016      	beq.n	8002a98 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a6c:	b113      	cbz	r3, 8002a74 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002a6e:	4620      	mov	r0, r4
 8002a70:	f7ff fed4 	bl	800281c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a74:	6823      	ldr	r3, [r4, #0]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a84:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002a8c:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002a8e:	601a      	str	r2, [r3, #0]
}
 8002a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002a94:	f7ff bf9e 	b.w	80029d4 <UART_CheckIdleState>
}
 8002a98:	2001      	movs	r0, #1
 8002a9a:	bd10      	pop	{r4, pc}

08002a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a9e:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aa0:	2244      	movs	r2, #68	; 0x44
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	a805      	add	r0, sp, #20
 8002aa6:	f000 fa91 	bl	8002fcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aaa:	2214      	movs	r2, #20
 8002aac:	2100      	movs	r1, #0
 8002aae:	4668      	mov	r0, sp
 8002ab0:	f000 fa8c 	bl	8002fcc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ab4:	2288      	movs	r2, #136	; 0x88
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	a816      	add	r0, sp, #88	; 0x58
 8002aba:	f000 fa87 	bl	8002fcc <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002abe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ac2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ac4:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ac6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ac8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002aca:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002acc:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002ace:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad0:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ad2:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002ad4:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ad6:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ad8:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ada:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002adc:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002ade:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002ae0:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ae2:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ae4:	f7fe fd0a 	bl	80014fc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ae8:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002aea:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aec:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002aee:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af0:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002af4:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002af6:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002af8:	f7fe ff26 	bl	8001948 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8002afc:	f244 0302 	movw	r3, #16386	; 0x4002
 8002b00:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002b02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b06:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002b08:	2308      	movs	r3, #8
 8002b0a:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b0c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002b0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b12:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b14:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002b16:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002b18:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002b1a:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002b1c:	941b      	str	r4, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002b1e:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b20:	f7ff f8d4 	bl	8001ccc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002b24:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b28:	f7fe fc1c 	bl	8001364 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8002b2c:	b039      	add	sp, #228	; 0xe4
 8002b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002b30 <_write>:

/* USER CODE BEGIN 4 */

//ADC
int _write(int file,char *ptr, int len)
{
 8002b30:	b510      	push	{r4, lr}
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8002b32:	230a      	movs	r3, #10
{
 8002b34:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8002b36:	4803      	ldr	r0, [pc, #12]	; (8002b44 <_write+0x14>)
 8002b38:	b292      	uxth	r2, r2
 8002b3a:	f7ff fef4 	bl	8002926 <HAL_UART_Transmit>
    return len;
}
 8002b3e:	4620      	mov	r0, r4
 8002b40:	bd10      	pop	{r4, pc}
 8002b42:	bf00      	nop
 8002b44:	2000013c 	.word	0x2000013c

08002b48 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) //Rcuprer la valeur de l'ADC une fois lIT acquitte
{
 8002b48:	b508      	push	{r3, lr}
	valeurADC = HAL_ADC_GetValue(AdcHandle);
 8002b4a:	f7fd fe4f 	bl	80007ec <HAL_ADC_GetValue>
 8002b4e:	4b01      	ldr	r3, [pc, #4]	; (8002b54 <HAL_ADC_ConvCpltCallback+0xc>)
 8002b50:	8018      	strh	r0, [r3, #0]
 8002b52:	bd08      	pop	{r3, pc}
 8002b54:	20000084 	.word	0x20000084

08002b58 <ADC>:
{
	READ_SENSOR();
	HAL_ADC_Start_IT(&hadc1);
}
void ADC(void) //Lancer l'ADC
{
 8002b58:	b510      	push	{r4, lr}
	if (HAL_ADC_Start_IT(&hadc1)!= HAL_OK)
 8002b5a:	4c04      	ldr	r4, [pc, #16]	; (8002b6c <ADC+0x14>)
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f7fe f987 	bl	8000e70 <HAL_ADC_Start_IT>
	{
		HAL_ADC_ConvCpltCallback(&hadc1);
 8002b62:	4620      	mov	r0, r4
	else
	{
		HAL_ADC_ConvCpltCallback(&hadc1);
	}

}
 8002b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_ADC_ConvCpltCallback(&hadc1);
 8002b68:	f7ff bfee 	b.w	8002b48 <HAL_ADC_ConvCpltCallback>
 8002b6c:	200000d8 	.word	0x200000d8

08002b70 <main>:
{
 8002b70:	b500      	push	{lr}
 8002b72:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8002b74:	f7fd fd1c 	bl	80005b0 <HAL_Init>
  SystemClock_Config();
 8002b78:	f7ff ff90 	bl	8002a9c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	2214      	movs	r2, #20
 8002b7e:	2100      	movs	r1, #0
 8002b80:	a808      	add	r0, sp, #32
 8002b82:	f000 fa23 	bl	8002fcc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b86:	4b66      	ldr	r3, [pc, #408]	; (8002d20 <main+0x1b0>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002b88:	4866      	ldr	r0, [pc, #408]	; (8002d24 <main+0x1b4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b8c:	f042 0204 	orr.w	r2, r2, #4
 8002b90:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b94:	f002 0204 	and.w	r2, r2, #4
 8002b98:	9200      	str	r2, [sp, #0]
 8002b9a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ba2:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ba4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ba6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002baa:	9201      	str	r2, [sp, #4]
 8002bac:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	64da      	str	r2, [r3, #76]	; 0x4c
 8002bb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bb8:	f002 0201 	and.w	r2, r2, #1
 8002bbc:	9202      	str	r2, [sp, #8]
 8002bbe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bc2:	f042 0202 	orr.w	r2, r2, #2
 8002bc6:	64da      	str	r2, [r3, #76]	; 0x4c
 8002bc8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bca:	f002 0202 	and.w	r2, r2, #2
 8002bce:	9203      	str	r2, [sp, #12]
 8002bd0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bd4:	f042 0208 	orr.w	r2, r2, #8
 8002bd8:	64da      	str	r2, [r3, #76]	; 0x4c
 8002bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	9304      	str	r3, [sp, #16]
 8002be2:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 8002be4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002be8:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002bea:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bec:	4b4e      	ldr	r3, [pc, #312]	; (8002d28 <main+0x1b8>)
 8002bee:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2400      	movs	r4, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002bf2:	f7fe fad3 	bl	800119c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bf6:	2503      	movs	r5, #3
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002bf8:	f641 73ff 	movw	r3, #8191	; 0x1fff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfc:	a908      	add	r1, sp, #32
 8002bfe:	4849      	ldr	r0, [pc, #292]	; (8002d24 <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002c00:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c02:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c04:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c06:	f7fe fac9 	bl	800119c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6 
 8002c0a:	f649 73e3 	movw	r3, #40931	; 0x9fe3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0e:	a908      	add	r1, sp, #32
 8002c10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6 
 8002c14:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c16:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1a:	f7fe fabf 	bl	800119c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002c1e:	f64f 73f7 	movw	r3, #65527	; 0xfff7
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c22:	a908      	add	r1, sp, #32
 8002c24:	4841      	ldr	r0, [pc, #260]	; (8002d2c <main+0x1bc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002c26:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c28:	2604      	movs	r6, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c2a:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c2e:	f7fe fab5 	bl	800119c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c32:	a908      	add	r1, sp, #32
 8002c34:	483e      	ldr	r0, [pc, #248]	; (8002d30 <main+0x1c0>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c36:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c38:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c3c:	f7fe faae 	bl	800119c <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002c40:	483c      	ldr	r0, [pc, #240]	; (8002d34 <main+0x1c4>)
  huart2.Init.BaudRate = 115200;
 8002c42:	4a3d      	ldr	r2, [pc, #244]	; (8002d38 <main+0x1c8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c44:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002c46:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002c4a:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c4e:	230c      	movs	r3, #12
 8002c50:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c52:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c54:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c56:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c58:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c5a:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c5c:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c5e:	f7ff feeb 	bl	8002a38 <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002c62:	2218      	movs	r2, #24
 8002c64:	4621      	mov	r1, r4
 8002c66:	a808      	add	r0, sp, #32
  hadc1.Instance = ADC1;
 8002c68:	4d34      	ldr	r5, [pc, #208]	; (8002d3c <main+0x1cc>)
  ADC_MultiModeTypeDef multimode = {0};
 8002c6a:	9405      	str	r4, [sp, #20]
 8002c6c:	9406      	str	r4, [sp, #24]
 8002c6e:	9407      	str	r4, [sp, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002c70:	f000 f9ac 	bl	8002fcc <memset>
  hadc1.Instance = ADC1;
 8002c74:	4b32      	ldr	r3, [pc, #200]	; (8002d40 <main+0x1d0>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c76:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002c78:	e885 0018 	stmia.w	r5, {r3, r4}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c7c:	4628      	mov	r0, r5
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	766b      	strb	r3, [r5, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002c82:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c84:	60ec      	str	r4, [r5, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c86:	612c      	str	r4, [r5, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c88:	616e      	str	r6, [r5, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c8a:	762c      	strb	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c8c:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c90:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c92:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c94:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002c98:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002c9a:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c9e:	f7fd fcc5 	bl	800062c <HAL_ADC_Init>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002ca2:	a905      	add	r1, sp, #20
 8002ca4:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002ca6:	9405      	str	r4, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002ca8:	f7fe f998 	bl	8000fdc <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8002cac:	4b25      	ldr	r3, [pc, #148]	; (8002d44 <main+0x1d4>)
 8002cae:	9308      	str	r3, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002cb0:	2306      	movs	r3, #6
 8002cb2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cb4:	a908      	add	r1, sp, #32
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002cb6:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cb8:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002cba:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002cbc:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002cbe:	960c      	str	r6, [sp, #48]	; 0x30
  sConfig.Offset = 0;
 8002cc0:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc2:	f7fd febb 	bl	8000a3c <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	4621      	mov	r1, r4
 8002cca:	a808      	add	r0, sp, #32
 8002ccc:	f000 f97e 	bl	8002fcc <memset>
  htim3.Instance = TIM3;
 8002cd0:	4d1d      	ldr	r5, [pc, #116]	; (8002d48 <main+0x1d8>)
  htim3.Init.Prescaler = 63999;
 8002cd2:	491e      	ldr	r1, [pc, #120]	; (8002d4c <main+0x1dc>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd4:	9405      	str	r4, [sp, #20]
  htim3.Init.Prescaler = 63999;
 8002cd6:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 8002cda:	e885 000a 	stmia.w	r5, {r1, r3}
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002cde:	4628      	mov	r0, r5
  htim3.Init.Period = 1000;
 8002ce0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce4:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce6:	9406      	str	r4, [sp, #24]
 8002ce8:	9407      	str	r4, [sp, #28]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cea:	60ac      	str	r4, [r5, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cec:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cee:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002cf0:	f7ff fb06 	bl	8002300 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cf8:	a908      	add	r1, sp, #32
 8002cfa:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cfc:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cfe:	f7ff fb23 	bl	8002348 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d02:	a905      	add	r1, sp, #20
 8002d04:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d06:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d08:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d0a:	f7ff fbbf 	bl	800248c <HAL_TIMEx_MasterConfigSynchronization>
  printf("Gaz Sensor\r\n");
 8002d0e:	4810      	ldr	r0, [pc, #64]	; (8002d50 <main+0x1e0>)
 8002d10:	f000 f9d8 	bl	80030c4 <puts>
  ADC();
 8002d14:	f7ff ff20 	bl	8002b58 <ADC>
  HAL_TIM_Base_Start_IT(&htim3);//Donne base temps -> tous les 5 sec
 8002d18:	4628      	mov	r0, r5
 8002d1a:	f7ff f9bf 	bl	800209c <HAL_TIM_Base_Start_IT>
 8002d1e:	e7fe      	b.n	8002d1e <main+0x1ae>
 8002d20:	40021000 	.word	0x40021000
 8002d24:	48000800 	.word	0x48000800
 8002d28:	10210000 	.word	0x10210000
 8002d2c:	48000400 	.word	0x48000400
 8002d30:	48000c00 	.word	0x48000c00
 8002d34:	2000013c 	.word	0x2000013c
 8002d38:	40004400 	.word	0x40004400
 8002d3c:	200000d8 	.word	0x200000d8
 8002d40:	50040000 	.word	0x50040000
 8002d44:	25b00200 	.word	0x25b00200
 8002d48:	20000098 	.word	0x20000098
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	08003f3b 	.word	0x08003f3b

08002d54 <READ_SENSOR>:

void READ_SENSOR(void)
{
	printf("SENSOR CO2 : %d\r\n", valeurADC);
 8002d54:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <READ_SENSOR+0xc>)
 8002d56:	4803      	ldr	r0, [pc, #12]	; (8002d64 <READ_SENSOR+0x10>)
 8002d58:	8819      	ldrh	r1, [r3, #0]
 8002d5a:	f000 b93f 	b.w	8002fdc <iprintf>
 8002d5e:	bf00      	nop
 8002d60:	20000084 	.word	0x20000084
 8002d64:	08003f29 	.word	0x08003f29

08002d68 <HAL_TIM_PeriodElapsedCallback>:
{
 8002d68:	b508      	push	{r3, lr}
	READ_SENSOR();
 8002d6a:	f7ff fff3 	bl	8002d54 <READ_SENSOR>
	HAL_ADC_Start_IT(&hadc1);
 8002d6e:	4802      	ldr	r0, [pc, #8]	; (8002d78 <HAL_TIM_PeriodElapsedCallback+0x10>)
}
 8002d70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Start_IT(&hadc1);
 8002d74:	f7fe b87c 	b.w	8000e70 <HAL_ADC_Start_IT>
 8002d78:	200000d8 	.word	0x200000d8

08002d7c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <HAL_MspInit+0x2c>)
 8002d7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d80:	f042 0201 	orr.w	r2, r2, #1
 8002d84:	661a      	str	r2, [r3, #96]	; 0x60
 8002d86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8002d88:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8a:	f002 0201 	and.w	r2, r2, #1
 8002d8e:	9200      	str	r2, [sp, #0]
 8002d90:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d92:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d98:	659a      	str	r2, [r3, #88]	; 0x58
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002da4:	b002      	add	sp, #8
 8002da6:	4770      	bx	lr
 8002da8:	40021000 	.word	0x40021000

08002dac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dac:	b510      	push	{r4, lr}
 8002dae:	4604      	mov	r4, r0
 8002db0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db2:	2214      	movs	r2, #20
 8002db4:	2100      	movs	r1, #0
 8002db6:	a803      	add	r0, sp, #12
 8002db8:	f000 f908 	bl	8002fcc <memset>
  if(hadc->Instance==ADC1)
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	4b16      	ldr	r3, [pc, #88]	; (8002e18 <HAL_ADC_MspInit+0x6c>)
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d126      	bne.n	8002e12 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002dc4:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002dc8:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA4     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 8002dce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002dd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dd4:	64da      	str	r2, [r3, #76]	; 0x4c
 8002dd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002dd8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002ddc:	9201      	str	r2, [sp, #4]
 8002dde:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	64da      	str	r2, [r3, #76]	; 0x4c
 8002de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	9302      	str	r3, [sp, #8]
 8002df0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002df2:	2310      	movs	r3, #16
 8002df4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002dfa:	230b      	movs	r3, #11
 8002dfc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfe:	f7fe f9cd 	bl	800119c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2012      	movs	r0, #18
 8002e06:	4611      	mov	r1, r2
 8002e08:	f7fe f972 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002e0c:	2012      	movs	r0, #18
 8002e0e:	f7fe f9a3 	bl	8001158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e12:	b008      	add	sp, #32
 8002e14:	bd10      	pop	{r4, pc}
 8002e16:	bf00      	nop
 8002e18:	50040000 	.word	0x50040000

08002e1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e1c:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	; (8002e54 <HAL_TIM_Base_MspInit+0x38>)
 8002e20:	6802      	ldr	r2, [r0, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d112      	bne.n	8002e4c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e26:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e2a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e2c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e2e:	f042 0202 	orr.w	r2, r2, #2
 8002e32:	659a      	str	r2, [r3, #88]	; 0x58
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e36:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e3e:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e40:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e42:	f7fe f955 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e46:	201d      	movs	r0, #29
 8002e48:	f7fe f986 	bl	8001158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002e4c:	b003      	add	sp, #12
 8002e4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e52:	bf00      	nop
 8002e54:	40000400 	.word	0x40000400

08002e58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e58:	b510      	push	{r4, lr}
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e5e:	2214      	movs	r2, #20
 8002e60:	2100      	movs	r1, #0
 8002e62:	a803      	add	r0, sp, #12
 8002e64:	f000 f8b2 	bl	8002fcc <memset>
  if(huart->Instance==USART2)
 8002e68:	6822      	ldr	r2, [r4, #0]
 8002e6a:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <HAL_UART_MspInit+0x60>)
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d120      	bne.n	8002eb2 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e70:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e74:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e76:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e7c:	659a      	str	r2, [r3, #88]	; 0x58
 8002e7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e80:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002e84:	9201      	str	r2, [sp, #4]
 8002e86:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e8a:	f042 0201 	orr.w	r2, r2, #1
 8002e8e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	9302      	str	r3, [sp, #8]
 8002e98:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e9a:	230c      	movs	r3, #12
 8002e9c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002eaa:	2307      	movs	r3, #7
 8002eac:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	f7fe f975 	bl	800119c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002eb2:	b008      	add	sp, #32
 8002eb4:	bd10      	pop	{r4, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40004400 	.word	0x40004400

08002ebc <NMI_Handler>:
 8002ebc:	4770      	bx	lr

08002ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ebe:	e7fe      	b.n	8002ebe <HardFault_Handler>

08002ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec0:	e7fe      	b.n	8002ec0 <MemManage_Handler>

08002ec2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec2:	e7fe      	b.n	8002ec2 <BusFault_Handler>

08002ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ec4:	e7fe      	b.n	8002ec4 <UsageFault_Handler>

08002ec6 <SVC_Handler>:
 8002ec6:	4770      	bx	lr

08002ec8 <DebugMon_Handler>:
 8002ec8:	4770      	bx	lr

08002eca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eca:	4770      	bx	lr

08002ecc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ecc:	f7fd bb86 	b.w	80005dc <HAL_IncTick>

08002ed0 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002ed0:	4801      	ldr	r0, [pc, #4]	; (8002ed8 <ADC1_2_IRQHandler+0x8>)
 8002ed2:	f7fd bc91 	b.w	80007f8 <HAL_ADC_IRQHandler>
 8002ed6:	bf00      	nop
 8002ed8:	200000d8 	.word	0x200000d8

08002edc <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002edc:	4801      	ldr	r0, [pc, #4]	; (8002ee4 <TIM3_IRQHandler+0x8>)
 8002ede:	f7ff b8f9 	b.w	80020d4 <HAL_TIM_IRQHandler>
 8002ee2:	bf00      	nop
 8002ee4:	20000098 	.word	0x20000098

08002ee8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ee8:	490f      	ldr	r1, [pc, #60]	; (8002f28 <SystemInit+0x40>)
 8002eea:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002eee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002ef6:	4b0d      	ldr	r3, [pc, #52]	; (8002f2c <SystemInit+0x44>)
 8002ef8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002efa:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8002efc:	f042 0201 	orr.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002f02:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8002f0a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002f10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f14:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f1c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002f1e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002f24:	608b      	str	r3, [r1, #8]
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00
 8002f2c:	40021000 	.word	0x40021000

08002f30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f68 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f34:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f36:	e003      	b.n	8002f40 <LoopCopyDataInit>

08002f38 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f3a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f3c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f3e:	3104      	adds	r1, #4

08002f40 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f40:	480b      	ldr	r0, [pc, #44]	; (8002f70 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f42:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f44:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f46:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f48:	d3f6      	bcc.n	8002f38 <CopyDataInit>
	ldr	r2, =_sbss
 8002f4a:	4a0b      	ldr	r2, [pc, #44]	; (8002f78 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f4c:	e002      	b.n	8002f54 <LoopFillZerobss>

08002f4e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f4e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f50:	f842 3b04 	str.w	r3, [r2], #4

08002f54 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f54:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <LoopForever+0x16>)
	cmp	r2, r3
 8002f56:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f58:	d3f9      	bcc.n	8002f4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f5a:	f7ff ffc5 	bl	8002ee8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f5e:	f000 f811 	bl	8002f84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f62:	f7ff fe05 	bl	8002b70 <main>

08002f66 <LoopForever>:

LoopForever:
    b LoopForever
 8002f66:	e7fe      	b.n	8002f66 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f68:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002f6c:	08004038 	.word	0x08004038
	ldr	r0, =_sdata
 8002f70:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f74:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8002f78:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8002f7c:	200001b8 	.word	0x200001b8

08002f80 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f80:	e7fe      	b.n	8002f80 <ADC3_IRQHandler>
	...

08002f84 <__libc_init_array>:
 8002f84:	b570      	push	{r4, r5, r6, lr}
 8002f86:	4e0d      	ldr	r6, [pc, #52]	; (8002fbc <__libc_init_array+0x38>)
 8002f88:	4c0d      	ldr	r4, [pc, #52]	; (8002fc0 <__libc_init_array+0x3c>)
 8002f8a:	1ba4      	subs	r4, r4, r6
 8002f8c:	10a4      	asrs	r4, r4, #2
 8002f8e:	2500      	movs	r5, #0
 8002f90:	42a5      	cmp	r5, r4
 8002f92:	d109      	bne.n	8002fa8 <__libc_init_array+0x24>
 8002f94:	4e0b      	ldr	r6, [pc, #44]	; (8002fc4 <__libc_init_array+0x40>)
 8002f96:	4c0c      	ldr	r4, [pc, #48]	; (8002fc8 <__libc_init_array+0x44>)
 8002f98:	f000 ffb2 	bl	8003f00 <_init>
 8002f9c:	1ba4      	subs	r4, r4, r6
 8002f9e:	10a4      	asrs	r4, r4, #2
 8002fa0:	2500      	movs	r5, #0
 8002fa2:	42a5      	cmp	r5, r4
 8002fa4:	d105      	bne.n	8002fb2 <__libc_init_array+0x2e>
 8002fa6:	bd70      	pop	{r4, r5, r6, pc}
 8002fa8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fac:	4798      	blx	r3
 8002fae:	3501      	adds	r5, #1
 8002fb0:	e7ee      	b.n	8002f90 <__libc_init_array+0xc>
 8002fb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fb6:	4798      	blx	r3
 8002fb8:	3501      	adds	r5, #1
 8002fba:	e7f2      	b.n	8002fa2 <__libc_init_array+0x1e>
 8002fbc:	08004030 	.word	0x08004030
 8002fc0:	08004030 	.word	0x08004030
 8002fc4:	08004030 	.word	0x08004030
 8002fc8:	08004034 	.word	0x08004034

08002fcc <memset>:
 8002fcc:	4402      	add	r2, r0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d100      	bne.n	8002fd6 <memset+0xa>
 8002fd4:	4770      	bx	lr
 8002fd6:	f803 1b01 	strb.w	r1, [r3], #1
 8002fda:	e7f9      	b.n	8002fd0 <memset+0x4>

08002fdc <iprintf>:
 8002fdc:	b40f      	push	{r0, r1, r2, r3}
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <iprintf+0x2c>)
 8002fe0:	b513      	push	{r0, r1, r4, lr}
 8002fe2:	681c      	ldr	r4, [r3, #0]
 8002fe4:	b124      	cbz	r4, 8002ff0 <iprintf+0x14>
 8002fe6:	69a3      	ldr	r3, [r4, #24]
 8002fe8:	b913      	cbnz	r3, 8002ff0 <iprintf+0x14>
 8002fea:	4620      	mov	r0, r4
 8002fec:	f000 fa24 	bl	8003438 <__sinit>
 8002ff0:	ab05      	add	r3, sp, #20
 8002ff2:	9a04      	ldr	r2, [sp, #16]
 8002ff4:	68a1      	ldr	r1, [r4, #8]
 8002ff6:	9301      	str	r3, [sp, #4]
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	f000 fbe1 	bl	80037c0 <_vfiprintf_r>
 8002ffe:	b002      	add	sp, #8
 8003000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003004:	b004      	add	sp, #16
 8003006:	4770      	bx	lr
 8003008:	20000004 	.word	0x20000004

0800300c <_puts_r>:
 800300c:	b570      	push	{r4, r5, r6, lr}
 800300e:	460e      	mov	r6, r1
 8003010:	4605      	mov	r5, r0
 8003012:	b118      	cbz	r0, 800301c <_puts_r+0x10>
 8003014:	6983      	ldr	r3, [r0, #24]
 8003016:	b90b      	cbnz	r3, 800301c <_puts_r+0x10>
 8003018:	f000 fa0e 	bl	8003438 <__sinit>
 800301c:	69ab      	ldr	r3, [r5, #24]
 800301e:	68ac      	ldr	r4, [r5, #8]
 8003020:	b913      	cbnz	r3, 8003028 <_puts_r+0x1c>
 8003022:	4628      	mov	r0, r5
 8003024:	f000 fa08 	bl	8003438 <__sinit>
 8003028:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <_puts_r+0xac>)
 800302a:	429c      	cmp	r4, r3
 800302c:	d117      	bne.n	800305e <_puts_r+0x52>
 800302e:	686c      	ldr	r4, [r5, #4]
 8003030:	89a3      	ldrh	r3, [r4, #12]
 8003032:	071b      	lsls	r3, r3, #28
 8003034:	d51d      	bpl.n	8003072 <_puts_r+0x66>
 8003036:	6923      	ldr	r3, [r4, #16]
 8003038:	b1db      	cbz	r3, 8003072 <_puts_r+0x66>
 800303a:	3e01      	subs	r6, #1
 800303c:	68a3      	ldr	r3, [r4, #8]
 800303e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003042:	3b01      	subs	r3, #1
 8003044:	60a3      	str	r3, [r4, #8]
 8003046:	b9e9      	cbnz	r1, 8003084 <_puts_r+0x78>
 8003048:	2b00      	cmp	r3, #0
 800304a:	da2e      	bge.n	80030aa <_puts_r+0x9e>
 800304c:	4622      	mov	r2, r4
 800304e:	210a      	movs	r1, #10
 8003050:	4628      	mov	r0, r5
 8003052:	f000 f83f 	bl	80030d4 <__swbuf_r>
 8003056:	3001      	adds	r0, #1
 8003058:	d011      	beq.n	800307e <_puts_r+0x72>
 800305a:	200a      	movs	r0, #10
 800305c:	bd70      	pop	{r4, r5, r6, pc}
 800305e:	4b17      	ldr	r3, [pc, #92]	; (80030bc <_puts_r+0xb0>)
 8003060:	429c      	cmp	r4, r3
 8003062:	d101      	bne.n	8003068 <_puts_r+0x5c>
 8003064:	68ac      	ldr	r4, [r5, #8]
 8003066:	e7e3      	b.n	8003030 <_puts_r+0x24>
 8003068:	4b15      	ldr	r3, [pc, #84]	; (80030c0 <_puts_r+0xb4>)
 800306a:	429c      	cmp	r4, r3
 800306c:	bf08      	it	eq
 800306e:	68ec      	ldreq	r4, [r5, #12]
 8003070:	e7de      	b.n	8003030 <_puts_r+0x24>
 8003072:	4621      	mov	r1, r4
 8003074:	4628      	mov	r0, r5
 8003076:	f000 f87f 	bl	8003178 <__swsetup_r>
 800307a:	2800      	cmp	r0, #0
 800307c:	d0dd      	beq.n	800303a <_puts_r+0x2e>
 800307e:	f04f 30ff 	mov.w	r0, #4294967295
 8003082:	bd70      	pop	{r4, r5, r6, pc}
 8003084:	2b00      	cmp	r3, #0
 8003086:	da04      	bge.n	8003092 <_puts_r+0x86>
 8003088:	69a2      	ldr	r2, [r4, #24]
 800308a:	4293      	cmp	r3, r2
 800308c:	db06      	blt.n	800309c <_puts_r+0x90>
 800308e:	290a      	cmp	r1, #10
 8003090:	d004      	beq.n	800309c <_puts_r+0x90>
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	6022      	str	r2, [r4, #0]
 8003098:	7019      	strb	r1, [r3, #0]
 800309a:	e7cf      	b.n	800303c <_puts_r+0x30>
 800309c:	4622      	mov	r2, r4
 800309e:	4628      	mov	r0, r5
 80030a0:	f000 f818 	bl	80030d4 <__swbuf_r>
 80030a4:	3001      	adds	r0, #1
 80030a6:	d1c9      	bne.n	800303c <_puts_r+0x30>
 80030a8:	e7e9      	b.n	800307e <_puts_r+0x72>
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	200a      	movs	r0, #10
 80030ae:	1c5a      	adds	r2, r3, #1
 80030b0:	6022      	str	r2, [r4, #0]
 80030b2:	7018      	strb	r0, [r3, #0]
 80030b4:	bd70      	pop	{r4, r5, r6, pc}
 80030b6:	bf00      	nop
 80030b8:	08003fb0 	.word	0x08003fb0
 80030bc:	08003fd0 	.word	0x08003fd0
 80030c0:	08003f90 	.word	0x08003f90

080030c4 <puts>:
 80030c4:	4b02      	ldr	r3, [pc, #8]	; (80030d0 <puts+0xc>)
 80030c6:	4601      	mov	r1, r0
 80030c8:	6818      	ldr	r0, [r3, #0]
 80030ca:	f7ff bf9f 	b.w	800300c <_puts_r>
 80030ce:	bf00      	nop
 80030d0:	20000004 	.word	0x20000004

080030d4 <__swbuf_r>:
 80030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d6:	460e      	mov	r6, r1
 80030d8:	4614      	mov	r4, r2
 80030da:	4605      	mov	r5, r0
 80030dc:	b118      	cbz	r0, 80030e6 <__swbuf_r+0x12>
 80030de:	6983      	ldr	r3, [r0, #24]
 80030e0:	b90b      	cbnz	r3, 80030e6 <__swbuf_r+0x12>
 80030e2:	f000 f9a9 	bl	8003438 <__sinit>
 80030e6:	4b21      	ldr	r3, [pc, #132]	; (800316c <__swbuf_r+0x98>)
 80030e8:	429c      	cmp	r4, r3
 80030ea:	d12a      	bne.n	8003142 <__swbuf_r+0x6e>
 80030ec:	686c      	ldr	r4, [r5, #4]
 80030ee:	69a3      	ldr	r3, [r4, #24]
 80030f0:	60a3      	str	r3, [r4, #8]
 80030f2:	89a3      	ldrh	r3, [r4, #12]
 80030f4:	071a      	lsls	r2, r3, #28
 80030f6:	d52e      	bpl.n	8003156 <__swbuf_r+0x82>
 80030f8:	6923      	ldr	r3, [r4, #16]
 80030fa:	b363      	cbz	r3, 8003156 <__swbuf_r+0x82>
 80030fc:	6923      	ldr	r3, [r4, #16]
 80030fe:	6820      	ldr	r0, [r4, #0]
 8003100:	1ac0      	subs	r0, r0, r3
 8003102:	6963      	ldr	r3, [r4, #20]
 8003104:	b2f6      	uxtb	r6, r6
 8003106:	4298      	cmp	r0, r3
 8003108:	4637      	mov	r7, r6
 800310a:	db04      	blt.n	8003116 <__swbuf_r+0x42>
 800310c:	4621      	mov	r1, r4
 800310e:	4628      	mov	r0, r5
 8003110:	f000 f928 	bl	8003364 <_fflush_r>
 8003114:	bb28      	cbnz	r0, 8003162 <__swbuf_r+0x8e>
 8003116:	68a3      	ldr	r3, [r4, #8]
 8003118:	3b01      	subs	r3, #1
 800311a:	60a3      	str	r3, [r4, #8]
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	6022      	str	r2, [r4, #0]
 8003122:	701e      	strb	r6, [r3, #0]
 8003124:	6963      	ldr	r3, [r4, #20]
 8003126:	3001      	adds	r0, #1
 8003128:	4298      	cmp	r0, r3
 800312a:	d004      	beq.n	8003136 <__swbuf_r+0x62>
 800312c:	89a3      	ldrh	r3, [r4, #12]
 800312e:	07db      	lsls	r3, r3, #31
 8003130:	d519      	bpl.n	8003166 <__swbuf_r+0x92>
 8003132:	2e0a      	cmp	r6, #10
 8003134:	d117      	bne.n	8003166 <__swbuf_r+0x92>
 8003136:	4621      	mov	r1, r4
 8003138:	4628      	mov	r0, r5
 800313a:	f000 f913 	bl	8003364 <_fflush_r>
 800313e:	b190      	cbz	r0, 8003166 <__swbuf_r+0x92>
 8003140:	e00f      	b.n	8003162 <__swbuf_r+0x8e>
 8003142:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <__swbuf_r+0x9c>)
 8003144:	429c      	cmp	r4, r3
 8003146:	d101      	bne.n	800314c <__swbuf_r+0x78>
 8003148:	68ac      	ldr	r4, [r5, #8]
 800314a:	e7d0      	b.n	80030ee <__swbuf_r+0x1a>
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <__swbuf_r+0xa0>)
 800314e:	429c      	cmp	r4, r3
 8003150:	bf08      	it	eq
 8003152:	68ec      	ldreq	r4, [r5, #12]
 8003154:	e7cb      	b.n	80030ee <__swbuf_r+0x1a>
 8003156:	4621      	mov	r1, r4
 8003158:	4628      	mov	r0, r5
 800315a:	f000 f80d 	bl	8003178 <__swsetup_r>
 800315e:	2800      	cmp	r0, #0
 8003160:	d0cc      	beq.n	80030fc <__swbuf_r+0x28>
 8003162:	f04f 37ff 	mov.w	r7, #4294967295
 8003166:	4638      	mov	r0, r7
 8003168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800316a:	bf00      	nop
 800316c:	08003fb0 	.word	0x08003fb0
 8003170:	08003fd0 	.word	0x08003fd0
 8003174:	08003f90 	.word	0x08003f90

08003178 <__swsetup_r>:
 8003178:	4b32      	ldr	r3, [pc, #200]	; (8003244 <__swsetup_r+0xcc>)
 800317a:	b570      	push	{r4, r5, r6, lr}
 800317c:	681d      	ldr	r5, [r3, #0]
 800317e:	4606      	mov	r6, r0
 8003180:	460c      	mov	r4, r1
 8003182:	b125      	cbz	r5, 800318e <__swsetup_r+0x16>
 8003184:	69ab      	ldr	r3, [r5, #24]
 8003186:	b913      	cbnz	r3, 800318e <__swsetup_r+0x16>
 8003188:	4628      	mov	r0, r5
 800318a:	f000 f955 	bl	8003438 <__sinit>
 800318e:	4b2e      	ldr	r3, [pc, #184]	; (8003248 <__swsetup_r+0xd0>)
 8003190:	429c      	cmp	r4, r3
 8003192:	d10f      	bne.n	80031b4 <__swsetup_r+0x3c>
 8003194:	686c      	ldr	r4, [r5, #4]
 8003196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800319a:	b29a      	uxth	r2, r3
 800319c:	0715      	lsls	r5, r2, #28
 800319e:	d42c      	bmi.n	80031fa <__swsetup_r+0x82>
 80031a0:	06d0      	lsls	r0, r2, #27
 80031a2:	d411      	bmi.n	80031c8 <__swsetup_r+0x50>
 80031a4:	2209      	movs	r2, #9
 80031a6:	6032      	str	r2, [r6, #0]
 80031a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ac:	81a3      	strh	r3, [r4, #12]
 80031ae:	f04f 30ff 	mov.w	r0, #4294967295
 80031b2:	bd70      	pop	{r4, r5, r6, pc}
 80031b4:	4b25      	ldr	r3, [pc, #148]	; (800324c <__swsetup_r+0xd4>)
 80031b6:	429c      	cmp	r4, r3
 80031b8:	d101      	bne.n	80031be <__swsetup_r+0x46>
 80031ba:	68ac      	ldr	r4, [r5, #8]
 80031bc:	e7eb      	b.n	8003196 <__swsetup_r+0x1e>
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <__swsetup_r+0xd8>)
 80031c0:	429c      	cmp	r4, r3
 80031c2:	bf08      	it	eq
 80031c4:	68ec      	ldreq	r4, [r5, #12]
 80031c6:	e7e6      	b.n	8003196 <__swsetup_r+0x1e>
 80031c8:	0751      	lsls	r1, r2, #29
 80031ca:	d512      	bpl.n	80031f2 <__swsetup_r+0x7a>
 80031cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031ce:	b141      	cbz	r1, 80031e2 <__swsetup_r+0x6a>
 80031d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031d4:	4299      	cmp	r1, r3
 80031d6:	d002      	beq.n	80031de <__swsetup_r+0x66>
 80031d8:	4630      	mov	r0, r6
 80031da:	f000 fa1b 	bl	8003614 <_free_r>
 80031de:	2300      	movs	r3, #0
 80031e0:	6363      	str	r3, [r4, #52]	; 0x34
 80031e2:	89a3      	ldrh	r3, [r4, #12]
 80031e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80031e8:	81a3      	strh	r3, [r4, #12]
 80031ea:	2300      	movs	r3, #0
 80031ec:	6063      	str	r3, [r4, #4]
 80031ee:	6923      	ldr	r3, [r4, #16]
 80031f0:	6023      	str	r3, [r4, #0]
 80031f2:	89a3      	ldrh	r3, [r4, #12]
 80031f4:	f043 0308 	orr.w	r3, r3, #8
 80031f8:	81a3      	strh	r3, [r4, #12]
 80031fa:	6923      	ldr	r3, [r4, #16]
 80031fc:	b94b      	cbnz	r3, 8003212 <__swsetup_r+0x9a>
 80031fe:	89a3      	ldrh	r3, [r4, #12]
 8003200:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003208:	d003      	beq.n	8003212 <__swsetup_r+0x9a>
 800320a:	4621      	mov	r1, r4
 800320c:	4630      	mov	r0, r6
 800320e:	f000 f9c1 	bl	8003594 <__smakebuf_r>
 8003212:	89a2      	ldrh	r2, [r4, #12]
 8003214:	f012 0301 	ands.w	r3, r2, #1
 8003218:	d00c      	beq.n	8003234 <__swsetup_r+0xbc>
 800321a:	2300      	movs	r3, #0
 800321c:	60a3      	str	r3, [r4, #8]
 800321e:	6963      	ldr	r3, [r4, #20]
 8003220:	425b      	negs	r3, r3
 8003222:	61a3      	str	r3, [r4, #24]
 8003224:	6923      	ldr	r3, [r4, #16]
 8003226:	b953      	cbnz	r3, 800323e <__swsetup_r+0xc6>
 8003228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800322c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003230:	d1ba      	bne.n	80031a8 <__swsetup_r+0x30>
 8003232:	bd70      	pop	{r4, r5, r6, pc}
 8003234:	0792      	lsls	r2, r2, #30
 8003236:	bf58      	it	pl
 8003238:	6963      	ldrpl	r3, [r4, #20]
 800323a:	60a3      	str	r3, [r4, #8]
 800323c:	e7f2      	b.n	8003224 <__swsetup_r+0xac>
 800323e:	2000      	movs	r0, #0
 8003240:	e7f7      	b.n	8003232 <__swsetup_r+0xba>
 8003242:	bf00      	nop
 8003244:	20000004 	.word	0x20000004
 8003248:	08003fb0 	.word	0x08003fb0
 800324c:	08003fd0 	.word	0x08003fd0
 8003250:	08003f90 	.word	0x08003f90

08003254 <__sflush_r>:
 8003254:	898a      	ldrh	r2, [r1, #12]
 8003256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800325a:	4605      	mov	r5, r0
 800325c:	0710      	lsls	r0, r2, #28
 800325e:	460c      	mov	r4, r1
 8003260:	d45a      	bmi.n	8003318 <__sflush_r+0xc4>
 8003262:	684b      	ldr	r3, [r1, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	dc05      	bgt.n	8003274 <__sflush_r+0x20>
 8003268:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	dc02      	bgt.n	8003274 <__sflush_r+0x20>
 800326e:	2000      	movs	r0, #0
 8003270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003274:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003276:	2e00      	cmp	r6, #0
 8003278:	d0f9      	beq.n	800326e <__sflush_r+0x1a>
 800327a:	2300      	movs	r3, #0
 800327c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003280:	682f      	ldr	r7, [r5, #0]
 8003282:	602b      	str	r3, [r5, #0]
 8003284:	d033      	beq.n	80032ee <__sflush_r+0x9a>
 8003286:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003288:	89a3      	ldrh	r3, [r4, #12]
 800328a:	075a      	lsls	r2, r3, #29
 800328c:	d505      	bpl.n	800329a <__sflush_r+0x46>
 800328e:	6863      	ldr	r3, [r4, #4]
 8003290:	1ac0      	subs	r0, r0, r3
 8003292:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003294:	b10b      	cbz	r3, 800329a <__sflush_r+0x46>
 8003296:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003298:	1ac0      	subs	r0, r0, r3
 800329a:	2300      	movs	r3, #0
 800329c:	4602      	mov	r2, r0
 800329e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032a0:	6a21      	ldr	r1, [r4, #32]
 80032a2:	4628      	mov	r0, r5
 80032a4:	47b0      	blx	r6
 80032a6:	1c43      	adds	r3, r0, #1
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	d106      	bne.n	80032ba <__sflush_r+0x66>
 80032ac:	6829      	ldr	r1, [r5, #0]
 80032ae:	291d      	cmp	r1, #29
 80032b0:	d84b      	bhi.n	800334a <__sflush_r+0xf6>
 80032b2:	4a2b      	ldr	r2, [pc, #172]	; (8003360 <__sflush_r+0x10c>)
 80032b4:	40ca      	lsrs	r2, r1
 80032b6:	07d6      	lsls	r6, r2, #31
 80032b8:	d547      	bpl.n	800334a <__sflush_r+0xf6>
 80032ba:	2200      	movs	r2, #0
 80032bc:	6062      	str	r2, [r4, #4]
 80032be:	04d9      	lsls	r1, r3, #19
 80032c0:	6922      	ldr	r2, [r4, #16]
 80032c2:	6022      	str	r2, [r4, #0]
 80032c4:	d504      	bpl.n	80032d0 <__sflush_r+0x7c>
 80032c6:	1c42      	adds	r2, r0, #1
 80032c8:	d101      	bne.n	80032ce <__sflush_r+0x7a>
 80032ca:	682b      	ldr	r3, [r5, #0]
 80032cc:	b903      	cbnz	r3, 80032d0 <__sflush_r+0x7c>
 80032ce:	6560      	str	r0, [r4, #84]	; 0x54
 80032d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032d2:	602f      	str	r7, [r5, #0]
 80032d4:	2900      	cmp	r1, #0
 80032d6:	d0ca      	beq.n	800326e <__sflush_r+0x1a>
 80032d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032dc:	4299      	cmp	r1, r3
 80032de:	d002      	beq.n	80032e6 <__sflush_r+0x92>
 80032e0:	4628      	mov	r0, r5
 80032e2:	f000 f997 	bl	8003614 <_free_r>
 80032e6:	2000      	movs	r0, #0
 80032e8:	6360      	str	r0, [r4, #52]	; 0x34
 80032ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032ee:	6a21      	ldr	r1, [r4, #32]
 80032f0:	2301      	movs	r3, #1
 80032f2:	4628      	mov	r0, r5
 80032f4:	47b0      	blx	r6
 80032f6:	1c41      	adds	r1, r0, #1
 80032f8:	d1c6      	bne.n	8003288 <__sflush_r+0x34>
 80032fa:	682b      	ldr	r3, [r5, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0c3      	beq.n	8003288 <__sflush_r+0x34>
 8003300:	2b1d      	cmp	r3, #29
 8003302:	d001      	beq.n	8003308 <__sflush_r+0xb4>
 8003304:	2b16      	cmp	r3, #22
 8003306:	d101      	bne.n	800330c <__sflush_r+0xb8>
 8003308:	602f      	str	r7, [r5, #0]
 800330a:	e7b0      	b.n	800326e <__sflush_r+0x1a>
 800330c:	89a3      	ldrh	r3, [r4, #12]
 800330e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003312:	81a3      	strh	r3, [r4, #12]
 8003314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003318:	690f      	ldr	r7, [r1, #16]
 800331a:	2f00      	cmp	r7, #0
 800331c:	d0a7      	beq.n	800326e <__sflush_r+0x1a>
 800331e:	0793      	lsls	r3, r2, #30
 8003320:	680e      	ldr	r6, [r1, #0]
 8003322:	bf08      	it	eq
 8003324:	694b      	ldreq	r3, [r1, #20]
 8003326:	600f      	str	r7, [r1, #0]
 8003328:	bf18      	it	ne
 800332a:	2300      	movne	r3, #0
 800332c:	eba6 0807 	sub.w	r8, r6, r7
 8003330:	608b      	str	r3, [r1, #8]
 8003332:	f1b8 0f00 	cmp.w	r8, #0
 8003336:	dd9a      	ble.n	800326e <__sflush_r+0x1a>
 8003338:	4643      	mov	r3, r8
 800333a:	463a      	mov	r2, r7
 800333c:	6a21      	ldr	r1, [r4, #32]
 800333e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003340:	4628      	mov	r0, r5
 8003342:	47b0      	blx	r6
 8003344:	2800      	cmp	r0, #0
 8003346:	dc07      	bgt.n	8003358 <__sflush_r+0x104>
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800334e:	81a3      	strh	r3, [r4, #12]
 8003350:	f04f 30ff 	mov.w	r0, #4294967295
 8003354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003358:	4407      	add	r7, r0
 800335a:	eba8 0800 	sub.w	r8, r8, r0
 800335e:	e7e8      	b.n	8003332 <__sflush_r+0xde>
 8003360:	20400001 	.word	0x20400001

08003364 <_fflush_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	690b      	ldr	r3, [r1, #16]
 8003368:	4605      	mov	r5, r0
 800336a:	460c      	mov	r4, r1
 800336c:	b1db      	cbz	r3, 80033a6 <_fflush_r+0x42>
 800336e:	b118      	cbz	r0, 8003378 <_fflush_r+0x14>
 8003370:	6983      	ldr	r3, [r0, #24]
 8003372:	b90b      	cbnz	r3, 8003378 <_fflush_r+0x14>
 8003374:	f000 f860 	bl	8003438 <__sinit>
 8003378:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <_fflush_r+0x48>)
 800337a:	429c      	cmp	r4, r3
 800337c:	d109      	bne.n	8003392 <_fflush_r+0x2e>
 800337e:	686c      	ldr	r4, [r5, #4]
 8003380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003384:	b17b      	cbz	r3, 80033a6 <_fflush_r+0x42>
 8003386:	4621      	mov	r1, r4
 8003388:	4628      	mov	r0, r5
 800338a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800338e:	f7ff bf61 	b.w	8003254 <__sflush_r>
 8003392:	4b07      	ldr	r3, [pc, #28]	; (80033b0 <_fflush_r+0x4c>)
 8003394:	429c      	cmp	r4, r3
 8003396:	d101      	bne.n	800339c <_fflush_r+0x38>
 8003398:	68ac      	ldr	r4, [r5, #8]
 800339a:	e7f1      	b.n	8003380 <_fflush_r+0x1c>
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <_fflush_r+0x50>)
 800339e:	429c      	cmp	r4, r3
 80033a0:	bf08      	it	eq
 80033a2:	68ec      	ldreq	r4, [r5, #12]
 80033a4:	e7ec      	b.n	8003380 <_fflush_r+0x1c>
 80033a6:	2000      	movs	r0, #0
 80033a8:	bd38      	pop	{r3, r4, r5, pc}
 80033aa:	bf00      	nop
 80033ac:	08003fb0 	.word	0x08003fb0
 80033b0:	08003fd0 	.word	0x08003fd0
 80033b4:	08003f90 	.word	0x08003f90

080033b8 <_cleanup_r>:
 80033b8:	4901      	ldr	r1, [pc, #4]	; (80033c0 <_cleanup_r+0x8>)
 80033ba:	f000 b8a9 	b.w	8003510 <_fwalk_reent>
 80033be:	bf00      	nop
 80033c0:	08003365 	.word	0x08003365

080033c4 <std.isra.0>:
 80033c4:	2300      	movs	r3, #0
 80033c6:	b510      	push	{r4, lr}
 80033c8:	4604      	mov	r4, r0
 80033ca:	6003      	str	r3, [r0, #0]
 80033cc:	6043      	str	r3, [r0, #4]
 80033ce:	6083      	str	r3, [r0, #8]
 80033d0:	8181      	strh	r1, [r0, #12]
 80033d2:	6643      	str	r3, [r0, #100]	; 0x64
 80033d4:	81c2      	strh	r2, [r0, #14]
 80033d6:	6103      	str	r3, [r0, #16]
 80033d8:	6143      	str	r3, [r0, #20]
 80033da:	6183      	str	r3, [r0, #24]
 80033dc:	4619      	mov	r1, r3
 80033de:	2208      	movs	r2, #8
 80033e0:	305c      	adds	r0, #92	; 0x5c
 80033e2:	f7ff fdf3 	bl	8002fcc <memset>
 80033e6:	4b05      	ldr	r3, [pc, #20]	; (80033fc <std.isra.0+0x38>)
 80033e8:	6263      	str	r3, [r4, #36]	; 0x24
 80033ea:	4b05      	ldr	r3, [pc, #20]	; (8003400 <std.isra.0+0x3c>)
 80033ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80033ee:	4b05      	ldr	r3, [pc, #20]	; (8003404 <std.isra.0+0x40>)
 80033f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <std.isra.0+0x44>)
 80033f4:	6224      	str	r4, [r4, #32]
 80033f6:	6323      	str	r3, [r4, #48]	; 0x30
 80033f8:	bd10      	pop	{r4, pc}
 80033fa:	bf00      	nop
 80033fc:	08003d39 	.word	0x08003d39
 8003400:	08003d5b 	.word	0x08003d5b
 8003404:	08003d93 	.word	0x08003d93
 8003408:	08003db7 	.word	0x08003db7

0800340c <__sfmoreglue>:
 800340c:	b570      	push	{r4, r5, r6, lr}
 800340e:	1e4a      	subs	r2, r1, #1
 8003410:	2568      	movs	r5, #104	; 0x68
 8003412:	4355      	muls	r5, r2
 8003414:	460e      	mov	r6, r1
 8003416:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800341a:	f000 f949 	bl	80036b0 <_malloc_r>
 800341e:	4604      	mov	r4, r0
 8003420:	b140      	cbz	r0, 8003434 <__sfmoreglue+0x28>
 8003422:	2100      	movs	r1, #0
 8003424:	e880 0042 	stmia.w	r0, {r1, r6}
 8003428:	300c      	adds	r0, #12
 800342a:	60a0      	str	r0, [r4, #8]
 800342c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003430:	f7ff fdcc 	bl	8002fcc <memset>
 8003434:	4620      	mov	r0, r4
 8003436:	bd70      	pop	{r4, r5, r6, pc}

08003438 <__sinit>:
 8003438:	6983      	ldr	r3, [r0, #24]
 800343a:	b510      	push	{r4, lr}
 800343c:	4604      	mov	r4, r0
 800343e:	bb33      	cbnz	r3, 800348e <__sinit+0x56>
 8003440:	6483      	str	r3, [r0, #72]	; 0x48
 8003442:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003444:	6503      	str	r3, [r0, #80]	; 0x50
 8003446:	4b12      	ldr	r3, [pc, #72]	; (8003490 <__sinit+0x58>)
 8003448:	4a12      	ldr	r2, [pc, #72]	; (8003494 <__sinit+0x5c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6282      	str	r2, [r0, #40]	; 0x28
 800344e:	4298      	cmp	r0, r3
 8003450:	bf04      	itt	eq
 8003452:	2301      	moveq	r3, #1
 8003454:	6183      	streq	r3, [r0, #24]
 8003456:	f000 f81f 	bl	8003498 <__sfp>
 800345a:	6060      	str	r0, [r4, #4]
 800345c:	4620      	mov	r0, r4
 800345e:	f000 f81b 	bl	8003498 <__sfp>
 8003462:	60a0      	str	r0, [r4, #8]
 8003464:	4620      	mov	r0, r4
 8003466:	f000 f817 	bl	8003498 <__sfp>
 800346a:	2200      	movs	r2, #0
 800346c:	60e0      	str	r0, [r4, #12]
 800346e:	2104      	movs	r1, #4
 8003470:	6860      	ldr	r0, [r4, #4]
 8003472:	f7ff ffa7 	bl	80033c4 <std.isra.0>
 8003476:	2201      	movs	r2, #1
 8003478:	2109      	movs	r1, #9
 800347a:	68a0      	ldr	r0, [r4, #8]
 800347c:	f7ff ffa2 	bl	80033c4 <std.isra.0>
 8003480:	2202      	movs	r2, #2
 8003482:	2112      	movs	r1, #18
 8003484:	68e0      	ldr	r0, [r4, #12]
 8003486:	f7ff ff9d 	bl	80033c4 <std.isra.0>
 800348a:	2301      	movs	r3, #1
 800348c:	61a3      	str	r3, [r4, #24]
 800348e:	bd10      	pop	{r4, pc}
 8003490:	08003ff0 	.word	0x08003ff0
 8003494:	080033b9 	.word	0x080033b9

08003498 <__sfp>:
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800349a:	4b1c      	ldr	r3, [pc, #112]	; (800350c <__sfp+0x74>)
 800349c:	681e      	ldr	r6, [r3, #0]
 800349e:	69b3      	ldr	r3, [r6, #24]
 80034a0:	4607      	mov	r7, r0
 80034a2:	b913      	cbnz	r3, 80034aa <__sfp+0x12>
 80034a4:	4630      	mov	r0, r6
 80034a6:	f7ff ffc7 	bl	8003438 <__sinit>
 80034aa:	3648      	adds	r6, #72	; 0x48
 80034ac:	68b4      	ldr	r4, [r6, #8]
 80034ae:	6873      	ldr	r3, [r6, #4]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	d503      	bpl.n	80034bc <__sfp+0x24>
 80034b4:	6833      	ldr	r3, [r6, #0]
 80034b6:	b133      	cbz	r3, 80034c6 <__sfp+0x2e>
 80034b8:	6836      	ldr	r6, [r6, #0]
 80034ba:	e7f7      	b.n	80034ac <__sfp+0x14>
 80034bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80034c0:	b16d      	cbz	r5, 80034de <__sfp+0x46>
 80034c2:	3468      	adds	r4, #104	; 0x68
 80034c4:	e7f4      	b.n	80034b0 <__sfp+0x18>
 80034c6:	2104      	movs	r1, #4
 80034c8:	4638      	mov	r0, r7
 80034ca:	f7ff ff9f 	bl	800340c <__sfmoreglue>
 80034ce:	6030      	str	r0, [r6, #0]
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d1f1      	bne.n	80034b8 <__sfp+0x20>
 80034d4:	230c      	movs	r3, #12
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	4604      	mov	r4, r0
 80034da:	4620      	mov	r0, r4
 80034dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034e2:	81e3      	strh	r3, [r4, #14]
 80034e4:	2301      	movs	r3, #1
 80034e6:	81a3      	strh	r3, [r4, #12]
 80034e8:	6665      	str	r5, [r4, #100]	; 0x64
 80034ea:	6025      	str	r5, [r4, #0]
 80034ec:	60a5      	str	r5, [r4, #8]
 80034ee:	6065      	str	r5, [r4, #4]
 80034f0:	6125      	str	r5, [r4, #16]
 80034f2:	6165      	str	r5, [r4, #20]
 80034f4:	61a5      	str	r5, [r4, #24]
 80034f6:	2208      	movs	r2, #8
 80034f8:	4629      	mov	r1, r5
 80034fa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80034fe:	f7ff fd65 	bl	8002fcc <memset>
 8003502:	6365      	str	r5, [r4, #52]	; 0x34
 8003504:	63a5      	str	r5, [r4, #56]	; 0x38
 8003506:	64a5      	str	r5, [r4, #72]	; 0x48
 8003508:	64e5      	str	r5, [r4, #76]	; 0x4c
 800350a:	e7e6      	b.n	80034da <__sfp+0x42>
 800350c:	08003ff0 	.word	0x08003ff0

08003510 <_fwalk_reent>:
 8003510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003514:	4680      	mov	r8, r0
 8003516:	4689      	mov	r9, r1
 8003518:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800351c:	2600      	movs	r6, #0
 800351e:	b914      	cbnz	r4, 8003526 <_fwalk_reent+0x16>
 8003520:	4630      	mov	r0, r6
 8003522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003526:	68a5      	ldr	r5, [r4, #8]
 8003528:	6867      	ldr	r7, [r4, #4]
 800352a:	3f01      	subs	r7, #1
 800352c:	d501      	bpl.n	8003532 <_fwalk_reent+0x22>
 800352e:	6824      	ldr	r4, [r4, #0]
 8003530:	e7f5      	b.n	800351e <_fwalk_reent+0xe>
 8003532:	89ab      	ldrh	r3, [r5, #12]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d907      	bls.n	8003548 <_fwalk_reent+0x38>
 8003538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800353c:	3301      	adds	r3, #1
 800353e:	d003      	beq.n	8003548 <_fwalk_reent+0x38>
 8003540:	4629      	mov	r1, r5
 8003542:	4640      	mov	r0, r8
 8003544:	47c8      	blx	r9
 8003546:	4306      	orrs	r6, r0
 8003548:	3568      	adds	r5, #104	; 0x68
 800354a:	e7ee      	b.n	800352a <_fwalk_reent+0x1a>

0800354c <__swhatbuf_r>:
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	460e      	mov	r6, r1
 8003550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003554:	2900      	cmp	r1, #0
 8003556:	b090      	sub	sp, #64	; 0x40
 8003558:	4614      	mov	r4, r2
 800355a:	461d      	mov	r5, r3
 800355c:	da07      	bge.n	800356e <__swhatbuf_r+0x22>
 800355e:	2300      	movs	r3, #0
 8003560:	602b      	str	r3, [r5, #0]
 8003562:	89b3      	ldrh	r3, [r6, #12]
 8003564:	061a      	lsls	r2, r3, #24
 8003566:	d410      	bmi.n	800358a <__swhatbuf_r+0x3e>
 8003568:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800356c:	e00e      	b.n	800358c <__swhatbuf_r+0x40>
 800356e:	aa01      	add	r2, sp, #4
 8003570:	f000 fc48 	bl	8003e04 <_fstat_r>
 8003574:	2800      	cmp	r0, #0
 8003576:	dbf2      	blt.n	800355e <__swhatbuf_r+0x12>
 8003578:	9a02      	ldr	r2, [sp, #8]
 800357a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800357e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003582:	425a      	negs	r2, r3
 8003584:	415a      	adcs	r2, r3
 8003586:	602a      	str	r2, [r5, #0]
 8003588:	e7ee      	b.n	8003568 <__swhatbuf_r+0x1c>
 800358a:	2340      	movs	r3, #64	; 0x40
 800358c:	2000      	movs	r0, #0
 800358e:	6023      	str	r3, [r4, #0]
 8003590:	b010      	add	sp, #64	; 0x40
 8003592:	bd70      	pop	{r4, r5, r6, pc}

08003594 <__smakebuf_r>:
 8003594:	898b      	ldrh	r3, [r1, #12]
 8003596:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003598:	079d      	lsls	r5, r3, #30
 800359a:	4606      	mov	r6, r0
 800359c:	460c      	mov	r4, r1
 800359e:	d507      	bpl.n	80035b0 <__smakebuf_r+0x1c>
 80035a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035a4:	6023      	str	r3, [r4, #0]
 80035a6:	6123      	str	r3, [r4, #16]
 80035a8:	2301      	movs	r3, #1
 80035aa:	6163      	str	r3, [r4, #20]
 80035ac:	b002      	add	sp, #8
 80035ae:	bd70      	pop	{r4, r5, r6, pc}
 80035b0:	ab01      	add	r3, sp, #4
 80035b2:	466a      	mov	r2, sp
 80035b4:	f7ff ffca 	bl	800354c <__swhatbuf_r>
 80035b8:	9900      	ldr	r1, [sp, #0]
 80035ba:	4605      	mov	r5, r0
 80035bc:	4630      	mov	r0, r6
 80035be:	f000 f877 	bl	80036b0 <_malloc_r>
 80035c2:	b948      	cbnz	r0, 80035d8 <__smakebuf_r+0x44>
 80035c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035c8:	059a      	lsls	r2, r3, #22
 80035ca:	d4ef      	bmi.n	80035ac <__smakebuf_r+0x18>
 80035cc:	f023 0303 	bic.w	r3, r3, #3
 80035d0:	f043 0302 	orr.w	r3, r3, #2
 80035d4:	81a3      	strh	r3, [r4, #12]
 80035d6:	e7e3      	b.n	80035a0 <__smakebuf_r+0xc>
 80035d8:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <__smakebuf_r+0x7c>)
 80035da:	62b3      	str	r3, [r6, #40]	; 0x28
 80035dc:	89a3      	ldrh	r3, [r4, #12]
 80035de:	6020      	str	r0, [r4, #0]
 80035e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035e4:	81a3      	strh	r3, [r4, #12]
 80035e6:	9b00      	ldr	r3, [sp, #0]
 80035e8:	6163      	str	r3, [r4, #20]
 80035ea:	9b01      	ldr	r3, [sp, #4]
 80035ec:	6120      	str	r0, [r4, #16]
 80035ee:	b15b      	cbz	r3, 8003608 <__smakebuf_r+0x74>
 80035f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035f4:	4630      	mov	r0, r6
 80035f6:	f000 fc17 	bl	8003e28 <_isatty_r>
 80035fa:	b128      	cbz	r0, 8003608 <__smakebuf_r+0x74>
 80035fc:	89a3      	ldrh	r3, [r4, #12]
 80035fe:	f023 0303 	bic.w	r3, r3, #3
 8003602:	f043 0301 	orr.w	r3, r3, #1
 8003606:	81a3      	strh	r3, [r4, #12]
 8003608:	89a3      	ldrh	r3, [r4, #12]
 800360a:	431d      	orrs	r5, r3
 800360c:	81a5      	strh	r5, [r4, #12]
 800360e:	e7cd      	b.n	80035ac <__smakebuf_r+0x18>
 8003610:	080033b9 	.word	0x080033b9

08003614 <_free_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4605      	mov	r5, r0
 8003618:	2900      	cmp	r1, #0
 800361a:	d045      	beq.n	80036a8 <_free_r+0x94>
 800361c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003620:	1f0c      	subs	r4, r1, #4
 8003622:	2b00      	cmp	r3, #0
 8003624:	bfb8      	it	lt
 8003626:	18e4      	addlt	r4, r4, r3
 8003628:	f000 fc20 	bl	8003e6c <__malloc_lock>
 800362c:	4a1f      	ldr	r2, [pc, #124]	; (80036ac <_free_r+0x98>)
 800362e:	6813      	ldr	r3, [r2, #0]
 8003630:	4610      	mov	r0, r2
 8003632:	b933      	cbnz	r3, 8003642 <_free_r+0x2e>
 8003634:	6063      	str	r3, [r4, #4]
 8003636:	6014      	str	r4, [r2, #0]
 8003638:	4628      	mov	r0, r5
 800363a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800363e:	f000 bc16 	b.w	8003e6e <__malloc_unlock>
 8003642:	42a3      	cmp	r3, r4
 8003644:	d90c      	bls.n	8003660 <_free_r+0x4c>
 8003646:	6821      	ldr	r1, [r4, #0]
 8003648:	1862      	adds	r2, r4, r1
 800364a:	4293      	cmp	r3, r2
 800364c:	bf04      	itt	eq
 800364e:	681a      	ldreq	r2, [r3, #0]
 8003650:	685b      	ldreq	r3, [r3, #4]
 8003652:	6063      	str	r3, [r4, #4]
 8003654:	bf04      	itt	eq
 8003656:	1852      	addeq	r2, r2, r1
 8003658:	6022      	streq	r2, [r4, #0]
 800365a:	6004      	str	r4, [r0, #0]
 800365c:	e7ec      	b.n	8003638 <_free_r+0x24>
 800365e:	4613      	mov	r3, r2
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	b10a      	cbz	r2, 8003668 <_free_r+0x54>
 8003664:	42a2      	cmp	r2, r4
 8003666:	d9fa      	bls.n	800365e <_free_r+0x4a>
 8003668:	6819      	ldr	r1, [r3, #0]
 800366a:	1858      	adds	r0, r3, r1
 800366c:	42a0      	cmp	r0, r4
 800366e:	d10b      	bne.n	8003688 <_free_r+0x74>
 8003670:	6820      	ldr	r0, [r4, #0]
 8003672:	4401      	add	r1, r0
 8003674:	1858      	adds	r0, r3, r1
 8003676:	4282      	cmp	r2, r0
 8003678:	6019      	str	r1, [r3, #0]
 800367a:	d1dd      	bne.n	8003638 <_free_r+0x24>
 800367c:	6810      	ldr	r0, [r2, #0]
 800367e:	6852      	ldr	r2, [r2, #4]
 8003680:	605a      	str	r2, [r3, #4]
 8003682:	4401      	add	r1, r0
 8003684:	6019      	str	r1, [r3, #0]
 8003686:	e7d7      	b.n	8003638 <_free_r+0x24>
 8003688:	d902      	bls.n	8003690 <_free_r+0x7c>
 800368a:	230c      	movs	r3, #12
 800368c:	602b      	str	r3, [r5, #0]
 800368e:	e7d3      	b.n	8003638 <_free_r+0x24>
 8003690:	6820      	ldr	r0, [r4, #0]
 8003692:	1821      	adds	r1, r4, r0
 8003694:	428a      	cmp	r2, r1
 8003696:	bf04      	itt	eq
 8003698:	6811      	ldreq	r1, [r2, #0]
 800369a:	6852      	ldreq	r2, [r2, #4]
 800369c:	6062      	str	r2, [r4, #4]
 800369e:	bf04      	itt	eq
 80036a0:	1809      	addeq	r1, r1, r0
 80036a2:	6021      	streq	r1, [r4, #0]
 80036a4:	605c      	str	r4, [r3, #4]
 80036a6:	e7c7      	b.n	8003638 <_free_r+0x24>
 80036a8:	bd38      	pop	{r3, r4, r5, pc}
 80036aa:	bf00      	nop
 80036ac:	20000088 	.word	0x20000088

080036b0 <_malloc_r>:
 80036b0:	b570      	push	{r4, r5, r6, lr}
 80036b2:	1ccd      	adds	r5, r1, #3
 80036b4:	f025 0503 	bic.w	r5, r5, #3
 80036b8:	3508      	adds	r5, #8
 80036ba:	2d0c      	cmp	r5, #12
 80036bc:	bf38      	it	cc
 80036be:	250c      	movcc	r5, #12
 80036c0:	2d00      	cmp	r5, #0
 80036c2:	4606      	mov	r6, r0
 80036c4:	db01      	blt.n	80036ca <_malloc_r+0x1a>
 80036c6:	42a9      	cmp	r1, r5
 80036c8:	d903      	bls.n	80036d2 <_malloc_r+0x22>
 80036ca:	230c      	movs	r3, #12
 80036cc:	6033      	str	r3, [r6, #0]
 80036ce:	2000      	movs	r0, #0
 80036d0:	bd70      	pop	{r4, r5, r6, pc}
 80036d2:	f000 fbcb 	bl	8003e6c <__malloc_lock>
 80036d6:	4a23      	ldr	r2, [pc, #140]	; (8003764 <_malloc_r+0xb4>)
 80036d8:	6814      	ldr	r4, [r2, #0]
 80036da:	4621      	mov	r1, r4
 80036dc:	b991      	cbnz	r1, 8003704 <_malloc_r+0x54>
 80036de:	4c22      	ldr	r4, [pc, #136]	; (8003768 <_malloc_r+0xb8>)
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	b91b      	cbnz	r3, 80036ec <_malloc_r+0x3c>
 80036e4:	4630      	mov	r0, r6
 80036e6:	f000 fb17 	bl	8003d18 <_sbrk_r>
 80036ea:	6020      	str	r0, [r4, #0]
 80036ec:	4629      	mov	r1, r5
 80036ee:	4630      	mov	r0, r6
 80036f0:	f000 fb12 	bl	8003d18 <_sbrk_r>
 80036f4:	1c43      	adds	r3, r0, #1
 80036f6:	d126      	bne.n	8003746 <_malloc_r+0x96>
 80036f8:	230c      	movs	r3, #12
 80036fa:	6033      	str	r3, [r6, #0]
 80036fc:	4630      	mov	r0, r6
 80036fe:	f000 fbb6 	bl	8003e6e <__malloc_unlock>
 8003702:	e7e4      	b.n	80036ce <_malloc_r+0x1e>
 8003704:	680b      	ldr	r3, [r1, #0]
 8003706:	1b5b      	subs	r3, r3, r5
 8003708:	d41a      	bmi.n	8003740 <_malloc_r+0x90>
 800370a:	2b0b      	cmp	r3, #11
 800370c:	d90f      	bls.n	800372e <_malloc_r+0x7e>
 800370e:	600b      	str	r3, [r1, #0]
 8003710:	50cd      	str	r5, [r1, r3]
 8003712:	18cc      	adds	r4, r1, r3
 8003714:	4630      	mov	r0, r6
 8003716:	f000 fbaa 	bl	8003e6e <__malloc_unlock>
 800371a:	f104 000b 	add.w	r0, r4, #11
 800371e:	1d23      	adds	r3, r4, #4
 8003720:	f020 0007 	bic.w	r0, r0, #7
 8003724:	1ac3      	subs	r3, r0, r3
 8003726:	d01b      	beq.n	8003760 <_malloc_r+0xb0>
 8003728:	425a      	negs	r2, r3
 800372a:	50e2      	str	r2, [r4, r3]
 800372c:	bd70      	pop	{r4, r5, r6, pc}
 800372e:	428c      	cmp	r4, r1
 8003730:	bf0d      	iteet	eq
 8003732:	6863      	ldreq	r3, [r4, #4]
 8003734:	684b      	ldrne	r3, [r1, #4]
 8003736:	6063      	strne	r3, [r4, #4]
 8003738:	6013      	streq	r3, [r2, #0]
 800373a:	bf18      	it	ne
 800373c:	460c      	movne	r4, r1
 800373e:	e7e9      	b.n	8003714 <_malloc_r+0x64>
 8003740:	460c      	mov	r4, r1
 8003742:	6849      	ldr	r1, [r1, #4]
 8003744:	e7ca      	b.n	80036dc <_malloc_r+0x2c>
 8003746:	1cc4      	adds	r4, r0, #3
 8003748:	f024 0403 	bic.w	r4, r4, #3
 800374c:	42a0      	cmp	r0, r4
 800374e:	d005      	beq.n	800375c <_malloc_r+0xac>
 8003750:	1a21      	subs	r1, r4, r0
 8003752:	4630      	mov	r0, r6
 8003754:	f000 fae0 	bl	8003d18 <_sbrk_r>
 8003758:	3001      	adds	r0, #1
 800375a:	d0cd      	beq.n	80036f8 <_malloc_r+0x48>
 800375c:	6025      	str	r5, [r4, #0]
 800375e:	e7d9      	b.n	8003714 <_malloc_r+0x64>
 8003760:	bd70      	pop	{r4, r5, r6, pc}
 8003762:	bf00      	nop
 8003764:	20000088 	.word	0x20000088
 8003768:	2000008c 	.word	0x2000008c

0800376c <__sfputc_r>:
 800376c:	6893      	ldr	r3, [r2, #8]
 800376e:	3b01      	subs	r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	b410      	push	{r4}
 8003774:	6093      	str	r3, [r2, #8]
 8003776:	da09      	bge.n	800378c <__sfputc_r+0x20>
 8003778:	6994      	ldr	r4, [r2, #24]
 800377a:	42a3      	cmp	r3, r4
 800377c:	db02      	blt.n	8003784 <__sfputc_r+0x18>
 800377e:	b2cb      	uxtb	r3, r1
 8003780:	2b0a      	cmp	r3, #10
 8003782:	d103      	bne.n	800378c <__sfputc_r+0x20>
 8003784:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003788:	f7ff bca4 	b.w	80030d4 <__swbuf_r>
 800378c:	6813      	ldr	r3, [r2, #0]
 800378e:	1c58      	adds	r0, r3, #1
 8003790:	6010      	str	r0, [r2, #0]
 8003792:	7019      	strb	r1, [r3, #0]
 8003794:	b2c8      	uxtb	r0, r1
 8003796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800379a:	4770      	bx	lr

0800379c <__sfputs_r>:
 800379c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379e:	4606      	mov	r6, r0
 80037a0:	460f      	mov	r7, r1
 80037a2:	4614      	mov	r4, r2
 80037a4:	18d5      	adds	r5, r2, r3
 80037a6:	42ac      	cmp	r4, r5
 80037a8:	d101      	bne.n	80037ae <__sfputs_r+0x12>
 80037aa:	2000      	movs	r0, #0
 80037ac:	e007      	b.n	80037be <__sfputs_r+0x22>
 80037ae:	463a      	mov	r2, r7
 80037b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b4:	4630      	mov	r0, r6
 80037b6:	f7ff ffd9 	bl	800376c <__sfputc_r>
 80037ba:	1c43      	adds	r3, r0, #1
 80037bc:	d1f3      	bne.n	80037a6 <__sfputs_r+0xa>
 80037be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080037c0 <_vfiprintf_r>:
 80037c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c4:	b09d      	sub	sp, #116	; 0x74
 80037c6:	460c      	mov	r4, r1
 80037c8:	4617      	mov	r7, r2
 80037ca:	9303      	str	r3, [sp, #12]
 80037cc:	4606      	mov	r6, r0
 80037ce:	b118      	cbz	r0, 80037d8 <_vfiprintf_r+0x18>
 80037d0:	6983      	ldr	r3, [r0, #24]
 80037d2:	b90b      	cbnz	r3, 80037d8 <_vfiprintf_r+0x18>
 80037d4:	f7ff fe30 	bl	8003438 <__sinit>
 80037d8:	4b7c      	ldr	r3, [pc, #496]	; (80039cc <_vfiprintf_r+0x20c>)
 80037da:	429c      	cmp	r4, r3
 80037dc:	d157      	bne.n	800388e <_vfiprintf_r+0xce>
 80037de:	6874      	ldr	r4, [r6, #4]
 80037e0:	89a3      	ldrh	r3, [r4, #12]
 80037e2:	0718      	lsls	r0, r3, #28
 80037e4:	d55d      	bpl.n	80038a2 <_vfiprintf_r+0xe2>
 80037e6:	6923      	ldr	r3, [r4, #16]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d05a      	beq.n	80038a2 <_vfiprintf_r+0xe2>
 80037ec:	2300      	movs	r3, #0
 80037ee:	9309      	str	r3, [sp, #36]	; 0x24
 80037f0:	2320      	movs	r3, #32
 80037f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037f6:	2330      	movs	r3, #48	; 0x30
 80037f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037fc:	f04f 0b01 	mov.w	fp, #1
 8003800:	46b8      	mov	r8, r7
 8003802:	4645      	mov	r5, r8
 8003804:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d155      	bne.n	80038b8 <_vfiprintf_r+0xf8>
 800380c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003810:	d00b      	beq.n	800382a <_vfiprintf_r+0x6a>
 8003812:	4653      	mov	r3, sl
 8003814:	463a      	mov	r2, r7
 8003816:	4621      	mov	r1, r4
 8003818:	4630      	mov	r0, r6
 800381a:	f7ff ffbf 	bl	800379c <__sfputs_r>
 800381e:	3001      	adds	r0, #1
 8003820:	f000 80c4 	beq.w	80039ac <_vfiprintf_r+0x1ec>
 8003824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003826:	4453      	add	r3, sl
 8003828:	9309      	str	r3, [sp, #36]	; 0x24
 800382a:	f898 3000 	ldrb.w	r3, [r8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 80bc 	beq.w	80039ac <_vfiprintf_r+0x1ec>
 8003834:	2300      	movs	r3, #0
 8003836:	f04f 32ff 	mov.w	r2, #4294967295
 800383a:	9304      	str	r3, [sp, #16]
 800383c:	9307      	str	r3, [sp, #28]
 800383e:	9205      	str	r2, [sp, #20]
 8003840:	9306      	str	r3, [sp, #24]
 8003842:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003846:	931a      	str	r3, [sp, #104]	; 0x68
 8003848:	2205      	movs	r2, #5
 800384a:	7829      	ldrb	r1, [r5, #0]
 800384c:	4860      	ldr	r0, [pc, #384]	; (80039d0 <_vfiprintf_r+0x210>)
 800384e:	f7fc fcbf 	bl	80001d0 <memchr>
 8003852:	f105 0801 	add.w	r8, r5, #1
 8003856:	9b04      	ldr	r3, [sp, #16]
 8003858:	2800      	cmp	r0, #0
 800385a:	d131      	bne.n	80038c0 <_vfiprintf_r+0x100>
 800385c:	06d9      	lsls	r1, r3, #27
 800385e:	bf44      	itt	mi
 8003860:	2220      	movmi	r2, #32
 8003862:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003866:	071a      	lsls	r2, r3, #28
 8003868:	bf44      	itt	mi
 800386a:	222b      	movmi	r2, #43	; 0x2b
 800386c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003870:	782a      	ldrb	r2, [r5, #0]
 8003872:	2a2a      	cmp	r2, #42	; 0x2a
 8003874:	d02c      	beq.n	80038d0 <_vfiprintf_r+0x110>
 8003876:	9a07      	ldr	r2, [sp, #28]
 8003878:	2100      	movs	r1, #0
 800387a:	200a      	movs	r0, #10
 800387c:	46a8      	mov	r8, r5
 800387e:	3501      	adds	r5, #1
 8003880:	f898 3000 	ldrb.w	r3, [r8]
 8003884:	3b30      	subs	r3, #48	; 0x30
 8003886:	2b09      	cmp	r3, #9
 8003888:	d96d      	bls.n	8003966 <_vfiprintf_r+0x1a6>
 800388a:	b371      	cbz	r1, 80038ea <_vfiprintf_r+0x12a>
 800388c:	e026      	b.n	80038dc <_vfiprintf_r+0x11c>
 800388e:	4b51      	ldr	r3, [pc, #324]	; (80039d4 <_vfiprintf_r+0x214>)
 8003890:	429c      	cmp	r4, r3
 8003892:	d101      	bne.n	8003898 <_vfiprintf_r+0xd8>
 8003894:	68b4      	ldr	r4, [r6, #8]
 8003896:	e7a3      	b.n	80037e0 <_vfiprintf_r+0x20>
 8003898:	4b4f      	ldr	r3, [pc, #316]	; (80039d8 <_vfiprintf_r+0x218>)
 800389a:	429c      	cmp	r4, r3
 800389c:	bf08      	it	eq
 800389e:	68f4      	ldreq	r4, [r6, #12]
 80038a0:	e79e      	b.n	80037e0 <_vfiprintf_r+0x20>
 80038a2:	4621      	mov	r1, r4
 80038a4:	4630      	mov	r0, r6
 80038a6:	f7ff fc67 	bl	8003178 <__swsetup_r>
 80038aa:	2800      	cmp	r0, #0
 80038ac:	d09e      	beq.n	80037ec <_vfiprintf_r+0x2c>
 80038ae:	f04f 30ff 	mov.w	r0, #4294967295
 80038b2:	b01d      	add	sp, #116	; 0x74
 80038b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038b8:	2b25      	cmp	r3, #37	; 0x25
 80038ba:	d0a7      	beq.n	800380c <_vfiprintf_r+0x4c>
 80038bc:	46a8      	mov	r8, r5
 80038be:	e7a0      	b.n	8003802 <_vfiprintf_r+0x42>
 80038c0:	4a43      	ldr	r2, [pc, #268]	; (80039d0 <_vfiprintf_r+0x210>)
 80038c2:	1a80      	subs	r0, r0, r2
 80038c4:	fa0b f000 	lsl.w	r0, fp, r0
 80038c8:	4318      	orrs	r0, r3
 80038ca:	9004      	str	r0, [sp, #16]
 80038cc:	4645      	mov	r5, r8
 80038ce:	e7bb      	b.n	8003848 <_vfiprintf_r+0x88>
 80038d0:	9a03      	ldr	r2, [sp, #12]
 80038d2:	1d11      	adds	r1, r2, #4
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	9103      	str	r1, [sp, #12]
 80038d8:	2a00      	cmp	r2, #0
 80038da:	db01      	blt.n	80038e0 <_vfiprintf_r+0x120>
 80038dc:	9207      	str	r2, [sp, #28]
 80038de:	e004      	b.n	80038ea <_vfiprintf_r+0x12a>
 80038e0:	4252      	negs	r2, r2
 80038e2:	f043 0302 	orr.w	r3, r3, #2
 80038e6:	9207      	str	r2, [sp, #28]
 80038e8:	9304      	str	r3, [sp, #16]
 80038ea:	f898 3000 	ldrb.w	r3, [r8]
 80038ee:	2b2e      	cmp	r3, #46	; 0x2e
 80038f0:	d110      	bne.n	8003914 <_vfiprintf_r+0x154>
 80038f2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80038f6:	2b2a      	cmp	r3, #42	; 0x2a
 80038f8:	f108 0101 	add.w	r1, r8, #1
 80038fc:	d137      	bne.n	800396e <_vfiprintf_r+0x1ae>
 80038fe:	9b03      	ldr	r3, [sp, #12]
 8003900:	1d1a      	adds	r2, r3, #4
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	9203      	str	r2, [sp, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	bfb8      	it	lt
 800390a:	f04f 33ff 	movlt.w	r3, #4294967295
 800390e:	f108 0802 	add.w	r8, r8, #2
 8003912:	9305      	str	r3, [sp, #20]
 8003914:	4d31      	ldr	r5, [pc, #196]	; (80039dc <_vfiprintf_r+0x21c>)
 8003916:	f898 1000 	ldrb.w	r1, [r8]
 800391a:	2203      	movs	r2, #3
 800391c:	4628      	mov	r0, r5
 800391e:	f7fc fc57 	bl	80001d0 <memchr>
 8003922:	b140      	cbz	r0, 8003936 <_vfiprintf_r+0x176>
 8003924:	2340      	movs	r3, #64	; 0x40
 8003926:	1b40      	subs	r0, r0, r5
 8003928:	fa03 f000 	lsl.w	r0, r3, r0
 800392c:	9b04      	ldr	r3, [sp, #16]
 800392e:	4303      	orrs	r3, r0
 8003930:	9304      	str	r3, [sp, #16]
 8003932:	f108 0801 	add.w	r8, r8, #1
 8003936:	f898 1000 	ldrb.w	r1, [r8]
 800393a:	4829      	ldr	r0, [pc, #164]	; (80039e0 <_vfiprintf_r+0x220>)
 800393c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003940:	2206      	movs	r2, #6
 8003942:	f108 0701 	add.w	r7, r8, #1
 8003946:	f7fc fc43 	bl	80001d0 <memchr>
 800394a:	2800      	cmp	r0, #0
 800394c:	d034      	beq.n	80039b8 <_vfiprintf_r+0x1f8>
 800394e:	4b25      	ldr	r3, [pc, #148]	; (80039e4 <_vfiprintf_r+0x224>)
 8003950:	bb03      	cbnz	r3, 8003994 <_vfiprintf_r+0x1d4>
 8003952:	9b03      	ldr	r3, [sp, #12]
 8003954:	3307      	adds	r3, #7
 8003956:	f023 0307 	bic.w	r3, r3, #7
 800395a:	3308      	adds	r3, #8
 800395c:	9303      	str	r3, [sp, #12]
 800395e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003960:	444b      	add	r3, r9
 8003962:	9309      	str	r3, [sp, #36]	; 0x24
 8003964:	e74c      	b.n	8003800 <_vfiprintf_r+0x40>
 8003966:	fb00 3202 	mla	r2, r0, r2, r3
 800396a:	2101      	movs	r1, #1
 800396c:	e786      	b.n	800387c <_vfiprintf_r+0xbc>
 800396e:	2300      	movs	r3, #0
 8003970:	9305      	str	r3, [sp, #20]
 8003972:	4618      	mov	r0, r3
 8003974:	250a      	movs	r5, #10
 8003976:	4688      	mov	r8, r1
 8003978:	3101      	adds	r1, #1
 800397a:	f898 2000 	ldrb.w	r2, [r8]
 800397e:	3a30      	subs	r2, #48	; 0x30
 8003980:	2a09      	cmp	r2, #9
 8003982:	d903      	bls.n	800398c <_vfiprintf_r+0x1cc>
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0c5      	beq.n	8003914 <_vfiprintf_r+0x154>
 8003988:	9005      	str	r0, [sp, #20]
 800398a:	e7c3      	b.n	8003914 <_vfiprintf_r+0x154>
 800398c:	fb05 2000 	mla	r0, r5, r0, r2
 8003990:	2301      	movs	r3, #1
 8003992:	e7f0      	b.n	8003976 <_vfiprintf_r+0x1b6>
 8003994:	ab03      	add	r3, sp, #12
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	4622      	mov	r2, r4
 800399a:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <_vfiprintf_r+0x228>)
 800399c:	a904      	add	r1, sp, #16
 800399e:	4630      	mov	r0, r6
 80039a0:	f3af 8000 	nop.w
 80039a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80039a8:	4681      	mov	r9, r0
 80039aa:	d1d8      	bne.n	800395e <_vfiprintf_r+0x19e>
 80039ac:	89a3      	ldrh	r3, [r4, #12]
 80039ae:	065b      	lsls	r3, r3, #25
 80039b0:	f53f af7d 	bmi.w	80038ae <_vfiprintf_r+0xee>
 80039b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80039b6:	e77c      	b.n	80038b2 <_vfiprintf_r+0xf2>
 80039b8:	ab03      	add	r3, sp, #12
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	4622      	mov	r2, r4
 80039be:	4b0a      	ldr	r3, [pc, #40]	; (80039e8 <_vfiprintf_r+0x228>)
 80039c0:	a904      	add	r1, sp, #16
 80039c2:	4630      	mov	r0, r6
 80039c4:	f000 f888 	bl	8003ad8 <_printf_i>
 80039c8:	e7ec      	b.n	80039a4 <_vfiprintf_r+0x1e4>
 80039ca:	bf00      	nop
 80039cc:	08003fb0 	.word	0x08003fb0
 80039d0:	08003ff4 	.word	0x08003ff4
 80039d4:	08003fd0 	.word	0x08003fd0
 80039d8:	08003f90 	.word	0x08003f90
 80039dc:	08003ffa 	.word	0x08003ffa
 80039e0:	08003ffe 	.word	0x08003ffe
 80039e4:	00000000 	.word	0x00000000
 80039e8:	0800379d 	.word	0x0800379d

080039ec <_printf_common>:
 80039ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039f0:	4691      	mov	r9, r2
 80039f2:	461f      	mov	r7, r3
 80039f4:	688a      	ldr	r2, [r1, #8]
 80039f6:	690b      	ldr	r3, [r1, #16]
 80039f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039fc:	4293      	cmp	r3, r2
 80039fe:	bfb8      	it	lt
 8003a00:	4613      	movlt	r3, r2
 8003a02:	f8c9 3000 	str.w	r3, [r9]
 8003a06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a0a:	4606      	mov	r6, r0
 8003a0c:	460c      	mov	r4, r1
 8003a0e:	b112      	cbz	r2, 8003a16 <_printf_common+0x2a>
 8003a10:	3301      	adds	r3, #1
 8003a12:	f8c9 3000 	str.w	r3, [r9]
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	0699      	lsls	r1, r3, #26
 8003a1a:	bf42      	ittt	mi
 8003a1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003a20:	3302      	addmi	r3, #2
 8003a22:	f8c9 3000 	strmi.w	r3, [r9]
 8003a26:	6825      	ldr	r5, [r4, #0]
 8003a28:	f015 0506 	ands.w	r5, r5, #6
 8003a2c:	d107      	bne.n	8003a3e <_printf_common+0x52>
 8003a2e:	f104 0a19 	add.w	sl, r4, #25
 8003a32:	68e3      	ldr	r3, [r4, #12]
 8003a34:	f8d9 2000 	ldr.w	r2, [r9]
 8003a38:	1a9b      	subs	r3, r3, r2
 8003a3a:	429d      	cmp	r5, r3
 8003a3c:	db29      	blt.n	8003a92 <_printf_common+0xa6>
 8003a3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003a42:	6822      	ldr	r2, [r4, #0]
 8003a44:	3300      	adds	r3, #0
 8003a46:	bf18      	it	ne
 8003a48:	2301      	movne	r3, #1
 8003a4a:	0692      	lsls	r2, r2, #26
 8003a4c:	d42e      	bmi.n	8003aac <_printf_common+0xc0>
 8003a4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a52:	4639      	mov	r1, r7
 8003a54:	4630      	mov	r0, r6
 8003a56:	47c0      	blx	r8
 8003a58:	3001      	adds	r0, #1
 8003a5a:	d021      	beq.n	8003aa0 <_printf_common+0xb4>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	68e5      	ldr	r5, [r4, #12]
 8003a60:	f8d9 2000 	ldr.w	r2, [r9]
 8003a64:	f003 0306 	and.w	r3, r3, #6
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	bf08      	it	eq
 8003a6c:	1aad      	subeq	r5, r5, r2
 8003a6e:	68a3      	ldr	r3, [r4, #8]
 8003a70:	6922      	ldr	r2, [r4, #16]
 8003a72:	bf0c      	ite	eq
 8003a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a78:	2500      	movne	r5, #0
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	bfc4      	itt	gt
 8003a7e:	1a9b      	subgt	r3, r3, r2
 8003a80:	18ed      	addgt	r5, r5, r3
 8003a82:	f04f 0900 	mov.w	r9, #0
 8003a86:	341a      	adds	r4, #26
 8003a88:	454d      	cmp	r5, r9
 8003a8a:	d11b      	bne.n	8003ac4 <_printf_common+0xd8>
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a92:	2301      	movs	r3, #1
 8003a94:	4652      	mov	r2, sl
 8003a96:	4639      	mov	r1, r7
 8003a98:	4630      	mov	r0, r6
 8003a9a:	47c0      	blx	r8
 8003a9c:	3001      	adds	r0, #1
 8003a9e:	d103      	bne.n	8003aa8 <_printf_common+0xbc>
 8003aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa8:	3501      	adds	r5, #1
 8003aaa:	e7c2      	b.n	8003a32 <_printf_common+0x46>
 8003aac:	18e1      	adds	r1, r4, r3
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	2030      	movs	r0, #48	; 0x30
 8003ab2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ab6:	4422      	add	r2, r4
 8003ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003abc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	e7c4      	b.n	8003a4e <_printf_common+0x62>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	4622      	mov	r2, r4
 8003ac8:	4639      	mov	r1, r7
 8003aca:	4630      	mov	r0, r6
 8003acc:	47c0      	blx	r8
 8003ace:	3001      	adds	r0, #1
 8003ad0:	d0e6      	beq.n	8003aa0 <_printf_common+0xb4>
 8003ad2:	f109 0901 	add.w	r9, r9, #1
 8003ad6:	e7d7      	b.n	8003a88 <_printf_common+0x9c>

08003ad8 <_printf_i>:
 8003ad8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003adc:	4617      	mov	r7, r2
 8003ade:	7e0a      	ldrb	r2, [r1, #24]
 8003ae0:	b085      	sub	sp, #20
 8003ae2:	2a6e      	cmp	r2, #110	; 0x6e
 8003ae4:	4698      	mov	r8, r3
 8003ae6:	4606      	mov	r6, r0
 8003ae8:	460c      	mov	r4, r1
 8003aea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003aec:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003af0:	f000 80bc 	beq.w	8003c6c <_printf_i+0x194>
 8003af4:	d81a      	bhi.n	8003b2c <_printf_i+0x54>
 8003af6:	2a63      	cmp	r2, #99	; 0x63
 8003af8:	d02e      	beq.n	8003b58 <_printf_i+0x80>
 8003afa:	d80a      	bhi.n	8003b12 <_printf_i+0x3a>
 8003afc:	2a00      	cmp	r2, #0
 8003afe:	f000 80c8 	beq.w	8003c92 <_printf_i+0x1ba>
 8003b02:	2a58      	cmp	r2, #88	; 0x58
 8003b04:	f000 808a 	beq.w	8003c1c <_printf_i+0x144>
 8003b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b0c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003b10:	e02a      	b.n	8003b68 <_printf_i+0x90>
 8003b12:	2a64      	cmp	r2, #100	; 0x64
 8003b14:	d001      	beq.n	8003b1a <_printf_i+0x42>
 8003b16:	2a69      	cmp	r2, #105	; 0x69
 8003b18:	d1f6      	bne.n	8003b08 <_printf_i+0x30>
 8003b1a:	6821      	ldr	r1, [r4, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003b22:	d023      	beq.n	8003b6c <_printf_i+0x94>
 8003b24:	1d11      	adds	r1, r2, #4
 8003b26:	6019      	str	r1, [r3, #0]
 8003b28:	6813      	ldr	r3, [r2, #0]
 8003b2a:	e027      	b.n	8003b7c <_printf_i+0xa4>
 8003b2c:	2a73      	cmp	r2, #115	; 0x73
 8003b2e:	f000 80b4 	beq.w	8003c9a <_printf_i+0x1c2>
 8003b32:	d808      	bhi.n	8003b46 <_printf_i+0x6e>
 8003b34:	2a6f      	cmp	r2, #111	; 0x6f
 8003b36:	d02a      	beq.n	8003b8e <_printf_i+0xb6>
 8003b38:	2a70      	cmp	r2, #112	; 0x70
 8003b3a:	d1e5      	bne.n	8003b08 <_printf_i+0x30>
 8003b3c:	680a      	ldr	r2, [r1, #0]
 8003b3e:	f042 0220 	orr.w	r2, r2, #32
 8003b42:	600a      	str	r2, [r1, #0]
 8003b44:	e003      	b.n	8003b4e <_printf_i+0x76>
 8003b46:	2a75      	cmp	r2, #117	; 0x75
 8003b48:	d021      	beq.n	8003b8e <_printf_i+0xb6>
 8003b4a:	2a78      	cmp	r2, #120	; 0x78
 8003b4c:	d1dc      	bne.n	8003b08 <_printf_i+0x30>
 8003b4e:	2278      	movs	r2, #120	; 0x78
 8003b50:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003b54:	496e      	ldr	r1, [pc, #440]	; (8003d10 <_printf_i+0x238>)
 8003b56:	e064      	b.n	8003c22 <_printf_i+0x14a>
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003b5e:	1d11      	adds	r1, r2, #4
 8003b60:	6019      	str	r1, [r3, #0]
 8003b62:	6813      	ldr	r3, [r2, #0]
 8003b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e0a3      	b.n	8003cb4 <_printf_i+0x1dc>
 8003b6c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003b70:	f102 0104 	add.w	r1, r2, #4
 8003b74:	6019      	str	r1, [r3, #0]
 8003b76:	d0d7      	beq.n	8003b28 <_printf_i+0x50>
 8003b78:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	da03      	bge.n	8003b88 <_printf_i+0xb0>
 8003b80:	222d      	movs	r2, #45	; 0x2d
 8003b82:	425b      	negs	r3, r3
 8003b84:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003b88:	4962      	ldr	r1, [pc, #392]	; (8003d14 <_printf_i+0x23c>)
 8003b8a:	220a      	movs	r2, #10
 8003b8c:	e017      	b.n	8003bbe <_printf_i+0xe6>
 8003b8e:	6820      	ldr	r0, [r4, #0]
 8003b90:	6819      	ldr	r1, [r3, #0]
 8003b92:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003b96:	d003      	beq.n	8003ba0 <_printf_i+0xc8>
 8003b98:	1d08      	adds	r0, r1, #4
 8003b9a:	6018      	str	r0, [r3, #0]
 8003b9c:	680b      	ldr	r3, [r1, #0]
 8003b9e:	e006      	b.n	8003bae <_printf_i+0xd6>
 8003ba0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ba4:	f101 0004 	add.w	r0, r1, #4
 8003ba8:	6018      	str	r0, [r3, #0]
 8003baa:	d0f7      	beq.n	8003b9c <_printf_i+0xc4>
 8003bac:	880b      	ldrh	r3, [r1, #0]
 8003bae:	4959      	ldr	r1, [pc, #356]	; (8003d14 <_printf_i+0x23c>)
 8003bb0:	2a6f      	cmp	r2, #111	; 0x6f
 8003bb2:	bf14      	ite	ne
 8003bb4:	220a      	movne	r2, #10
 8003bb6:	2208      	moveq	r2, #8
 8003bb8:	2000      	movs	r0, #0
 8003bba:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003bbe:	6865      	ldr	r5, [r4, #4]
 8003bc0:	60a5      	str	r5, [r4, #8]
 8003bc2:	2d00      	cmp	r5, #0
 8003bc4:	f2c0 809c 	blt.w	8003d00 <_printf_i+0x228>
 8003bc8:	6820      	ldr	r0, [r4, #0]
 8003bca:	f020 0004 	bic.w	r0, r0, #4
 8003bce:	6020      	str	r0, [r4, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d13f      	bne.n	8003c54 <_printf_i+0x17c>
 8003bd4:	2d00      	cmp	r5, #0
 8003bd6:	f040 8095 	bne.w	8003d04 <_printf_i+0x22c>
 8003bda:	4675      	mov	r5, lr
 8003bdc:	2a08      	cmp	r2, #8
 8003bde:	d10b      	bne.n	8003bf8 <_printf_i+0x120>
 8003be0:	6823      	ldr	r3, [r4, #0]
 8003be2:	07da      	lsls	r2, r3, #31
 8003be4:	d508      	bpl.n	8003bf8 <_printf_i+0x120>
 8003be6:	6923      	ldr	r3, [r4, #16]
 8003be8:	6862      	ldr	r2, [r4, #4]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	bfde      	ittt	le
 8003bee:	2330      	movle	r3, #48	; 0x30
 8003bf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003bf4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003bf8:	ebae 0305 	sub.w	r3, lr, r5
 8003bfc:	6123      	str	r3, [r4, #16]
 8003bfe:	f8cd 8000 	str.w	r8, [sp]
 8003c02:	463b      	mov	r3, r7
 8003c04:	aa03      	add	r2, sp, #12
 8003c06:	4621      	mov	r1, r4
 8003c08:	4630      	mov	r0, r6
 8003c0a:	f7ff feef 	bl	80039ec <_printf_common>
 8003c0e:	3001      	adds	r0, #1
 8003c10:	d155      	bne.n	8003cbe <_printf_i+0x1e6>
 8003c12:	f04f 30ff 	mov.w	r0, #4294967295
 8003c16:	b005      	add	sp, #20
 8003c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c1c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003c20:	493c      	ldr	r1, [pc, #240]	; (8003d14 <_printf_i+0x23c>)
 8003c22:	6822      	ldr	r2, [r4, #0]
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003c2a:	f100 0504 	add.w	r5, r0, #4
 8003c2e:	601d      	str	r5, [r3, #0]
 8003c30:	d001      	beq.n	8003c36 <_printf_i+0x15e>
 8003c32:	6803      	ldr	r3, [r0, #0]
 8003c34:	e002      	b.n	8003c3c <_printf_i+0x164>
 8003c36:	0655      	lsls	r5, r2, #25
 8003c38:	d5fb      	bpl.n	8003c32 <_printf_i+0x15a>
 8003c3a:	8803      	ldrh	r3, [r0, #0]
 8003c3c:	07d0      	lsls	r0, r2, #31
 8003c3e:	bf44      	itt	mi
 8003c40:	f042 0220 	orrmi.w	r2, r2, #32
 8003c44:	6022      	strmi	r2, [r4, #0]
 8003c46:	b91b      	cbnz	r3, 8003c50 <_printf_i+0x178>
 8003c48:	6822      	ldr	r2, [r4, #0]
 8003c4a:	f022 0220 	bic.w	r2, r2, #32
 8003c4e:	6022      	str	r2, [r4, #0]
 8003c50:	2210      	movs	r2, #16
 8003c52:	e7b1      	b.n	8003bb8 <_printf_i+0xe0>
 8003c54:	4675      	mov	r5, lr
 8003c56:	fbb3 f0f2 	udiv	r0, r3, r2
 8003c5a:	fb02 3310 	mls	r3, r2, r0, r3
 8003c5e:	5ccb      	ldrb	r3, [r1, r3]
 8003c60:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003c64:	4603      	mov	r3, r0
 8003c66:	2800      	cmp	r0, #0
 8003c68:	d1f5      	bne.n	8003c56 <_printf_i+0x17e>
 8003c6a:	e7b7      	b.n	8003bdc <_printf_i+0x104>
 8003c6c:	6808      	ldr	r0, [r1, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	6949      	ldr	r1, [r1, #20]
 8003c72:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003c76:	d004      	beq.n	8003c82 <_printf_i+0x1aa>
 8003c78:	1d10      	adds	r0, r2, #4
 8003c7a:	6018      	str	r0, [r3, #0]
 8003c7c:	6813      	ldr	r3, [r2, #0]
 8003c7e:	6019      	str	r1, [r3, #0]
 8003c80:	e007      	b.n	8003c92 <_printf_i+0x1ba>
 8003c82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c86:	f102 0004 	add.w	r0, r2, #4
 8003c8a:	6018      	str	r0, [r3, #0]
 8003c8c:	6813      	ldr	r3, [r2, #0]
 8003c8e:	d0f6      	beq.n	8003c7e <_printf_i+0x1a6>
 8003c90:	8019      	strh	r1, [r3, #0]
 8003c92:	2300      	movs	r3, #0
 8003c94:	6123      	str	r3, [r4, #16]
 8003c96:	4675      	mov	r5, lr
 8003c98:	e7b1      	b.n	8003bfe <_printf_i+0x126>
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	1d11      	adds	r1, r2, #4
 8003c9e:	6019      	str	r1, [r3, #0]
 8003ca0:	6815      	ldr	r5, [r2, #0]
 8003ca2:	6862      	ldr	r2, [r4, #4]
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4628      	mov	r0, r5
 8003ca8:	f7fc fa92 	bl	80001d0 <memchr>
 8003cac:	b108      	cbz	r0, 8003cb2 <_printf_i+0x1da>
 8003cae:	1b40      	subs	r0, r0, r5
 8003cb0:	6060      	str	r0, [r4, #4]
 8003cb2:	6863      	ldr	r3, [r4, #4]
 8003cb4:	6123      	str	r3, [r4, #16]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cbc:	e79f      	b.n	8003bfe <_printf_i+0x126>
 8003cbe:	6923      	ldr	r3, [r4, #16]
 8003cc0:	462a      	mov	r2, r5
 8003cc2:	4639      	mov	r1, r7
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	47c0      	blx	r8
 8003cc8:	3001      	adds	r0, #1
 8003cca:	d0a2      	beq.n	8003c12 <_printf_i+0x13a>
 8003ccc:	6823      	ldr	r3, [r4, #0]
 8003cce:	079b      	lsls	r3, r3, #30
 8003cd0:	d507      	bpl.n	8003ce2 <_printf_i+0x20a>
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	f104 0919 	add.w	r9, r4, #25
 8003cd8:	68e3      	ldr	r3, [r4, #12]
 8003cda:	9a03      	ldr	r2, [sp, #12]
 8003cdc:	1a9b      	subs	r3, r3, r2
 8003cde:	429d      	cmp	r5, r3
 8003ce0:	db05      	blt.n	8003cee <_printf_i+0x216>
 8003ce2:	68e0      	ldr	r0, [r4, #12]
 8003ce4:	9b03      	ldr	r3, [sp, #12]
 8003ce6:	4298      	cmp	r0, r3
 8003ce8:	bfb8      	it	lt
 8003cea:	4618      	movlt	r0, r3
 8003cec:	e793      	b.n	8003c16 <_printf_i+0x13e>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	464a      	mov	r2, r9
 8003cf2:	4639      	mov	r1, r7
 8003cf4:	4630      	mov	r0, r6
 8003cf6:	47c0      	blx	r8
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	d08a      	beq.n	8003c12 <_printf_i+0x13a>
 8003cfc:	3501      	adds	r5, #1
 8003cfe:	e7eb      	b.n	8003cd8 <_printf_i+0x200>
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1a7      	bne.n	8003c54 <_printf_i+0x17c>
 8003d04:	780b      	ldrb	r3, [r1, #0]
 8003d06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d0e:	e765      	b.n	8003bdc <_printf_i+0x104>
 8003d10:	08004016 	.word	0x08004016
 8003d14:	08004005 	.word	0x08004005

08003d18 <_sbrk_r>:
 8003d18:	b538      	push	{r3, r4, r5, lr}
 8003d1a:	4c06      	ldr	r4, [pc, #24]	; (8003d34 <_sbrk_r+0x1c>)
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	4605      	mov	r5, r0
 8003d20:	4608      	mov	r0, r1
 8003d22:	6023      	str	r3, [r4, #0]
 8003d24:	f000 f8de 	bl	8003ee4 <_sbrk>
 8003d28:	1c43      	adds	r3, r0, #1
 8003d2a:	d102      	bne.n	8003d32 <_sbrk_r+0x1a>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	b103      	cbz	r3, 8003d32 <_sbrk_r+0x1a>
 8003d30:	602b      	str	r3, [r5, #0]
 8003d32:	bd38      	pop	{r3, r4, r5, pc}
 8003d34:	200001b4 	.word	0x200001b4

08003d38 <__sread>:
 8003d38:	b510      	push	{r4, lr}
 8003d3a:	460c      	mov	r4, r1
 8003d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d40:	f000 f896 	bl	8003e70 <_read_r>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	bfab      	itete	ge
 8003d48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003d4a:	89a3      	ldrhlt	r3, [r4, #12]
 8003d4c:	181b      	addge	r3, r3, r0
 8003d4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003d52:	bfac      	ite	ge
 8003d54:	6563      	strge	r3, [r4, #84]	; 0x54
 8003d56:	81a3      	strhlt	r3, [r4, #12]
 8003d58:	bd10      	pop	{r4, pc}

08003d5a <__swrite>:
 8003d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d5e:	461f      	mov	r7, r3
 8003d60:	898b      	ldrh	r3, [r1, #12]
 8003d62:	05db      	lsls	r3, r3, #23
 8003d64:	4605      	mov	r5, r0
 8003d66:	460c      	mov	r4, r1
 8003d68:	4616      	mov	r6, r2
 8003d6a:	d505      	bpl.n	8003d78 <__swrite+0x1e>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d74:	f000 f868 	bl	8003e48 <_lseek_r>
 8003d78:	89a3      	ldrh	r3, [r4, #12]
 8003d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d82:	81a3      	strh	r3, [r4, #12]
 8003d84:	4632      	mov	r2, r6
 8003d86:	463b      	mov	r3, r7
 8003d88:	4628      	mov	r0, r5
 8003d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d8e:	f000 b817 	b.w	8003dc0 <_write_r>

08003d92 <__sseek>:
 8003d92:	b510      	push	{r4, lr}
 8003d94:	460c      	mov	r4, r1
 8003d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d9a:	f000 f855 	bl	8003e48 <_lseek_r>
 8003d9e:	1c43      	adds	r3, r0, #1
 8003da0:	89a3      	ldrh	r3, [r4, #12]
 8003da2:	bf15      	itete	ne
 8003da4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003da6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003daa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003dae:	81a3      	strheq	r3, [r4, #12]
 8003db0:	bf18      	it	ne
 8003db2:	81a3      	strhne	r3, [r4, #12]
 8003db4:	bd10      	pop	{r4, pc}

08003db6 <__sclose>:
 8003db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dba:	f000 b813 	b.w	8003de4 <_close_r>
	...

08003dc0 <_write_r>:
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	4c07      	ldr	r4, [pc, #28]	; (8003de0 <_write_r+0x20>)
 8003dc4:	4605      	mov	r5, r0
 8003dc6:	4608      	mov	r0, r1
 8003dc8:	4611      	mov	r1, r2
 8003dca:	2200      	movs	r2, #0
 8003dcc:	6022      	str	r2, [r4, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	f7fe feae 	bl	8002b30 <_write>
 8003dd4:	1c43      	adds	r3, r0, #1
 8003dd6:	d102      	bne.n	8003dde <_write_r+0x1e>
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	b103      	cbz	r3, 8003dde <_write_r+0x1e>
 8003ddc:	602b      	str	r3, [r5, #0]
 8003dde:	bd38      	pop	{r3, r4, r5, pc}
 8003de0:	200001b4 	.word	0x200001b4

08003de4 <_close_r>:
 8003de4:	b538      	push	{r3, r4, r5, lr}
 8003de6:	4c06      	ldr	r4, [pc, #24]	; (8003e00 <_close_r+0x1c>)
 8003de8:	2300      	movs	r3, #0
 8003dea:	4605      	mov	r5, r0
 8003dec:	4608      	mov	r0, r1
 8003dee:	6023      	str	r3, [r4, #0]
 8003df0:	f000 f850 	bl	8003e94 <_close>
 8003df4:	1c43      	adds	r3, r0, #1
 8003df6:	d102      	bne.n	8003dfe <_close_r+0x1a>
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	b103      	cbz	r3, 8003dfe <_close_r+0x1a>
 8003dfc:	602b      	str	r3, [r5, #0]
 8003dfe:	bd38      	pop	{r3, r4, r5, pc}
 8003e00:	200001b4 	.word	0x200001b4

08003e04 <_fstat_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	4c07      	ldr	r4, [pc, #28]	; (8003e24 <_fstat_r+0x20>)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	4605      	mov	r5, r0
 8003e0c:	4608      	mov	r0, r1
 8003e0e:	4611      	mov	r1, r2
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	f000 f847 	bl	8003ea4 <_fstat>
 8003e16:	1c43      	adds	r3, r0, #1
 8003e18:	d102      	bne.n	8003e20 <_fstat_r+0x1c>
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	b103      	cbz	r3, 8003e20 <_fstat_r+0x1c>
 8003e1e:	602b      	str	r3, [r5, #0]
 8003e20:	bd38      	pop	{r3, r4, r5, pc}
 8003e22:	bf00      	nop
 8003e24:	200001b4 	.word	0x200001b4

08003e28 <_isatty_r>:
 8003e28:	b538      	push	{r3, r4, r5, lr}
 8003e2a:	4c06      	ldr	r4, [pc, #24]	; (8003e44 <_isatty_r+0x1c>)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	4605      	mov	r5, r0
 8003e30:	4608      	mov	r0, r1
 8003e32:	6023      	str	r3, [r4, #0]
 8003e34:	f000 f83e 	bl	8003eb4 <_isatty>
 8003e38:	1c43      	adds	r3, r0, #1
 8003e3a:	d102      	bne.n	8003e42 <_isatty_r+0x1a>
 8003e3c:	6823      	ldr	r3, [r4, #0]
 8003e3e:	b103      	cbz	r3, 8003e42 <_isatty_r+0x1a>
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	bd38      	pop	{r3, r4, r5, pc}
 8003e44:	200001b4 	.word	0x200001b4

08003e48 <_lseek_r>:
 8003e48:	b538      	push	{r3, r4, r5, lr}
 8003e4a:	4c07      	ldr	r4, [pc, #28]	; (8003e68 <_lseek_r+0x20>)
 8003e4c:	4605      	mov	r5, r0
 8003e4e:	4608      	mov	r0, r1
 8003e50:	4611      	mov	r1, r2
 8003e52:	2200      	movs	r2, #0
 8003e54:	6022      	str	r2, [r4, #0]
 8003e56:	461a      	mov	r2, r3
 8003e58:	f000 f834 	bl	8003ec4 <_lseek>
 8003e5c:	1c43      	adds	r3, r0, #1
 8003e5e:	d102      	bne.n	8003e66 <_lseek_r+0x1e>
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	b103      	cbz	r3, 8003e66 <_lseek_r+0x1e>
 8003e64:	602b      	str	r3, [r5, #0]
 8003e66:	bd38      	pop	{r3, r4, r5, pc}
 8003e68:	200001b4 	.word	0x200001b4

08003e6c <__malloc_lock>:
 8003e6c:	4770      	bx	lr

08003e6e <__malloc_unlock>:
 8003e6e:	4770      	bx	lr

08003e70 <_read_r>:
 8003e70:	b538      	push	{r3, r4, r5, lr}
 8003e72:	4c07      	ldr	r4, [pc, #28]	; (8003e90 <_read_r+0x20>)
 8003e74:	4605      	mov	r5, r0
 8003e76:	4608      	mov	r0, r1
 8003e78:	4611      	mov	r1, r2
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	6022      	str	r2, [r4, #0]
 8003e7e:	461a      	mov	r2, r3
 8003e80:	f000 f828 	bl	8003ed4 <_read>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	d102      	bne.n	8003e8e <_read_r+0x1e>
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	b103      	cbz	r3, 8003e8e <_read_r+0x1e>
 8003e8c:	602b      	str	r3, [r5, #0]
 8003e8e:	bd38      	pop	{r3, r4, r5, pc}
 8003e90:	200001b4 	.word	0x200001b4

08003e94 <_close>:
 8003e94:	4b02      	ldr	r3, [pc, #8]	; (8003ea0 <_close+0xc>)
 8003e96:	2258      	movs	r2, #88	; 0x58
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e9e:	4770      	bx	lr
 8003ea0:	200001b4 	.word	0x200001b4

08003ea4 <_fstat>:
 8003ea4:	4b02      	ldr	r3, [pc, #8]	; (8003eb0 <_fstat+0xc>)
 8003ea6:	2258      	movs	r2, #88	; 0x58
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8003eae:	4770      	bx	lr
 8003eb0:	200001b4 	.word	0x200001b4

08003eb4 <_isatty>:
 8003eb4:	4b02      	ldr	r3, [pc, #8]	; (8003ec0 <_isatty+0xc>)
 8003eb6:	2258      	movs	r2, #88	; 0x58
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	2000      	movs	r0, #0
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	200001b4 	.word	0x200001b4

08003ec4 <_lseek>:
 8003ec4:	4b02      	ldr	r3, [pc, #8]	; (8003ed0 <_lseek+0xc>)
 8003ec6:	2258      	movs	r2, #88	; 0x58
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	f04f 30ff 	mov.w	r0, #4294967295
 8003ece:	4770      	bx	lr
 8003ed0:	200001b4 	.word	0x200001b4

08003ed4 <_read>:
 8003ed4:	4b02      	ldr	r3, [pc, #8]	; (8003ee0 <_read+0xc>)
 8003ed6:	2258      	movs	r2, #88	; 0x58
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	f04f 30ff 	mov.w	r0, #4294967295
 8003ede:	4770      	bx	lr
 8003ee0:	200001b4 	.word	0x200001b4

08003ee4 <_sbrk>:
 8003ee4:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <_sbrk+0x14>)
 8003ee6:	6819      	ldr	r1, [r3, #0]
 8003ee8:	4602      	mov	r2, r0
 8003eea:	b909      	cbnz	r1, 8003ef0 <_sbrk+0xc>
 8003eec:	4903      	ldr	r1, [pc, #12]	; (8003efc <_sbrk+0x18>)
 8003eee:	6019      	str	r1, [r3, #0]
 8003ef0:	6818      	ldr	r0, [r3, #0]
 8003ef2:	4402      	add	r2, r0
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	4770      	bx	lr
 8003ef8:	20000090 	.word	0x20000090
 8003efc:	200001b8 	.word	0x200001b8

08003f00 <_init>:
 8003f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f02:	bf00      	nop
 8003f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f06:	bc08      	pop	{r3}
 8003f08:	469e      	mov	lr, r3
 8003f0a:	4770      	bx	lr

08003f0c <_fini>:
 8003f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0e:	bf00      	nop
 8003f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f12:	bc08      	pop	{r3}
 8003f14:	469e      	mov	lr, r3
 8003f16:	4770      	bx	lr
