#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Nov 26 15:31:41 2014
# Process ID: 164542
# Log file: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/vivado.log
# Journal file: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zc706_rocketchip.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/clocking.vh]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4849.344 ; gain = 207.230
open_project /scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.xpr
INFO: [Project 1-313] Project file moved from '/scratch/skarandikar/sampleFINAL/tri_mode_ethernet_mac_0_example' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/common/tri_mode_ethernet_mac_0_sync_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_axi_pipe.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_axi_pat_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_axi_pat_check.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_axi_mux.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_address_swap.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/common/tri_mode_ethernet_mac_0_reset_sync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_example_design_resets.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_example_design_clocks.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/pat_gen/tri_mode_ethernet_mac_0_basic_pat_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_example_design.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/old_stuff/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.srcs/sources_1/imports/hdl/system_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4870.594 ; gain = 12.238
current_project zc706_rocketchip
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/clocking.vh]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
[Wed Nov 26 15:36:56 2014] Launched synth_1...
Run output will be captured here: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/runme.log
[Wed Nov 26 15:36:56 2014] Launched impl_1...
Run output will be captured here: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/impl_1/runme.log
current_project tri_mode_ethernet_mac_0_example
close_project
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /ecad/tools/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_early.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_early.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:25]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5664.340 ; gain = 497.516
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5694.340 ; gain = 30.000
Restoring placement.
Restored 10520 out of 10520 XDEF sites from archive | CPU: 7.520000 secs | Memory: 89.343201 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 422 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 323 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 5959.195 ; gain = 1079.590
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 6143.504 ; gain = 184.309
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/clocking.vh]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
[Wed Nov 26 15:57:14 2014] Launched synth_1...
Run output will be captured here: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/runme.log
[Wed Nov 26 15:57:14 2014] Launched impl_1...
Run output will be captured here: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_early.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_early.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:25]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 6175.504 ; gain = 0.000
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/.Xil/Vivado-164542-a8/dcp/rocketchip_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6175.504 ; gain = 0.000
Restoring placement.
Restored 10411 out of 10411 XDEF sites from archive | CPU: 6.510000 secs | Memory: 87.970177 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 6182.293 ; gain = 38.789
file copy -force /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/impl_1/rocketchip_wrapper.sysdef /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.sdk/rocketchip_wrapper.hdf

launch_sdk -workspace /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.sdk -hwspec /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.sdk/rocketchip_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.sdk -hwspec /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.sdk/rocketchip_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 17:04:19 2014...
