{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d0e2156b",
   "metadata": {},
   "source": [
    "# Chapter 8: Advanced Data Types\n",
    "\n",
    "SystemVerilog provides powerful data types that go far beyond the basic wire and reg types found in traditional Verilog. These advanced data types enable more efficient modeling, better code organization, and improved verification capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2c17fadf",
   "metadata": {},
   "source": [
    "## Dynamic Arrays\n",
    "\n",
    "Dynamic arrays allow you to create arrays whose size can be determined and modified at runtime, providing flexibility for handling variable amounts of data."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c4801f8c",
   "metadata": {},
   "source": [
    "### Declaration and Basic Usage\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array[];\n",
    "\n",
    "// Allocating memory\n",
    "initial begin\n",
    "    dynamic_array = new[10]; // Create array with 10 elements\n",
    "    \n",
    "    // Initialize values\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        dynamic_array[i] = i * 2;\n",
    "    end\n",
    "    \n",
    "    // Display values\n",
    "    $display(\"Array size: %0d\", dynamic_array.size());\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        $display(\"dynamic_array[%0d] = %0d\", i, dynamic_array[i]);\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "11a0cda2",
   "metadata": {},
   "source": [
    "### Dynamic Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module dynamic_array_methods;\n",
    "    int data[];\n",
    "    \n",
    "    initial begin\n",
    "        // Allocate initial array\n",
    "        data = new[5];\n",
    "        \n",
    "        // Initialize with values\n",
    "        data = '{10, 20, 30, 40, 50};\n",
    "        \n",
    "        $display(\"Original array size: %0d\", data.size());\n",
    "        \n",
    "        // Delete array (deallocate memory)\n",
    "        data.delete();\n",
    "        $display(\"After delete, size: %0d\", data.size());\n",
    "        \n",
    "        // Reallocate with different size\n",
    "        data = new[8];\n",
    "        $display(\"New array size: %0d\", data.size());\n",
    "        \n",
    "        // Copy from another array\n",
    "        int source[] = '{1, 2, 3, 4};\n",
    "        data = new[source.size()](source);\n",
    "        \n",
    "        $display(\"Copied array:\");\n",
    "        foreach(data[i]) $display(\"data[%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3ca4b854",
   "metadata": {},
   "source": [
    "### Multidimensional Dynamic Arrays\n",
    "\n",
    "```systemverilog\n",
    "// 2D dynamic array\n",
    "int matrix[][];\n",
    "\n",
    "initial begin\n",
    "    // Allocate 3x4 matrix\n",
    "    matrix = new[3];\n",
    "    foreach(matrix[i]) begin\n",
    "        matrix[i] = new[4];\n",
    "    end\n",
    "    \n",
    "    // Initialize matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            matrix[i][j] = i * 4 + j;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Display matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            $write(\"%3d \", matrix[i][j]);\n",
    "        end\n",
    "        $display(\"\");\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5ebbed6b",
   "metadata": {},
   "source": [
    "### **Example 1: Basic Dynamic Array Creation**\n",
    "Simple example showing how to declare, allocate, and initialize a dynamic array with basic operations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "26aff6d4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// dynamic_array_processor.sv\n",
       "module dynamic_array_processor;              // Design under test\n",
       "  \n",
       "  // Dynamic array declarations\n",
       "  int dynamic_numbers[];                      // Integer dynamic array\n",
       "  string dynamic_words[];                     // String dynamic array\n",
       "  \n",
       "  initial begin\n",
       "    $display();                               // Display empty line\n",
       "    $display(\"=== Dynamic Array Processor ===\");\n",
       "    \n",
       "    // Allocate and initialize integer array\n",
       "    dynamic_numbers = new[5];                 // Allocate 5 elements\n",
       "    dynamic_numbers[0] = 10;\n",
       "    dynamic_numbers[1] = 20;\n",
       "    dynamic_numbers[2] = 30;\n",
       "    dynamic_numbers[3] = 40;\n",
       "    dynamic_numbers[4] = 50;\n",
       "    \n",
       "    $display(\"Integer array size: %0d\", dynamic_numbers.size());\n",
       "    $display(\"Integer array contents: %p\", dynamic_numbers);\n",
       "    \n",
       "    // Allocate and initialize string array\n",
       "    dynamic_words = new[3];                   // Allocate 3 elements\n",
       "    dynamic_words[0] = \"Hello\";\n",
       "    dynamic_words[1] = \"Dynamic\";\n",
       "    dynamic_words[2] = \"Arrays\";\n",
       "    \n",
       "    $display(\"String array size: %0d\", dynamic_words.size());\n",
       "    $display(\"String array contents: %p\", dynamic_words);\n",
       "    \n",
       "    // Resize operations\n",
       "    dynamic_numbers = new[8](dynamic_numbers); // Resize to 8, keep data\n",
       "    dynamic_numbers[5] = 60;\n",
       "    dynamic_numbers[6] = 70;\n",
       "    dynamic_numbers[7] = 80;\n",
       "    \n",
       "    $display(\"After resize - Integer array size: %0d\", \n",
       "             dynamic_numbers.size());\n",
       "    $display(\"After resize - Integer array: %p\", dynamic_numbers);\n",
       "    \n",
       "    $display(\"=== Design Processing Complete ===\");\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// dynamic_array_processor_testbench.sv\n",
       "module dynamic_array_testbench;              // Testbench module\n",
       "  \n",
       "  // Instantiate design under test\n",
       "  dynamic_array_processor PROCESSOR_INSTANCE();\n",
       "  \n",
       "  // Testbench dynamic arrays for verification\n",
       "  int verification_array[];\n",
       "  bit test_results[];\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"dynamic_array_testbench.vcd\"); // Specify the VCD file\n",
       "    $dumpvars(0, dynamic_array_testbench);    // Dump all variables\n",
       "    \n",
       "    #1;                                       // Wait for design to complete\n",
       "    \n",
       "    $display();                               // Display empty line\n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    \n",
       "    // Create verification array with different operations\n",
       "    verification_array = new[4];             // Allocate 4 elements\n",
       "    verification_array = '{100, 200, 300, 400}; // Initialize with literal\n",
       "    \n",
       "    // Display verification array size and contents\n",
       "    $display(\"Verification array: %p\", verification_array);\n",
       "    \n",
       "    // Test dynamic allocation and deallocation\n",
       "    test_results = new[3];                    // Allocate test results\n",
       "    test_results[0] = (verification_array.size() == 4);\n",
       "    test_results[1] = (verification_array[0] == 100);\n",
       "    test_results[2] = (verification_array[3] == 400);\n",
       "    \n",
       "    $display(\"Test results: %p\", test_results);\n",
       "    \n",
       "    // Demonstrate delete operation\n",
       "    verification_array.delete();             // Delete all elements\n",
       "    $display(\"After delete - size: %0d\", verification_array.size());\n",
       "    \n",
       "    $display(\"=== Testbench Verification Complete ===\");\n",
       "    $display();                               // Display empty line\n",
       "    \n",
       "    #10;                                      // Final delay\n",
       "    $finish;                                  // End simulation\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Design Processing Complete ===\n",
      "\n",
      "=== Testbench Verification ===\n",
      "Verification array: '{'h64, 'hc8, 'h12c, 'h190}\n",
      "Test results: '{'h1, 'h1, 'h1}\n",
      "After delete - size: 0\n",
      "=== Testbench Verification Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_1__dynamic_array_basics/obj_dir directory...\n",
      "Chapter_8_examples/example_1__dynamic_array_basics/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_1__dynamic_array_basics/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9005f63e",
   "metadata": {},
   "source": [
    "### **Example 2: Growing and Shrinking Arrays**\n",
    "Demonstrates resizing dynamic arrays at runtime - making them bigger or smaller based on needs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4e01b4c4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_manager.sv\n",
       "module array_manager();               // Dynamic array manager module\n",
       "  \n",
       "  // Dynamic arrays for demonstration\n",
       "  int data_storage[];                 // Main data storage array\n",
       "  string name_list[];                 // Array of names\n",
       "  \n",
       "  // Task to grow array and add new elements\n",
       "  task automatic grow_data_array(int new_size, int fill_value);\n",
       "    int old_size = data_storage.size();\n",
       "    data_storage = new[new_size](data_storage);  // Grow array\n",
       "    \n",
       "    // Fill new elements with fill_value\n",
       "    for (int i = old_size; i < new_size; i++) begin\n",
       "      data_storage[i] = fill_value;\n",
       "    end\n",
       "    \n",
       "    $display(\"Array grown from %0d to %0d elements\", old_size, new_size);\n",
       "  endtask\n",
       "  \n",
       "  // Task to shrink array by removing elements from the end\n",
       "  task automatic shrink_data_array(int new_size);\n",
       "    int old_size = data_storage.size();\n",
       "    if (new_size < old_size) begin\n",
       "      data_storage = new[new_size](data_storage);  // Shrink array\n",
       "      $display(\"Array shrunk from %0d to %0d elements\", old_size, new_size);\n",
       "    end else begin\n",
       "      $display(\"Cannot shrink: new size %0d >= current size %0d\", \n",
       "               new_size, old_size);\n",
       "    end\n",
       "  endtask\n",
       "  \n",
       "  // Task to display current array contents\n",
       "  task automatic display_array_contents();\n",
       "    $display(\"Current array size: %0d\", data_storage.size());\n",
       "    if (data_storage.size() > 0) begin\n",
       "      $write(\"Contents: \");\n",
       "      foreach (data_storage[i]) begin\n",
       "        $write(\"%0d \", data_storage[i]);\n",
       "      end\n",
       "      $display();\n",
       "    end else begin\n",
       "      $display(\"Array is empty\");\n",
       "    end\n",
       "  endtask\n",
       "  \n",
       "  // Task to manage name list array\n",
       "  task automatic manage_name_list();\n",
       "    // Start with small array\n",
       "    name_list = new[2];\n",
       "    name_list[0] = \"Alice\";\n",
       "    name_list[1] = \"Bob\";\n",
       "    $display(\"Initial name list: %p\", name_list);\n",
       "    \n",
       "    // Grow to add more names\n",
       "    name_list = new[4](name_list);\n",
       "    name_list[2] = \"Charlie\";\n",
       "    name_list[3] = \"Diana\";\n",
       "    $display(\"Expanded name list: %p\", name_list);\n",
       "    \n",
       "    // Shrink back to 3 names\n",
       "    name_list = new[3](name_list);\n",
       "    $display(\"Trimmed name list: %p\", name_list);\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_manager_testbench.sv\n",
       "module array_manager_testbench;      // Testbench for dynamic array operations\n",
       "  \n",
       "  // Instantiate the array manager\n",
       "  array_manager ARRAY_MANAGER_INSTANCE();\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"array_manager_testbench.vcd\");\n",
       "    $dumpvars(0, array_manager_testbench);\n",
       "    \n",
       "    $display(\"=== Dynamic Array Growing and Shrinking Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 1: Start with empty array\n",
       "    $display(\"Test 1: Starting with empty array\");\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 2: Grow array to size 5 and fill with value 10\n",
       "    $display(\"Test 2: Growing array to size 5\");\n",
       "    ARRAY_MANAGER_INSTANCE.grow_data_array(5, 10);\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 3: Grow array further to size 8 and fill with value 20\n",
       "    $display(\"Test 3: Growing array to size 8\");\n",
       "    ARRAY_MANAGER_INSTANCE.grow_data_array(8, 20);\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 4: Shrink array to size 6\n",
       "    $display(\"Test 4: Shrinking array to size 6\");\n",
       "    ARRAY_MANAGER_INSTANCE.shrink_data_array(6);\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 5: Try to shrink to larger size (should fail)\n",
       "    $display(\"Test 5: Attempting to 'shrink' to size 10\");\n",
       "    ARRAY_MANAGER_INSTANCE.shrink_data_array(10);\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 6: Shrink to size 2\n",
       "    $display(\"Test 6: Shrinking array to size 2\");\n",
       "    ARRAY_MANAGER_INSTANCE.shrink_data_array(2);\n",
       "    ARRAY_MANAGER_INSTANCE.display_array_contents();\n",
       "    $display();\n",
       "    \n",
       "    // Test 7: Demonstrate string array management\n",
       "    $display(\"Test 7: String array growing and shrinking\");\n",
       "    ARRAY_MANAGER_INSTANCE.manage_name_list();\n",
       "    $display();\n",
       "    \n",
       "    #1;  // Wait for a time unit\n",
       "    $display(\"=== Array Management Demo Complete ===\");\n",
       "    \n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Dynamic Array Growing and Shrinking Demo ===\n",
      "\n",
      "Test 1: Starting with empty array\n",
      "Current array size: 0\n",
      "Array is empty\n",
      "\n",
      "Test 2: Growing array to size 5\n",
      "Array grown from 0 to 5 elements\n",
      "Current array size: 5\n",
      "Contents: 10 10 10 10 10\n",
      "\n",
      "Test 3: Growing array to size 8\n",
      "Array grown from 5 to 8 elements\n",
      "Current array size: 8\n",
      "Contents: 10 10 10 10 10 20 20 20\n",
      "\n",
      "Test 4: Shrinking array to size 6\n",
      "Array shrunk from 8 to 6 elements\n",
      "Current array size: 6\n",
      "Contents: 10 10 10 10 10 20\n",
      "\n",
      "Test 5: Attempting to 'shrink' to size 10\n",
      "Cannot shrink: new size 10 >= current size 6\n",
      "Current array size: 6\n",
      "Contents: 10 10 10 10 10 20\n",
      "\n",
      "Test 6: Shrinking array to size 2\n",
      "Array shrunk from 6 to 2 elements\n",
      "Current array size: 2\n",
      "Contents: 10 10\n",
      "\n",
      "Test 7: String array growing and shrinking\n",
      "Initial name list: '{\"Alice\", \"Bob\"}\n",
      "Expanded name list: '{\"Alice\", \"Bob\", \"Charlie\", \"Diana\"}\n",
      "Trimmed name list: '{\"Alice\", \"Bob\", \"Charlie\"}\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_2__growing_shrinking_arrays/obj_dir directory...\n",
      "Chapter_8_examples/example_2__growing_shrinking_arrays/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_2__growing_shrinking_arrays/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5f75ea7c",
   "metadata": {},
   "source": [
    "### **Example 3: 2D Dynamic Grid**\n",
    "Creates a simple dynamic 2D array (like a game board) that can change size during simulation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "ebf481d3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// game_board_grid.sv\n",
       "module game_board_controller ();\n",
       "  \n",
       "  // Dynamic 2D array representing a game board\n",
       "  int game_grid[][];\n",
       "  int board_width, board_height;\n",
       "  \n",
       "  // Initialize the game board with given dimensions\n",
       "  function automatic void initialize_board(int width, int height);\n",
       "    board_width = width;\n",
       "    board_height = height;\n",
       "    \n",
       "    // Allocate the 2D dynamic array\n",
       "    game_grid = new[height];\n",
       "    for (int row = 0; row < height; row++) begin\n",
       "      game_grid[row] = new[width];\n",
       "      // Initialize all cells to 0 (empty)\n",
       "      for (int col = 0; col < width; col++) begin\n",
       "        game_grid[row][col] = 0;\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display(\"Board initialized: %0dx%0d grid\", width, height);\n",
       "  endfunction\n",
       "  \n",
       "  // Resize the board while preserving existing data\n",
       "  function automatic void resize_board(int new_width, int new_height);\n",
       "    int old_grid[][];\n",
       "    int old_width = board_width;\n",
       "    int old_height = board_height;\n",
       "    \n",
       "    // Save current grid\n",
       "    old_grid = new[old_height];\n",
       "    for (int row = 0; row < old_height; row++) begin\n",
       "      old_grid[row] = new[old_width];\n",
       "      for (int col = 0; col < old_width; col++) begin\n",
       "        old_grid[row][col] = game_grid[row][col];\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    // Create new grid\n",
       "    board_width = new_width;\n",
       "    board_height = new_height;\n",
       "    game_grid = new[new_height];\n",
       "    \n",
       "    for (int row = 0; row < new_height; row++) begin\n",
       "      game_grid[row] = new[new_width];\n",
       "      for (int col = 0; col < new_width; col++) begin\n",
       "        // Copy old data if within bounds, otherwise initialize to 0\n",
       "        if (row < old_height && col < old_width) begin\n",
       "          game_grid[row][col] = old_grid[row][col];\n",
       "        end else begin\n",
       "          game_grid[row][col] = 0;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display(\"Board resized: %0dx%0d -> %0dx%0d\", \n",
       "             old_width, old_height, new_width, new_height);\n",
       "  endfunction\n",
       "  \n",
       "  // Place a piece on the board (1 = player piece)\n",
       "  function automatic void place_piece(int row, int col, int piece_value);\n",
       "    if (row >= 0 && row < board_height && col >= 0 && col < board_width) begin\n",
       "      game_grid[row][col] = piece_value;\n",
       "      $display(\"Placed piece %0d at position [%0d][%0d]\", \n",
       "               piece_value, row, col);\n",
       "    end else begin\n",
       "      $display(\"Invalid position [%0d][%0d] for %0dx%0d board\", \n",
       "               row, col, board_width, board_height);\n",
       "    end\n",
       "  endfunction\n",
       "  \n",
       "  // Display the current game board\n",
       "  function automatic void display_board();\n",
       "    $display(\"Current game board (%0dx%0d):\", board_width, board_height);\n",
       "    for (int row = 0; row < board_height; row++) begin\n",
       "      string row_str = \"\";\n",
       "      for (int col = 0; col < board_width; col++) begin\n",
       "        row_str = {row_str, $sformatf(\"%2d \", game_grid[row][col])};\n",
       "      end\n",
       "      $display(\"  %s\", row_str);\n",
       "    end\n",
       "    $display();\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    $display(\"2D Dynamic Grid - Game Board Controller\");\n",
       "    $display(\"=====================================\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// game_board_grid_testbench.sv\n",
       "module dynamic_grid_testbench;\n",
       "  \n",
       "  // Instantiate the game board controller\n",
       "  game_board_controller BOARD_CONTROLLER();\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"dynamic_grid_testbench.vcd\");\n",
       "    $dumpvars(0, dynamic_grid_testbench);\n",
       "    \n",
       "    $display(\"Testing 2D Dynamic Grid Operations\");\n",
       "    $display(\"==================================\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 1: Initialize a small 3x3 game board\n",
       "    $display(\"Test 1: Creating initial 3x3 board\");\n",
       "    BOARD_CONTROLLER.initialize_board(3, 3);\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 2: Place some game pieces\n",
       "    $display(\"Test 2: Placing game pieces\");\n",
       "    BOARD_CONTROLLER.place_piece(0, 0, 1);  // Player 1 piece\n",
       "    BOARD_CONTROLLER.place_piece(1, 1, 2);  // Player 2 piece\n",
       "    BOARD_CONTROLLER.place_piece(2, 2, 1);  // Player 1 piece\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 3: Resize to larger board (5x4)\n",
       "    $display(\"Test 3: Expanding board to 5x4\");\n",
       "    BOARD_CONTROLLER.resize_board(5, 4);\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 4: Add more pieces to expanded area\n",
       "    $display(\"Test 4: Adding pieces to new areas\");\n",
       "    BOARD_CONTROLLER.place_piece(3, 4, 2);  // New area\n",
       "    BOARD_CONTROLLER.place_piece(0, 3, 1);  // New column\n",
       "    BOARD_CONTROLLER.place_piece(3, 0, 2);  // New row\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 5: Resize to smaller board (2x2) - some data will be lost\n",
       "    $display(\"Test 5: Shrinking board to 2x2\");\n",
       "    BOARD_CONTROLLER.resize_board(2, 2);\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 6: Try invalid placement\n",
       "    $display(\"Test 6: Testing boundary checking\");\n",
       "    BOARD_CONTROLLER.place_piece(2, 2, 3);  // Should fail (out of bounds)\n",
       "    BOARD_CONTROLLER.place_piece(1, 0, 3);  // Should succeed\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    // Test 7: Resize to different aspect ratio (6x2)\n",
       "    $display(\"Test 7: Creating wide board (6x2)\");\n",
       "    BOARD_CONTROLLER.resize_board(6, 2);\n",
       "    BOARD_CONTROLLER.place_piece(0, 5, 4);  // Far right\n",
       "    BOARD_CONTROLLER.place_piece(1, 2, 4);  // Middle\n",
       "    BOARD_CONTROLLER.display_board();\n",
       "    \n",
       "    $display(\"Dynamic grid testing completed!\");\n",
       "    $display();\n",
       "    \n",
       "    #1;  // Small delay for simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "2D Dynamic Grid - Game Board Controller\n",
      "=====================================\n",
      "Testing 2D Dynamic Grid Operations\n",
      "==================================\n",
      "\n",
      "Test 1: Creating initial 3x3 board\n",
      "Board initialized: 3x3 grid\n",
      "Current game board (3x3):\n",
      "   0  0  0\n",
      "   0  0  0\n",
      "   0  0  0\n",
      "\n",
      "Test 2: Placing game pieces\n",
      "Placed piece 1 at position [0][0]\n",
      "Placed piece 2 at position [1][1]\n",
      "Placed piece 1 at position [2][2]\n",
      "Current game board (3x3):\n",
      "   1  0  0\n",
      "   0  2  0\n",
      "   0  0  1\n",
      "\n",
      "Test 3: Expanding board to 5x4\n",
      "Board resized: 3x3 -> 5x4\n",
      "Current game board (5x4):\n",
      "   1  0  0  0  0\n",
      "   0  2  0  0  0\n",
      "   0  0  1  0  0\n",
      "   0  0  0  0  0\n",
      "\n",
      "Test 4: Adding pieces to new areas\n",
      "Placed piece 2 at position [3][4]\n",
      "Placed piece 1 at position [0][3]\n",
      "Placed piece 2 at position [3][0]\n",
      "Current game board (5x4):\n",
      "   1  0  0  1  0\n",
      "   0  2  0  0  0\n",
      "   0  0  1  0  0\n",
      "   2  0  0  0  2\n",
      "\n",
      "Test 5: Shrinking board to 2x2\n",
      "Board resized: 5x4 -> 2x2\n",
      "Current game board (2x2):\n",
      "   1  0\n",
      "   0  2\n",
      "\n",
      "Test 6: Testing boundary checking\n",
      "Invalid position [2][2] for 2x2 board\n",
      "Placed piece 3 at position [1][0]\n",
      "Current game board (2x2):\n",
      "   1  0\n",
      "   3  2\n",
      "\n",
      "Test 7: Creating wide board (6x2)\n",
      "Board resized: 2x2 -> 6x2\n",
      "Placed piece 4 at position [0][5]\n",
      "Placed piece 4 at position [1][2]\n",
      "Current game board (6x2):\n",
      "   1  0  0  0  0  4\n",
      "   3  2  4  0  0  0\n",
      "\n",
      "Dynamic grid testing completed!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_3__dynamic_grid/obj_dir directory...\n",
      "Chapter_8_examples/example_3__dynamic_grid/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_3__dynamic_grid/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5d4247a",
   "metadata": {},
   "source": [
    "## Associative Arrays\n",
    "\n",
    "Associative arrays store elements in a sparse manner, indexed by any data type rather than consecutive integers. They're ideal for lookup tables and sparse data structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8ffd989",
   "metadata": {},
   "source": [
    "### Basic Associative Arrays\n",
    "\n",
    "```systemverilog\n",
    "module associative_arrays;\n",
    "    // String-indexed associative array\n",
    "    int lookup_table[string];\n",
    "    \n",
    "    // Bit-indexed associative array\n",
    "    string name_table[bit[31:0]];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate string-indexed array\n",
    "        lookup_table[\"apple\"] = 100;\n",
    "        lookup_table[\"banana\"] = 200;\n",
    "        lookup_table[\"cherry\"] = 300;\n",
    "        \n",
    "        // Access elements\n",
    "        $display(\"apple value: %0d\", lookup_table[\"apple\"]);\n",
    "        \n",
    "        // Check if key exists\n",
    "        if (lookup_table.exists(\"grape\")) begin\n",
    "            $display(\"Grape found: %0d\", lookup_table[\"grape\"]);\n",
    "        end else begin\n",
    "            $display(\"Grape not found\");\n",
    "        end\n",
    "        \n",
    "        // Populate bit-indexed array\n",
    "        name_table[32'h1001] = \"Alice\";\n",
    "        name_table[32'h2002] = \"Bob\";\n",
    "        name_table[32'h3003] = \"Charlie\";\n",
    "        \n",
    "        $display(\"ID 0x1001: %s\", name_table[32'h1001]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79bca999",
   "metadata": {},
   "source": [
    "### Associative Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module assoc_array_methods;\n",
    "    int grades[string];\n",
    "    string student_names[$];\n",
    "    int grade_values[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate array\n",
    "        grades[\"Alice\"] = 85;\n",
    "        grades[\"Bob\"] = 92;\n",
    "        grades[\"Charlie\"] = 78;\n",
    "        grades[\"Diana\"] = 96;\n",
    "        \n",
    "        $display(\"Number of students: %0d\", grades.num());\n",
    "        \n",
    "        // Get all keys and values\n",
    "        grades.first(student_names);\n",
    "        grades.second(grade_values);\n",
    "        \n",
    "        $display(\"\\nAll students and grades:\");\n",
    "        for (int i = 0; i < student_names.size(); i++) begin\n",
    "            $display(\"%s: %0d\", student_names[i], grade_values[i]);\n",
    "        end\n",
    "        \n",
    "        // Iterate through array\n",
    "        string name;\n",
    "        $display(\"\\nUsing next() method:\");\n",
    "        if (grades.first(name)) begin\n",
    "            do begin\n",
    "                $display(\"%s: %0d\", name, grades[name]);\n",
    "            end while (grades.next(name));\n",
    "        end\n",
    "        \n",
    "        // Delete specific entry\n",
    "        grades.delete(\"Bob\");\n",
    "        $display(\"\\nAfter deleting Bob, size: %0d\", grades.num());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94ae08a7",
   "metadata": {},
   "source": [
    "### **Example 4: Student Grade Lookup**\n",
    "Basic string-indexed associative array storing student names as keys and grades as values."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "c6d53c51",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// student_grade_storage.sv\n",
       "module student_grade_manager ();\n",
       "  // String-indexed associative array for student grades\n",
       "  int student_grades[string];\n",
       "  \n",
       "  // Task to add or update student grade\n",
       "  task add_student_grade(input string student_name, input int grade);\n",
       "    student_grades[student_name] = grade;\n",
       "    $display(\"Added/Updated: %s = %0d\", student_name, grade);\n",
       "  endtask\n",
       "  \n",
       "  // Function to lookup student grade\n",
       "  function int lookup_student_grade(input string student_name);\n",
       "    if (student_grades.exists(student_name) == 1) begin\n",
       "      return student_grades[student_name];\n",
       "    end else begin\n",
       "      $display(\"Student '%s' not found in database\", student_name);\n",
       "      return -1;  // Return -1 for not found\n",
       "    end\n",
       "  endfunction\n",
       "  \n",
       "  // Task to display all students and grades\n",
       "  task display_all_grades();\n",
       "    string student_name;\n",
       "    $display(\"\\n=== All Student Grades ===\");\n",
       "    if (student_grades.first(student_name) == 1) begin\n",
       "      do begin\n",
       "        $display(\"%-15s: %0d\", student_name, student_grades[student_name]);\n",
       "      end while (student_grades.next(student_name) == 1);\n",
       "    end else begin\n",
       "      $display(\"No students in database\");\n",
       "    end\n",
       "    $display(\"========================\\n\");\n",
       "  endtask\n",
       "  \n",
       "  // Task to remove student from database\n",
       "  task remove_student(input string student_name);\n",
       "    if (student_grades.exists(student_name) == 1) begin\n",
       "      student_grades.delete(student_name);\n",
       "      $display(\"Removed student: %s\", student_name);\n",
       "    end else begin\n",
       "      $display(\"Cannot remove - Student '%s' not found\", student_name);\n",
       "    end\n",
       "  endtask\n",
       "  \n",
       "  // Function to get total number of students\n",
       "  function int get_student_count();\n",
       "    return student_grades.size();\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// student_grade_storage_testbench.sv\n",
       "module grade_lookup_testbench;\n",
       "  // Instantiate the student grade manager\n",
       "  student_grade_manager GRADE_MANAGER_INSTANCE();\n",
       "  \n",
       "  int found_grade;\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"grade_lookup_testbench.vcd\");\n",
       "    $dumpvars(0, grade_lookup_testbench);\n",
       "    \n",
       "    $display(\"=== Student Grade Lookup System Test ===\\n\");\n",
       "    \n",
       "    // Test 1: Add students and grades\n",
       "    $display(\"Test 1: Adding student grades\");\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"Alice Johnson\", 95);\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"Bob Smith\", 87);\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"Carol Williams\", 92);\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"David Brown\", 78);\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"Emma Davis\", 89);\n",
       "    $display();\n",
       "    \n",
       "    // Test 2: Display all grades\n",
       "    $display(\"Test 2: Display all student grades\");\n",
       "    GRADE_MANAGER_INSTANCE.display_all_grades();\n",
       "    \n",
       "    // Test 3: Lookup existing students\n",
       "    $display(\"Test 3: Looking up existing students\");\n",
       "    found_grade = GRADE_MANAGER_INSTANCE.lookup_student_grade(\"Alice Johnson\");\n",
       "    $display(\"Alice Johnson's grade: %0d\", found_grade);\n",
       "    \n",
       "    found_grade = GRADE_MANAGER_INSTANCE.lookup_student_grade(\"David Brown\");\n",
       "    $display(\"David Brown's grade: %0d\", found_grade);\n",
       "    $display();\n",
       "    \n",
       "    // Test 4: Lookup non-existing student\n",
       "    $display(\"Test 4: Looking up non-existing student\");\n",
       "    found_grade = GRADE_MANAGER_INSTANCE.lookup_student_grade(\"John Doe\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 5: Update existing student grade\n",
       "    $display(\"Test 5: Updating existing student grade\");\n",
       "    GRADE_MANAGER_INSTANCE.add_student_grade(\"Bob Smith\", 91);\n",
       "    found_grade = GRADE_MANAGER_INSTANCE.lookup_student_grade(\"Bob Smith\");\n",
       "    $display(\"Bob Smith's updated grade: %0d\", found_grade);\n",
       "    $display();\n",
       "    \n",
       "    // Test 6: Check student count\n",
       "    $display(\"Test 6: Total student count\");\n",
       "    $display(\"Number of students: %0d\", \n",
       "             GRADE_MANAGER_INSTANCE.get_student_count());\n",
       "    $display();\n",
       "    \n",
       "    // Test 7: Remove a student\n",
       "    $display(\"Test 7: Removing a student\");\n",
       "    GRADE_MANAGER_INSTANCE.remove_student(\"Carol Williams\");\n",
       "    $display(\"After removal - Number of students: %0d\",\n",
       "             GRADE_MANAGER_INSTANCE.get_student_count());\n",
       "    $display();\n",
       "    \n",
       "    // Test 8: Try to remove non-existing student\n",
       "    $display(\"Test 8: Trying to remove non-existing student\");\n",
       "    GRADE_MANAGER_INSTANCE.remove_student(\"Jane Doe\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 9: Final display of all grades\n",
       "    $display(\"Test 9: Final state of student database\");\n",
       "    GRADE_MANAGER_INSTANCE.display_all_grades();\n",
       "    \n",
       "    $display(\"=== Test Complete ===\");\n",
       "    #1;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Student Grade Lookup System Test ===\n",
      "\n",
      "Test 1: Adding student grades\n",
      "Added/Updated: Alice Johnson = 95\n",
      "Added/Updated: Bob Smith = 87\n",
      "Added/Updated: Carol Williams = 92\n",
      "Added/Updated: David Brown = 78\n",
      "Added/Updated: Emma Davis = 89\n",
      "\n",
      "Test 2: Display all student grades\n",
      "\n",
      "=== All Student Grades ===\n",
      "Alice Johnson  : 95\n",
      "Bob Smith      : 87\n",
      "Carol Williams : 92\n",
      "David Brown    : 78\n",
      "Emma Davis     : 89\n",
      "========================\n",
      "\n",
      "Test 3: Looking up existing students\n",
      "Alice Johnson's grade: 95\n",
      "David Brown's grade: 78\n",
      "\n",
      "Test 4: Looking up non-existing student\n",
      "Student 'John Doe' not found in database\n",
      "\n",
      "Test 5: Updating existing student grade\n",
      "Added/Updated: Bob Smith = 91\n",
      "Bob Smith's updated grade: 91\n",
      "\n",
      "Test 6: Total student count\n",
      "Number of students: 5\n",
      "\n",
      "Test 7: Removing a student\n",
      "Removed student: Carol Williams\n",
      "After removal - Number of students: 4\n",
      "\n",
      "Test 8: Trying to remove non-existing student\n",
      "Cannot remove - Student 'Jane Doe' not found\n",
      "\n",
      "Test 9: Final state of student database\n",
      "\n",
      "=== All Student Grades ===\n",
      "Alice Johnson  : 95\n",
      "Bob Smith      : 91\n",
      "David Brown    : 78\n",
      "Emma Davis     : 89\n",
      "========================\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_4__student_grade_lookup/obj_dir directory...\n",
      "Chapter_8_examples/example_4__student_grade_lookup/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_4__student_grade_lookup/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e9ae1a8",
   "metadata": {},
   "source": [
    "### **Example 5: Color Code Dictionary**\n",
    "Simple lookup table mapping color names to RGB hex values using associative arrays."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "20547e1d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_lookup_dictionary.sv\n",
       "module color_lookup_dictionary ();\n",
       "  // RGB color code type definition (24-bit hex value)\n",
       "  typedef logic [23:0] rgb_color_t;\n",
       "  \n",
       "  // Associative array: color name string -> RGB hex value\n",
       "  rgb_color_t color_dictionary[string];\n",
       "  \n",
       "  initial begin\n",
       "    // Populate the color dictionary with common colors\n",
       "    color_dictionary[\"red\"]     = 24'hFF0000;  // Red\n",
       "    color_dictionary[\"green\"]   = 24'h00FF00;  // Green  \n",
       "    color_dictionary[\"blue\"]    = 24'h0000FF;  // Blue\n",
       "    color_dictionary[\"white\"]   = 24'hFFFFFF;  // White\n",
       "    color_dictionary[\"black\"]   = 24'h000000;  // Black\n",
       "    color_dictionary[\"yellow\"]  = 24'hFFFF00;  // Yellow\n",
       "    color_dictionary[\"cyan\"]    = 24'h00FFFF;  // Cyan\n",
       "    color_dictionary[\"magenta\"] = 24'hFF00FF;  // Magenta\n",
       "    color_dictionary[\"orange\"]  = 24'hFFA500;  // Orange\n",
       "    color_dictionary[\"purple\"]  = 24'h800080;  // Purple\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Color Dictionary Initialized!\");\n",
       "    $display(\"Dictionary contains %0d colors\", color_dictionary.size());\n",
       "  end\n",
       "  \n",
       "  // Function to lookup color by name\n",
       "  function rgb_color_t lookup_color_by_name(string color_name);\n",
       "    if (|color_dictionary.exists(color_name)) begin\n",
       "      return color_dictionary[color_name];\n",
       "    end else begin\n",
       "      $display(\"Warning: Color '%s' not found in dictionary!\", color_name);\n",
       "      return 24'h000000; // Return black as default\n",
       "    end\n",
       "  endfunction\n",
       "  \n",
       "  // Function to display all colors in dictionary\n",
       "  function void display_all_colors();\n",
       "    string color_name;\n",
       "    rgb_color_t rgb_value;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Color Dictionary Contents ===\");\n",
       "    if (|color_dictionary.first(color_name)) begin\n",
       "      do begin\n",
       "        rgb_value = color_dictionary[color_name];\n",
       "        $display(\"%-8s -> #%06X\", color_name, rgb_value);\n",
       "      end while (|color_dictionary.next(color_name));\n",
       "    end\n",
       "    $display(\"=================================\");\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_lookup_dictionary_testbench.sv\n",
       "module color_lookup_dictionary_testbench;\n",
       "  // Instantiate the color dictionary design under test\n",
       "  color_lookup_dictionary COLOR_DICT_INSTANCE();\n",
       "  \n",
       "  // Test variables\n",
       "  logic [23:0] retrieved_color;\n",
       "  string test_colors[] = {\"red\", \"blue\", \"yellow\", \"pink\", \"green\"};\n",
       "  \n",
       "  initial begin\n",
       "    // Setup wave dump\n",
       "    $dumpfile(\"color_lookup_dictionary_testbench.vcd\");\n",
       "    $dumpvars(0, color_lookup_dictionary_testbench);\n",
       "    \n",
       "    // Wait for dictionary initialization\n",
       "    #2;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Starting Color Dictionary Tests...\");\n",
       "    \n",
       "    // Display all available colors\n",
       "    COLOR_DICT_INSTANCE.display_all_colors();\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Color Lookup Tests ===\");\n",
       "    \n",
       "    // Test color lookups\n",
       "    foreach (test_colors[i]) begin\n",
       "      retrieved_color = COLOR_DICT_INSTANCE.lookup_color_by_name(\n",
       "                                                            test_colors[i]);\n",
       "      if (|COLOR_DICT_INSTANCE.color_dictionary.exists(test_colors[i])) begin\n",
       "        $display(\"Found '%s' -> #%06X\", test_colors[i], retrieved_color);\n",
       "      end else begin\n",
       "        $display(\"'%s' not found, returned default: #%06X\", \n",
       "                 test_colors[i], retrieved_color);\n",
       "      end\n",
       "      #1;\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Adding New Colors ===\");\n",
       "    \n",
       "    // Add new colors to dictionary during simulation\n",
       "    COLOR_DICT_INSTANCE.color_dictionary[\"pink\"] = 24'hFFC0CB;\n",
       "    COLOR_DICT_INSTANCE.color_dictionary[\"lime\"] = 24'h00FF00;\n",
       "    \n",
       "    $display(\"Added 'pink' and 'lime' to dictionary\");\n",
       "    $display(\"Dictionary now contains %0d colors\", \n",
       "             COLOR_DICT_INSTANCE.color_dictionary.size());\n",
       "    \n",
       "    // Test newly added colors\n",
       "    retrieved_color = COLOR_DICT_INSTANCE.lookup_color_by_name(\"pink\");\n",
       "    $display(\"Found 'pink' -> #%06X\", retrieved_color);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Hello from color dictionary testbench!\");\n",
       "    $display();\n",
       "    \n",
       "    #5;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Color Dictionary Initialized!\n",
      "Dictionary contains 10 colors\n",
      "\n",
      "Starting Color Dictionary Tests...\n",
      "\n",
      "=== Color Dictionary Contents ===\n",
      "black    -> #0\n",
      "blue     -> #ff\n",
      "cyan     -> #ffff\n",
      "green    -> #ff00\n",
      "magenta  -> #ff00ff\n",
      "orange   -> #ffa500\n",
      "purple   -> #800080\n",
      "red      -> #ff0000\n",
      "white    -> #ffffff\n",
      "yellow   -> #ffff00\n",
      "=================================\n",
      "\n",
      "=== Color Lookup Tests ===\n",
      "Found 'red' -> #ff0000\n",
      "Found 'blue' -> #0000ff\n",
      "Found 'yellow' -> #ffff00\n",
      "Warning: Color 'pink' not found in dictionary!\n",
      "'pink' not found, returned default: #000000\n",
      "Found 'green' -> #00ff00\n",
      "\n",
      "=== Adding New Colors ===\n",
      "Added 'pink' and 'lime' to dictionary\n",
      "Dictionary now contains 12 colors\n",
      "Found 'pink' -> #ffc0cb\n",
      "\n",
      "Hello from color dictionary testbench!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_5__color_code_dictionary/obj_dir directory...\n",
      "Chapter_8_examples/example_5__color_code_dictionary/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_5__color_code_dictionary/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2b3e4566",
   "metadata": {},
   "source": [
    "### **Example 6: Sparse Memory Model**\n",
    "Demonstrates using associative arrays to model memory where only some addresses contain data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "75abcbbf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// sparse_memory_controller.sv\n",
       "module sparse_memory_controller ();\n",
       "\n",
       "  // Sparse memory using associative array - only stores written addresses\n",
       "  logic [31:0] sparse_memory_data [logic [31:0]];\n",
       "  \n",
       "  // Memory interface signals\n",
       "  logic [31:0] memory_address;\n",
       "  logic [31:0] write_data;\n",
       "  logic [31:0] read_data;\n",
       "  logic        write_enable;\n",
       "  logic        read_enable;\n",
       "  logic        data_valid;\n",
       "\n",
       "  // Keep track of written addresses using a separate array\n",
       "  logic written_addresses [logic [31:0]];\n",
       "\n",
       "  // Memory write operation - triggered by write_enable\n",
       "  always @(posedge write_enable) begin\n",
       "    if (write_enable) begin\n",
       "      sparse_memory_data[memory_address] = write_data;\n",
       "      written_addresses[memory_address] = 1'b1;\n",
       "      $display(\"WRITE: Address 0x%08h = 0x%08h\", \n",
       "               memory_address, write_data);\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Memory read operation - combinational read\n",
       "  always_comb begin\n",
       "    read_data = 32'hzzzz_zzzz;\n",
       "    data_valid = 1'b0;\n",
       "    \n",
       "    if (read_enable) begin\n",
       "      if (written_addresses[memory_address] == 1'b1) begin\n",
       "        read_data = sparse_memory_data[memory_address];\n",
       "        data_valid = 1'b1;\n",
       "      end else begin\n",
       "        read_data = 32'h0000_0000;  // Default value for unwritten addresses\n",
       "        data_valid = 1'b0;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Display memory statistics\n",
       "  task automatic display_memory_statistics();\n",
       "    int used_addresses;\n",
       "    \n",
       "    used_addresses = 0;\n",
       "    \n",
       "    // Count used addresses\n",
       "    foreach (written_addresses[addr]) begin\n",
       "      if (written_addresses[addr] == 1'b1) begin\n",
       "        used_addresses++;\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display(\"Memory Statistics: %0d addresses in use\", used_addresses);\n",
       "    \n",
       "    // Show all stored addresses\n",
       "    if (used_addresses > 0) begin\n",
       "      $display(\"Stored addresses:\");\n",
       "      foreach (written_addresses[addr]) begin\n",
       "        if (written_addresses[addr] == 1'b1) begin\n",
       "          $display(\"  0x%08h: 0x%08h\", addr, sparse_memory_data[addr]);\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// sparse_memory_controller_testbench.sv\n",
       "module sparse_memory_testbench;\n",
       "\n",
       "  // Instantiate the sparse memory controller\n",
       "  sparse_memory_controller memory_controller_instance();\n",
       "\n",
       "  // Test addresses - sparse pattern to demonstrate efficiency\n",
       "  logic [31:0] test_addresses [5] = '{\n",
       "    32'h0000_1000,  // Low address\n",
       "    32'h8000_0000,  // High address  \n",
       "    32'hFFFF_F000,  // Very high address\n",
       "    32'h0000_2000,  // Another low address\n",
       "    32'h4000_0000   // Mid-range address\n",
       "  };\n",
       "\n",
       "  logic [31:0] test_data [5] = '{\n",
       "    32'hDEAD_BEEF,\n",
       "    32'hCAFE_BABE,\n",
       "    32'h1234_5678,\n",
       "    32'hABCD_EF00,\n",
       "    32'h5555_AAAA\n",
       "  };\n",
       "\n",
       "  // Unwritten test addresses\n",
       "  logic [31:0] unwritten_addresses [3] = '{\n",
       "    32'h0000_0500,  // Between written addresses\n",
       "    32'h9000_0000,  // High unwritten address\n",
       "    32'h0000_0000   // Very low address\n",
       "  };\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"sparse_memory_testbench.vcd\");\n",
       "    $dumpvars(0, sparse_memory_testbench);\n",
       "\n",
       "    $display(\"=== Sparse Memory Model Demonstration ===\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize control signals\n",
       "    memory_controller_instance.write_enable = 1'b0;\n",
       "    memory_controller_instance.read_enable = 1'b0;\n",
       "    memory_controller_instance.memory_address = 32'h0000_0000;\n",
       "    memory_controller_instance.write_data = 32'h0000_0000;\n",
       "\n",
       "    #10;\n",
       "\n",
       "    // Phase 1: Write data to sparse addresses\n",
       "    $display(\"Phase 1: Writing to sparse memory addresses\");\n",
       "    for (int i = 0; i < 5; i++) begin\n",
       "      #10;\n",
       "      memory_controller_instance.memory_address = test_addresses[i];\n",
       "      memory_controller_instance.write_data = test_data[i];\n",
       "      memory_controller_instance.read_enable = 1'b0;\n",
       "      #1;\n",
       "      memory_controller_instance.write_enable = 1'b1;\n",
       "      #1;\n",
       "      memory_controller_instance.write_enable = 1'b0;\n",
       "      #1;\n",
       "    end\n",
       "\n",
       "    #10;\n",
       "    $display();\n",
       "    memory_controller_instance.display_memory_statistics();\n",
       "    $display();\n",
       "\n",
       "    // Phase 2: Read from written addresses\n",
       "    $display(\"Phase 2: Reading from written addresses\");\n",
       "    for (int i = 0; i < 5; i++) begin\n",
       "      #10;\n",
       "      memory_controller_instance.memory_address = test_addresses[i];\n",
       "      memory_controller_instance.write_enable = 1'b0;\n",
       "      memory_controller_instance.read_enable = 1'b1;\n",
       "      #1;\n",
       "      $display(\"READ:  Address 0x%08h = 0x%08h (VALID)\", \n",
       "               test_addresses[i], memory_controller_instance.read_data);\n",
       "      memory_controller_instance.read_enable = 1'b0;\n",
       "      #1;\n",
       "    end\n",
       "\n",
       "    #10;\n",
       "    $display();\n",
       "\n",
       "    // Phase 3: Read from unwritten addresses\n",
       "    $display(\"Phase 3: Reading from uninitialized addresses\");\n",
       "\n",
       "    for (int i = 0; i < 3; i++) begin\n",
       "      #10;\n",
       "      memory_controller_instance.memory_address = unwritten_addresses[i];\n",
       "      memory_controller_instance.write_enable = 1'b0;\n",
       "      memory_controller_instance.read_enable = 1'b1;\n",
       "      #1;\n",
       "      $display(\"READ:  Address 0x%08h = 0x%08h (UNINITIALIZED)\", \n",
       "               unwritten_addresses[i], memory_controller_instance.read_data);\n",
       "      memory_controller_instance.read_enable = 1'b0;\n",
       "      #1;\n",
       "    end\n",
       "\n",
       "    #10;\n",
       "    $display();\n",
       "    $display(\"=== Test Complete ===\");\n",
       "    $display(\"Sparse memory model efficiently stores only 5 addresses\");\n",
       "    $display();\n",
       "\n",
       "    #50;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Sparse Memory Model Demonstration ===\n",
      "\n",
      "Phase 1: Writing to sparse memory addresses\n",
      "WRITE: Address 0x00001000 = 0xdeadbeef\n",
      "WRITE: Address 0x80000000 = 0xcafebabe\n",
      "WRITE: Address 0xfffff000 = 0x12345678\n",
      "WRITE: Address 0x00002000 = 0xabcdef00\n",
      "WRITE: Address 0x40000000 = 0x5555aaaa\n",
      "\n",
      "Memory Statistics: 5 addresses in use\n",
      "Stored addresses:\n",
      "  0x00001000: 0xdeadbeef\n",
      "  0x00002000: 0xabcdef00\n",
      "  0x40000000: 0x5555aaaa\n",
      "  0x80000000: 0xcafebabe\n",
      "  0xfffff000: 0x12345678\n",
      "\n",
      "Phase 2: Reading from written addresses\n",
      "READ:  Address 0x00001000 = 0xdeadbeef (VALID)\n",
      "READ:  Address 0x80000000 = 0xcafebabe (VALID)\n",
      "READ:  Address 0xfffff000 = 0x12345678 (VALID)\n",
      "READ:  Address 0x00002000 = 0xabcdef00 (VALID)\n",
      "READ:  Address 0x40000000 = 0x5555aaaa (VALID)\n",
      "\n",
      "Phase 3: Reading from uninitialized addresses\n",
      "READ:  Address 0x00000500 = 0x5555aaaa (UNINITIALIZED)\n",
      "READ:  Address 0x90000000 = 0x5555aaaa (UNINITIALIZED)\n",
      "READ:  Address 0x00000000 = 0x5555aaaa (UNINITIALIZED)\n",
      "\n",
      "=== Test Complete ===\n",
      "Sparse memory model efficiently stores only 5 addresses\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_6__sparse_memory_model/obj_dir directory...\n",
      "Chapter_8_examples/example_6__sparse_memory_model/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_6__sparse_memory_model/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f6c7df0b",
   "metadata": {},
   "source": [
    "## Queues\n",
    "\n",
    "Queues are ordered collections that allow insertion and deletion at both ends, making them perfect for FIFO and LIFO operations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac36a7e1",
   "metadata": {},
   "source": [
    "### Basic Queue Operations\n",
    "\n",
    "```systemverilog\n",
    "module queue_operations;\n",
    "    int data_queue[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Push elements to back\n",
    "        data_queue.push_back(10);\n",
    "        data_queue.push_back(20);\n",
    "        data_queue.push_back(30);\n",
    "        \n",
    "        // Push elements to front\n",
    "        data_queue.push_front(5);\n",
    "        \n",
    "        $display(\"Queue after pushes: %p\", data_queue);\n",
    "        $display(\"Queue size: %0d\", data_queue.size());\n",
    "        \n",
    "        // Pop elements\n",
    "        int front_val = data_queue.pop_front();\n",
    "        int back_val = data_queue.pop_back();\n",
    "        \n",
    "        $display(\"Popped front: %0d, back: %0d\", front_val, back_val);\n",
    "        $display(\"Queue after pops: %p\", data_queue);\n",
    "        \n",
    "        // Insert at specific position\n",
    "        data_queue.insert(1, 15);\n",
    "        $display(\"After insert at index 1: %p\", data_queue);\n",
    "        \n",
    "        // Delete from specific position\n",
    "        data_queue.delete(0);\n",
    "        $display(\"After delete index 0: %p\", data_queue);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a92e3d98",
   "metadata": {},
   "source": [
    "### Advanced Queue Methods\n",
    "\n",
    "```systemverilog\n",
    "module advanced_queue_methods;\n",
    "    string cmd_queue[$];\n",
    "    int numbers[$] = {1, 2, 3, 4, 5, 2, 6, 2, 7};\n",
    "    \n",
    "    initial begin\n",
    "        // Queue manipulation\n",
    "        cmd_queue = {\"read\", \"write\", \"execute\", \"read\", \"delete\"};\n",
    "        \n",
    "        $display(\"Original queue: %p\", cmd_queue);\n",
    "        \n",
    "        // Find operations\n",
    "        int index[$] = cmd_queue.find_index with (item == \"read\");\n",
    "        $display(\"Indices with 'read': %p\", index);\n",
    "        \n",
    "        string first_read[$] = cmd_queue.find_first with (item == \"read\");\n",
    "        $display(\"First 'read' command: %p\", first_read);\n",
    "        \n",
    "        // Working with numbers\n",
    "        $display(\"Numbers: %p\", numbers);\n",
    "        \n",
    "        // Find all occurrences of 2\n",
    "        int twos[$] = numbers.find with (item == 2);\n",
    "        $display(\"All 2's: %p\", twos);\n",
    "        \n",
    "        // Find numbers greater than 4\n",
    "        int big_nums[$] = numbers.find with (item > 4);\n",
    "        $display(\"Numbers > 4: %p\", big_nums);\n",
    "        \n",
    "        // Reverse the queue\n",
    "        numbers.reverse();\n",
    "        $display(\"Reversed: %p\", numbers);\n",
    "        \n",
    "        // Sort the queue\n",
    "        numbers.sort();\n",
    "        $display(\"Sorted: %p\", numbers);\n",
    "        \n",
    "        // Shuffle the queue\n",
    "        numbers.shuffle();\n",
    "        $display(\"Shuffled: %p\", numbers);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b99b51dc",
   "metadata": {},
   "source": [
    "### **Example 7: FIFO Buffer**\n",
    "Simple first-in-first-out queue showing push_back() and pop_front() operations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "3ed2beac",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fifo_buffer_design.sv\n",
       "module simple_fifo_buffer #(\n",
       "  parameter DATA_WIDTH = 8,\n",
       "  parameter FIFO_DEPTH = 4\n",
       ")(\n",
       "  input  logic                  clock_signal,\n",
       "  input  logic                  reset_signal,\n",
       "  input  logic                  push_enable,\n",
       "  input  logic                  pop_enable,\n",
       "  input  logic [DATA_WIDTH-1:0] data_input,\n",
       "  output logic [DATA_WIDTH-1:0] data_output,\n",
       "  output logic                  fifo_empty_flag,\n",
       "  output logic                  fifo_full_flag\n",
       ");\n",
       "\n",
       "  // Internal FIFO storage array\n",
       "  logic [DATA_WIDTH-1:0] fifo_memory [0:FIFO_DEPTH-1];\n",
       "  \n",
       "  // Pointers for head and tail of FIFO\n",
       "  logic [$clog2(FIFO_DEPTH):0] write_pointer;\n",
       "  logic [$clog2(FIFO_DEPTH):0] read_pointer;\n",
       "  logic [$clog2(FIFO_DEPTH):0] data_count;\n",
       "\n",
       "  // Status flags\n",
       "  assign fifo_empty_flag = (data_count == 0);\n",
       "  assign fifo_full_flag  = (data_count == FIFO_DEPTH);\n",
       "\n",
       "  // Output data from read pointer location\n",
       "  assign data_output = fifo_memory[read_pointer[1:0]];\n",
       "\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      write_pointer <= 0;\n",
       "      read_pointer  <= 0;\n",
       "      data_count    <= 0;\n",
       "    end\n",
       "    else begin\n",
       "      // Push operation (push_back)\n",
       "      if (push_enable && !fifo_full_flag) begin\n",
       "        fifo_memory[write_pointer[1:0]] <= data_input;\n",
       "        write_pointer <= write_pointer + 1;\n",
       "        data_count    <= data_count + 1;\n",
       "        $display(\"FIFO: Pushed data 0x%02x, count=%0d\", \n",
       "                 data_input, data_count + 1);\n",
       "      end\n",
       "      \n",
       "      // Pop operation (pop_front)\n",
       "      if (pop_enable && !fifo_empty_flag) begin\n",
       "        read_pointer <= read_pointer + 1;\n",
       "        data_count   <= data_count - 1;\n",
       "        $display(\"FIFO: Popped data 0x%02x, count=%0d\", \n",
       "                 data_output, data_count - 1);\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fifo_buffer_design_testbench.sv\n",
       "module fifo_buffer_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic        clock_signal;\n",
       "  logic        reset_signal;\n",
       "  logic        push_enable;\n",
       "  logic        pop_enable;\n",
       "  logic [7:0]  data_input;\n",
       "  logic [7:0]  data_output;\n",
       "  logic        fifo_empty_flag;\n",
       "  logic        fifo_full_flag;\n",
       "\n",
       "  // Instantiate the FIFO buffer design under test\n",
       "  simple_fifo_buffer #(\n",
       "    .DATA_WIDTH(8),\n",
       "    .FIFO_DEPTH(4)\n",
       "  ) FIFO_BUFFER_INSTANCE (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .push_enable(push_enable),\n",
       "    .pop_enable(pop_enable),\n",
       "    .data_input(data_input),\n",
       "    .data_output(data_output),\n",
       "    .fifo_empty_flag(fifo_empty_flag),\n",
       "    .fifo_full_flag(fifo_full_flag)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  always #5 clock_signal = ~clock_signal;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"fifo_buffer_testbench.vcd\");\n",
       "    $dumpvars(0, fifo_buffer_testbench);\n",
       "\n",
       "    // Initialize all signals\n",
       "    clock_signal = 0;\n",
       "    reset_signal = 1;\n",
       "    push_enable  = 0;\n",
       "    pop_enable   = 0;\n",
       "    data_input   = 8'h00;\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== FIFO Buffer Test Starting ===\");\n",
       "    \n",
       "    // Release reset\n",
       "    #10 reset_signal = 0;\n",
       "    #10;\n",
       "\n",
       "    // Test push_back operations (filling FIFO)\n",
       "    $display(\"\\n--- Testing push_back operations ---\");\n",
       "    push_data_to_fifo(8'hAA);\n",
       "    push_data_to_fifo(8'hBB);\n",
       "    push_data_to_fifo(8'hCC);\n",
       "    push_data_to_fifo(8'hDD);\n",
       "    \n",
       "    // Try to push when full\n",
       "    $display(\"\\n--- Testing push when FIFO is full ---\");\n",
       "    push_data_to_fifo(8'hEE);\n",
       "\n",
       "    // Test pop_front operations (emptying FIFO)\n",
       "    $display(\"\\n--- Testing pop_front operations ---\");\n",
       "    pop_data_from_fifo();\n",
       "    pop_data_from_fifo();\n",
       "    pop_data_from_fifo();\n",
       "    pop_data_from_fifo();\n",
       "    \n",
       "    // Try to pop when empty\n",
       "    $display(\"\\n--- Testing pop when FIFO is empty ---\");\n",
       "    pop_data_from_fifo();\n",
       "\n",
       "    // Test mixed push and pop operations\n",
       "    $display(\"\\n--- Testing mixed push/pop operations ---\");\n",
       "    push_data_to_fifo(8'h11);\n",
       "    push_data_to_fifo(8'h22);\n",
       "    pop_data_from_fifo();\n",
       "    push_data_to_fifo(8'h33);\n",
       "    pop_data_from_fifo();\n",
       "    pop_data_from_fifo();\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== FIFO Buffer Test Complete ===\");\n",
       "    $display();\n",
       "    \n",
       "    #20 $finish;\n",
       "  end\n",
       "\n",
       "  // Task for push_back operation\n",
       "  task push_data_to_fifo(input [7:0] test_data);\n",
       "    data_input  = test_data;\n",
       "    push_enable = 1;\n",
       "    #10;\n",
       "    push_enable = 0;\n",
       "    #10;\n",
       "  endtask\n",
       "\n",
       "  // Task for pop_front operation  \n",
       "  task pop_data_from_fifo();\n",
       "    pop_enable = 1;\n",
       "    #10;\n",
       "    pop_enable = 0;\n",
       "    #10;\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== FIFO Buffer Test Starting ===\n",
      "\n",
      "--- Testing push_back operations ---\n",
      "FIFO: Pushed data 0xaa, count=1\n",
      "FIFO: Pushed data 0xbb, count=2\n",
      "FIFO: Pushed data 0xcc, count=3\n",
      "FIFO: Pushed data 0xdd, count=4\n",
      "\n",
      "--- Testing push when FIFO is full ---\n",
      "\n",
      "--- Testing pop_front operations ---\n",
      "FIFO: Popped data 0xaa, count=3\n",
      "FIFO: Popped data 0xbb, count=2\n",
      "FIFO: Popped data 0xcc, count=1\n",
      "FIFO: Popped data 0xdd, count=0\n",
      "\n",
      "--- Testing pop when FIFO is empty ---\n",
      "\n",
      "--- Testing mixed push/pop operations ---\n",
      "FIFO: Pushed data 0x11, count=1\n",
      "FIFO: Pushed data 0x22, count=2\n",
      "FIFO: Popped data 0x11, count=1\n",
      "FIFO: Pushed data 0x33, count=2\n",
      "FIFO: Popped data 0x22, count=1\n",
      "FIFO: Popped data 0x33, count=0\n",
      "\n",
      "=== FIFO Buffer Test Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_7__fifo_buffer/obj_dir directory...\n",
      "Chapter_8_examples/example_7__fifo_buffer/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_7__fifo_buffer/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "525f4b8b",
   "metadata": {},
   "source": [
    "### **Example 8: Command Queue**\n",
    "Queue storing text commands that can be added to either end and processed in order."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "f4946729",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// command_queue_processor.sv\n",
       "module command_queue_processor #(\n",
       "    parameter QUEUE_DEPTH = 8,\n",
       "    parameter CMD_WIDTH = 64  // 8 characters * 8 bits each\n",
       ") (\n",
       "    input  logic                    clock,\n",
       "    input  logic                    reset_n,\n",
       "    input  logic                    push_front_enable,\n",
       "    input  logic                    push_back_enable,\n",
       "    input  logic                    pop_enable,\n",
       "    input  logic [CMD_WIDTH-1:0]    command_data_in,\n",
       "    output logic [CMD_WIDTH-1:0]    command_data_out,\n",
       "    output logic                    queue_empty,\n",
       "    output logic                    queue_full\n",
       ");\n",
       "\n",
       "    // Internal queue storage\n",
       "    logic [CMD_WIDTH-1:0] command_queue [0:QUEUE_DEPTH-1];\n",
       "    logic [$clog2(QUEUE_DEPTH)-1:0] front_pointer;\n",
       "    logic [$clog2(QUEUE_DEPTH)-1:0] back_pointer;\n",
       "    logic [$clog2(QUEUE_DEPTH):0] queue_count;\n",
       "\n",
       "    // Status signals\n",
       "    assign queue_empty = (queue_count == 0);\n",
       "    assign queue_full = (queue_count == QUEUE_DEPTH);\n",
       "    assign command_data_out = queue_empty ? '0 : \n",
       "                             command_queue[front_pointer];\n",
       "\n",
       "    always_ff @(posedge clock or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            front_pointer <= 0;\n",
       "            back_pointer <= 0;\n",
       "            queue_count <= 0;\n",
       "            for (int i = 0; i < QUEUE_DEPTH; i++) begin\n",
       "                command_queue[i] <= '0;\n",
       "            end\n",
       "        end else begin\n",
       "            // Handle push to front\n",
       "            if (push_front_enable && !queue_full) begin\n",
       "                if (front_pointer == 0) begin\n",
       "                    front_pointer <= $clog2(QUEUE_DEPTH)'(QUEUE_DEPTH - 1);\n",
       "                end else begin\n",
       "                    front_pointer <= front_pointer - 1;\n",
       "                end\n",
       "                command_queue[front_pointer == 0 ? QUEUE_DEPTH-1 : \n",
       "                             front_pointer-1] <= command_data_in;\n",
       "                queue_count <= queue_count + 1;\n",
       "            end\n",
       "            // Handle push to back\n",
       "            else if (push_back_enable && !queue_full) begin\n",
       "                command_queue[back_pointer] <= command_data_in;\n",
       "                if (back_pointer == $clog2(QUEUE_DEPTH)'(QUEUE_DEPTH - 1)) begin\n",
       "                    back_pointer <= 0;\n",
       "                end else begin\n",
       "                    back_pointer <= back_pointer + 1;\n",
       "                end\n",
       "                queue_count <= queue_count + 1;\n",
       "            end\n",
       "            // Handle pop from front\n",
       "            else if (pop_enable && !queue_empty) begin\n",
       "                if (front_pointer == $clog2(QUEUE_DEPTH)'(QUEUE_DEPTH - 1)) begin\n",
       "                    front_pointer <= 0;\n",
       "                end else begin\n",
       "                    front_pointer <= front_pointer + 1;\n",
       "                end\n",
       "                queue_count <= queue_count - 1;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Display current command when it changes\n",
       "    always @(command_data_out) begin\n",
       "        if (!queue_empty && command_data_out != 0) begin\n",
       "            $display(\"Processing command: %s\", command_data_out);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// command_queue_processor_testbench.sv\n",
       "module command_queue_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic                   test_clock;\n",
       "    logic                   test_reset_n;\n",
       "    logic                   test_push_front_enable;\n",
       "    logic                   test_push_back_enable;\n",
       "    logic                   test_pop_enable;\n",
       "    logic [63:0]           test_command_data_in;\n",
       "    logic [63:0]           test_command_data_out;\n",
       "    logic                   test_queue_empty;\n",
       "    logic                   test_queue_full;\n",
       "\n",
       "    // Instantiate design under test\n",
       "    command_queue_processor COMMAND_QUEUE_INSTANCE (\n",
       "        .clock(test_clock),\n",
       "        .reset_n(test_reset_n),\n",
       "        .push_front_enable(test_push_front_enable),\n",
       "        .push_back_enable(test_push_back_enable),\n",
       "        .pop_enable(test_pop_enable),\n",
       "        .command_data_in(test_command_data_in),\n",
       "        .command_data_out(test_command_data_out),\n",
       "        .queue_empty(test_queue_empty),\n",
       "        .queue_full(test_queue_full)\n",
       "    );\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        test_clock = 0;\n",
       "        forever #5 test_clock = ~test_clock;  // 10ns period\n",
       "    end\n",
       "\n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"command_queue_testbench.vcd\");\n",
       "        $dumpvars(0, command_queue_testbench);\n",
       "\n",
       "        // Initialize signals\n",
       "        test_reset_n = 0;\n",
       "        test_push_front_enable = 0;\n",
       "        test_push_back_enable = 0;\n",
       "        test_pop_enable = 0;\n",
       "        test_command_data_in = 0;\n",
       "\n",
       "        $display(\"=== Command Queue Processor Test ===\");\n",
       "        $display();\n",
       "\n",
       "        // Release reset\n",
       "        #20 test_reset_n = 1;\n",
       "        #10;\n",
       "\n",
       "        // Test 1: Add commands to back of queue\n",
       "        $display(\"Test 1: Adding commands to back of queue\");\n",
       "        add_command_to_back(64'h4D4F56450000_0000);  // \"MOVE\"\n",
       "        add_command_to_back(64'h5475726E0000_0000);  // \"Turn\"\n",
       "        add_command_to_back(64'h53746F7000000000);   // \"Stop\"\n",
       "        #10;\n",
       "\n",
       "        // Test 2: Process commands in order\n",
       "        $display(\"Test 2: Processing commands in FIFO order\");\n",
       "        process_next_command();\n",
       "        process_next_command();\n",
       "        process_next_command();\n",
       "        #10;\n",
       "\n",
       "        // Test 3: Add urgent commands to front\n",
       "        $display(\"Test 3: Adding urgent commands to front\");\n",
       "        add_command_to_back(64'h536C6F7700000000);   // \"Slow\"\n",
       "        add_command_to_front(64'h4272616B65000000);  // \"Brake\"\n",
       "        add_command_to_front(64'h555247454E540000);  // \"URGENT\"\n",
       "        #10;\n",
       "\n",
       "        // Test 4: Process mixed priority commands\n",
       "        $display(\"Test 4: Processing mixed priority commands\");\n",
       "        process_next_command();  // Should be URGENT\n",
       "        process_next_command();  // Should be Brake\n",
       "        process_next_command();  // Should be Slow\n",
       "        #10;\n",
       "\n",
       "        // Test 5: Fill queue to capacity\n",
       "        $display(\"Test 5: Testing queue capacity\");\n",
       "        repeat(8) begin\n",
       "            add_command_to_back(64'h46554C4C00000000);  // \"FULL\"\n",
       "        end\n",
       "        $display(\"Queue full status: %b\", test_queue_full);\n",
       "        #10;\n",
       "\n",
       "        // Test 6: Empty the queue\n",
       "        $display(\"Test 6: Emptying the queue\");\n",
       "        repeat(8) begin\n",
       "            process_next_command();\n",
       "        end\n",
       "        $display(\"Queue empty status: %b\", test_queue_empty);\n",
       "        #20;\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== Command Queue Test Complete ===\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Helper task to add command to back\n",
       "    task add_command_to_back(input [63:0] cmd_data);\n",
       "        begin\n",
       "            test_command_data_in = cmd_data;\n",
       "            test_push_back_enable = 1;\n",
       "            @(posedge test_clock);\n",
       "            test_push_back_enable = 0;\n",
       "            test_command_data_in = 0;\n",
       "            $display(\"Added command to back of queue\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Helper task to add urgent command to front\n",
       "    task add_command_to_front(input [63:0] cmd_data);\n",
       "        begin\n",
       "            test_command_data_in = cmd_data;\n",
       "            test_push_front_enable = 1;\n",
       "            @(posedge test_clock);\n",
       "            test_push_front_enable = 0;\n",
       "            test_command_data_in = 0;\n",
       "            $display(\"Added urgent command to front of queue\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Helper task to process next command\n",
       "    task process_next_command();\n",
       "        begin\n",
       "            if (!test_queue_empty) begin\n",
       "                test_pop_enable = 1;\n",
       "                @(posedge test_clock);\n",
       "                test_pop_enable = 0;\n",
       "                $display(\"Processed and removed command from queue\");\n",
       "            end else begin\n",
       "                $display(\"Cannot process: Queue is empty\");\n",
       "            end\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Command Queue Processor Test ===\n",
      "\n",
      "Test 1: Adding commands to back of queue\n",
      "Added command to back of queue\n",
      "Processing command: Turn\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Test 2: Processing commands in FIFO order\n",
      "Processing command: Stop\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Cannot process: Queue is empty\n",
      "Test 3: Adding urgent commands to front\n",
      "Processing command: Slow\n",
      "Added command to back of queue\n",
      "Processing command: Brake\n",
      "Added urgent command to front of queue\n",
      "Processing command: URGENT\n",
      "Added urgent command to front of queue\n",
      "Test 4: Processing mixed priority commands\n",
      "Processing command: Brake\n",
      "Processed and removed command from queue\n",
      "Processing command: Slow\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Test 5: Testing queue capacity\n",
      "Processing command: FULL\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Added command to back of queue\n",
      "Queue full status: 1\n",
      "Test 6: Emptying the queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Processed and removed command from queue\n",
      "Queue empty status: 1\n",
      "\n",
      "=== Command Queue Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_8__command_queue/obj_dir directory...\n",
      "Chapter_8_examples/example_8__command_queue/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_8__command_queue/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "40f6ff24",
   "metadata": {},
   "source": [
    "### **Example 9: Number Sorting**\n",
    "Using queue methods to find, sort, and shuffle a collection of numbers."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "1588c2fa",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// number_sorting_processor.sv\n",
       "module number_sorting_processor ();               // Design under test\n",
       "  \n",
       "  // Queue to hold our collection of numbers\n",
       "  int number_collection[$];\n",
       "  int sorted_numbers[$];\n",
       "  int temp_value;\n",
       "  int i, j;\n",
       "  int collection_size;\n",
       "  \n",
       "  initial begin\n",
       "    $display();                                    // Display empty line\n",
       "    $display(\"Number Sorting Processor Started!\");\n",
       "    \n",
       "    // Initialize collection with some numbers\n",
       "    number_collection.push_back(45);\n",
       "    number_collection.push_back(12);\n",
       "    number_collection.push_back(78);\n",
       "    number_collection.push_back(23);\n",
       "    number_collection.push_back(56);\n",
       "    number_collection.push_back(34);\n",
       "    \n",
       "    $display(\"Original collection size: %0d\", number_collection.size());\n",
       "    $display(\"Original numbers:\");\n",
       "    for (i = 0; i < number_collection.size(); i++) begin\n",
       "      $display(\"  Position %0d: %0d\", i, number_collection[i]);\n",
       "    end\n",
       "    \n",
       "    // Find maximum number manually\n",
       "    temp_value = number_collection[0];\n",
       "    for (i = 1; i < number_collection.size(); i++) begin\n",
       "      if (number_collection[i] > temp_value) begin\n",
       "        temp_value = number_collection[i];\n",
       "      end\n",
       "    end\n",
       "    $display(\"Maximum number found: %0d\", temp_value);\n",
       "    \n",
       "    // Find minimum number manually\n",
       "    temp_value = number_collection[0];\n",
       "    for (i = 1; i < number_collection.size(); i++) begin\n",
       "      if (number_collection[i] < temp_value) begin\n",
       "        temp_value = number_collection[i];\n",
       "      end\n",
       "    end\n",
       "    $display(\"Minimum number found: %0d\", temp_value);\n",
       "    \n",
       "    // Copy to sorted array for bubble sort\n",
       "    sorted_numbers = number_collection;\n",
       "    collection_size = sorted_numbers.size();\n",
       "    \n",
       "    // Bubble sort implementation (ascending order)\n",
       "    for (i = 0; i < collection_size - 1; i++) begin\n",
       "      for (j = 0; j < collection_size - i - 1; j++) begin\n",
       "        if (sorted_numbers[j] > sorted_numbers[j + 1]) begin\n",
       "          // Swap elements\n",
       "          temp_value = sorted_numbers[j];\n",
       "          sorted_numbers[j] = sorted_numbers[j + 1];\n",
       "          sorted_numbers[j + 1] = temp_value;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display(\"Sorted ascending:\");\n",
       "    for (i = 0; i < sorted_numbers.size(); i++) begin\n",
       "      $display(\"  Position %0d: %0d\", i, sorted_numbers[i]);\n",
       "    end\n",
       "    \n",
       "    // Reverse the sorted array for descending order\n",
       "    for (i = 0; i < collection_size / 2; i++) begin\n",
       "      temp_value = sorted_numbers[i];\n",
       "      sorted_numbers[i] = sorted_numbers[collection_size - 1 - i];\n",
       "      sorted_numbers[collection_size - 1 - i] = temp_value;\n",
       "    end\n",
       "    \n",
       "    $display(\"Sorted descending:\");\n",
       "    for (i = 0; i < sorted_numbers.size(); i++) begin\n",
       "      $display(\"  Position %0d: %0d\", i, sorted_numbers[i]);\n",
       "    end\n",
       "    \n",
       "    $display(\"Number Sorting Processing Complete!\");\n",
       "    $display();                                    // Display empty line\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// number_sorting_processor_testbench.sv\n",
       "module number_sorting_testbench;              // Testbench module\n",
       "  \n",
       "  // Instantiate design under test\n",
       "  number_sorting_processor SORTING_PROCESSOR_INSTANCE();  \n",
       "  \n",
       "  // Additional testbench variables for testing\n",
       "  int test_numbers[$];\n",
       "  int found_count;\n",
       "  int search_value;\n",
       "  int sum_result;\n",
       "  int temp_value;\n",
       "  int i;\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"number_sorting_testbench.vcd\");     // Specify VCD file\n",
       "    $dumpvars(0, number_sorting_testbench);        // Dump all variables\n",
       "    \n",
       "    #1;                                            // Wait for time unit\n",
       "    \n",
       "    $display(\"Hello from number sorting testbench!\");\n",
       "    $display();                                    // Display empty line\n",
       "    \n",
       "    // Test additional queue operations\n",
       "    test_numbers.push_back(100);\n",
       "    test_numbers.push_back(25);\n",
       "    test_numbers.push_back(75);\n",
       "    test_numbers.push_back(50);\n",
       "    test_numbers.push_back(75);  // Duplicate for testing\n",
       "    \n",
       "    $display(\"Test collection:\");\n",
       "    for (i = 0; i < test_numbers.size(); i++) begin\n",
       "      $display(\"  Element %0d: %0d\", i, test_numbers[i]);\n",
       "    end\n",
       "    \n",
       "    // Test finding specific values\n",
       "    search_value = 75;\n",
       "    found_count = 0;\n",
       "    $display(\"Searching for value: %0d\", search_value);\n",
       "    for (i = 0; i < test_numbers.size(); i++) begin\n",
       "      if (test_numbers[i] == search_value) begin\n",
       "        $display(\"  Found %0d at position %0d\", search_value, i);\n",
       "        found_count++;\n",
       "      end\n",
       "    end\n",
       "    $display(\"Total occurrences of %0d: %0d\", search_value, found_count);\n",
       "    \n",
       "    // Test finding numbers greater than threshold\n",
       "    search_value = 50;\n",
       "    found_count = 0;\n",
       "    $display(\"Numbers greater than %0d:\", search_value);\n",
       "    for (i = 0; i < test_numbers.size(); i++) begin\n",
       "      if (test_numbers[i] > search_value) begin\n",
       "        $display(\"  Found: %0d\", test_numbers[i]);\n",
       "        found_count++;\n",
       "      end\n",
       "    end\n",
       "    $display(\"Count of numbers > %0d: %0d\", search_value, found_count);\n",
       "    \n",
       "    // Test sum calculation\n",
       "    sum_result = 0;\n",
       "    for (i = 0; i < test_numbers.size(); i++) begin\n",
       "      sum_result += test_numbers[i];\n",
       "    end\n",
       "    $display(\"Sum of all numbers: %0d\", sum_result);\n",
       "    \n",
       "    // Test queue operations: pop and push\n",
       "    $display(\"Queue size before pop: %0d\", test_numbers.size());\n",
       "    if (test_numbers.size() > 0) begin\n",
       "      temp_value = test_numbers.pop_back();\n",
       "      $display(\"Popped value: %0d\", temp_value);\n",
       "      $display(\"Queue size after pop: %0d\", test_numbers.size());\n",
       "    end\n",
       "    \n",
       "    // Add new element\n",
       "    test_numbers.push_front(999);\n",
       "    $display(\"Added 999 to front, new size: %0d\", test_numbers.size());\n",
       "    $display(\"First element is now: %0d\", test_numbers[0]);\n",
       "    \n",
       "    $display();                                    // Display empty line\n",
       "    $display(\"Testbench verification completed!\");\n",
       "    \n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Number Sorting Processor Started!\n",
      "Original collection size: 6\n",
      "Original numbers:\n",
      "  Position 0: 45\n",
      "  Position 1: 12\n",
      "  Position 2: 78\n",
      "  Position 3: 23\n",
      "  Position 4: 56\n",
      "  Position 5: 34\n",
      "Maximum number found: 78\n",
      "Minimum number found: 12\n",
      "Sorted ascending:\n",
      "  Position 0: 12\n",
      "  Position 1: 23\n",
      "  Position 2: 34\n",
      "  Position 3: 45\n",
      "  Position 4: 56\n",
      "  Position 5: 78\n",
      "Sorted descending:\n",
      "  Position 0: 78\n",
      "  Position 1: 56\n",
      "  Position 2: 45\n",
      "  Position 3: 34\n",
      "  Position 4: 23\n",
      "  Position 5: 12\n",
      "Number Sorting Processing Complete!\n",
      "\n",
      "Hello from number sorting testbench!\n",
      "\n",
      "Test collection:\n",
      "  Element 0: 100\n",
      "  Element 1: 25\n",
      "  Element 2: 75\n",
      "  Element 3: 50\n",
      "  Element 4: 75\n",
      "Searching for value: 75\n",
      "  Found 75 at position 2\n",
      "  Found 75 at position 4\n",
      "Total occurrences of 75: 2\n",
      "Numbers greater than 50:\n",
      "  Found: 100\n",
      "  Found: 75\n",
      "  Found: 75\n",
      "Count of numbers > 50: 3\n",
      "Sum of all numbers: 325\n",
      "Queue size before pop: 5\n",
      "Popped value: 75\n",
      "Queue size after pop: 4\n",
      "Added 999 to front, new size: 5\n",
      "First element is now: 999\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_9__number_sorting/obj_dir directory...\n",
      "Chapter_8_examples/example_9__number_sorting/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_9__number_sorting/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54609de4",
   "metadata": {},
   "source": [
    "## Packed Arrays and Structures\n",
    "\n",
    "Packed arrays and structures allow you to group related data while maintaining bit-level access and efficient storage."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "986dc1cd",
   "metadata": {},
   "source": [
    "### Packed Arrays\n",
    "\n",
    "```systemverilog\n",
    "module packed_arrays;\n",
    "    // Packed array declarations\n",
    "    bit [7:0][3:0] nibble_array;  // 8 nibbles (4-bit each)\n",
    "    logic [3:0][7:0] byte_array;  // 4 bytes\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packed array\n",
    "        nibble_array = 32'hABCD_EF01;\n",
    "        \n",
    "        $display(\"Full array: 0x%08h\", nibble_array);\n",
    "        \n",
    "        // Access individual elements\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            $display(\"nibble_array[%0d] = 0x%h\", i, nibble_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Bit slicing\n",
    "        $display(\"Upper 16 bits: 0x%04h\", nibble_array[7:4]);\n",
    "        $display(\"Lower 16 bits: 0x%04h\", nibble_array[3:0]);\n",
    "        \n",
    "        // Byte-level access\n",
    "        byte_array = 32'h12345678;\n",
    "        $display(\"byte_array = 0x%08h\", byte_array);\n",
    "        \n",
    "        foreach(byte_array[i]) begin\n",
    "            $display(\"byte_array[%0d] = 0x%02h\", i, byte_array[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf00c585",
   "metadata": {},
   "source": [
    "### Packed Structures\n",
    "\n",
    "```systemverilog\n",
    "// Packed structure for CPU instruction\n",
    "typedef struct packed {\n",
    "    logic [5:0]  opcode;\n",
    "    logic [4:0]  rs;\n",
    "    logic [4:0]  rt;\n",
    "    logic [15:0] immediate;\n",
    "} cpu_instruction_t;\n",
    "\n",
    "// Packed union for different data interpretations\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] halfword [1:0];\n",
    "    logic [7:0]  byte [3:0];\n",
    "    cpu_instruction_t instruction;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_structures;\n",
    "    cpu_instruction_t instr;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Create instruction\n",
    "        instr.opcode = 6'b100011;    // Load word\n",
    "        instr.rs = 5'd1;             // Base register\n",
    "        instr.rt = 5'd2;             // Target register\n",
    "        instr.immediate = 16'h0100;  // Offset\n",
    "        \n",
    "        $display(\"Instruction fields:\");\n",
    "        $display(\"  Opcode: 0b%06b\", instr.opcode);\n",
    "        $display(\"  RS: %0d\", instr.rs);\n",
    "        $display(\"  RT: %0d\", instr.rt);\n",
    "        $display(\"  Immediate: 0x%04h\", instr.immediate);\n",
    "        $display(\"  Full instruction: 0x%08h\", instr);\n",
    "        \n",
    "        // Use union for different interpretations\n",
    "        data.word = 32'hDEADBEEF;\n",
    "        \n",
    "        $display(\"\\nUnion interpretations:\");\n",
    "        $display(\"  Word: 0x%08h\", data.word);\n",
    "        $display(\"  Halfwords: 0x%04h 0x%04h\", \n",
    "                 data.halfword[1], data.halfword[0]);\n",
    "        $display(\"  Bytes: 0x%02h 0x%02h 0x%02h 0x%02h\",\n",
    "                 data.byte[3], data.byte[2], data.byte[1], data.byte[0]);\n",
    "        \n",
    "        // Interpret as instruction\n",
    "        $display(\"  As instruction - Opcode: 0b%06b\", data.instruction.opcode);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "075c977b",
   "metadata": {},
   "source": [
    "### **Example 10: Byte Array Operations**\n",
    "Working with packed arrays as collections of bytes with bit-level access."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "6522c1ce",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// byte_array_processor.sv\n",
       "module byte_array_processor (\n",
       "  input  logic        clock,\n",
       "  input  logic        reset,\n",
       "  input  logic [31:0] data_word,           // 4-byte input word\n",
       "  input  logic [1:0]  byte_select,         // Select which byte to access\n",
       "  input  logic        write_enable,        // Enable write operation\n",
       "  output logic [7:0]  selected_byte,       // Output selected byte\n",
       "  output logic        byte_parity,         // Parity of selected byte\n",
       "  output logic [3:0]  nibble_high,         // Upper 4 bits of byte\n",
       "  output logic [3:0]  nibble_low           // Lower 4 bits of byte\n",
       ");\n",
       "\n",
       "  // Internal byte array storage (4 bytes = 32 bits)\n",
       "  logic [31:0] byte_array_storage;\n",
       "\n",
       "  // Byte extraction from packed array\n",
       "  logic [7:0] byte_0, byte_1, byte_2, byte_3;\n",
       "  \n",
       "  always_comb begin\n",
       "    // Extract individual bytes from packed array\n",
       "    byte_0 = byte_array_storage[7:0];       // LSB byte\n",
       "    byte_1 = byte_array_storage[15:8];      // Byte 1\n",
       "    byte_2 = byte_array_storage[23:16];     // Byte 2  \n",
       "    byte_3 = byte_array_storage[31:24];     // MSB byte\n",
       "    \n",
       "    // Select byte based on byte_select input\n",
       "    case (byte_select)\n",
       "      2'b00: selected_byte = byte_0;\n",
       "      2'b01: selected_byte = byte_1;\n",
       "      2'b10: selected_byte = byte_2;\n",
       "      2'b11: selected_byte = byte_3;\n",
       "    endcase\n",
       "    \n",
       "    // Bit-level operations on selected byte\n",
       "    byte_parity = ^selected_byte;           // XOR reduction for parity\n",
       "    nibble_high = selected_byte[7:4];       // Upper nibble\n",
       "    nibble_low  = selected_byte[3:0];       // Lower nibble\n",
       "  end\n",
       "\n",
       "  // Sequential logic for storage updates\n",
       "  always_ff @(posedge clock or posedge reset) begin\n",
       "    if (reset) begin\n",
       "      byte_array_storage <= 32'h00000000;\n",
       "    end else if (write_enable) begin\n",
       "      byte_array_storage <= data_word;\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Display byte array contents for debugging\n",
       "  initial begin\n",
       "    $display(\"Byte Array Processor initialized\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// byte_array_processor_testbench.sv\n",
       "module byte_array_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic        test_clock;\n",
       "  logic        test_reset;\n",
       "  logic [31:0] test_data_word;\n",
       "  logic [1:0]  test_byte_select;\n",
       "  logic        test_write_enable;\n",
       "  logic [7:0]  result_selected_byte;\n",
       "  logic        result_byte_parity;\n",
       "  logic [3:0]  result_nibble_high;\n",
       "  logic [3:0]  result_nibble_low;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  byte_array_processor BYTE_PROCESSOR_INSTANCE (\n",
       "    .clock(test_clock),\n",
       "    .reset(test_reset),\n",
       "    .data_word(test_data_word),\n",
       "    .byte_select(test_byte_select),\n",
       "    .write_enable(test_write_enable),\n",
       "    .selected_byte(result_selected_byte),\n",
       "    .byte_parity(result_byte_parity),\n",
       "    .nibble_high(result_nibble_high),\n",
       "    .nibble_low(result_nibble_low)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  always #5 test_clock = ~test_clock;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"byte_array_testbench.vcd\");\n",
       "    $dumpvars(0, byte_array_testbench);\n",
       "    \n",
       "    // Initialize signals\n",
       "    test_clock = 0;\n",
       "    test_reset = 1;\n",
       "    test_data_word = 32'h00000000;\n",
       "    test_byte_select = 2'b00;\n",
       "    test_write_enable = 0;\n",
       "    \n",
       "    $display(\"=== Byte Array Operations Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Release reset\n",
       "    #10 test_reset = 0;\n",
       "    \n",
       "    // Test 1: Write test pattern and access different bytes\n",
       "    $display(\"Test 1: Writing byte pattern 0xDEADBEEF\");\n",
       "    test_data_word = 32'hDEADBEEF;\n",
       "    test_write_enable = 1;\n",
       "    #10;\n",
       "    test_write_enable = 0;\n",
       "    \n",
       "    // Access each byte and show bit-level operations\n",
       "    for (int byte_index = 0; byte_index < 4; byte_index++) begin\n",
       "      test_byte_select = byte_index[1:0];\n",
       "      #5;\n",
       "      $display(\"Byte[%0d]: 0x%02h, Parity: %b, High: 0x%01h, Low: 0x%01h\",\n",
       "               byte_index, result_selected_byte, result_byte_parity,\n",
       "               result_nibble_high, result_nibble_low);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    \n",
       "    // Test 2: Write different pattern and test bit access\n",
       "    $display(\"Test 2: Writing byte pattern 0x12345678\");\n",
       "    test_data_word = 32'h12345678;\n",
       "    test_write_enable = 1;\n",
       "    #10;\n",
       "    test_write_enable = 0;\n",
       "    \n",
       "    // Show byte-level access with bit operations\n",
       "    for (int byte_index = 0; byte_index < 4; byte_index++) begin\n",
       "      test_byte_select = byte_index[1:0];\n",
       "      #5;\n",
       "      $display(\"Byte[%0d]: 0x%02h = 8'b%08b, Nibbles: %04b_%04b\",\n",
       "               byte_index, result_selected_byte, result_selected_byte,\n",
       "               result_nibble_high, result_nibble_low);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Byte array operations test completed!\");\n",
       "    \n",
       "    #10 $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Byte Array Processor initialized\n",
      "=== Byte Array Operations Test ===\n",
      "\n",
      "Test 1: Writing byte pattern 0xDEADBEEF\n",
      "Byte[0]: 0xef, Parity: 1, High: 0xe, Low: 0xf\n",
      "Byte[1]: 0xbe, Parity: 0, High: 0xb, Low: 0xe\n",
      "Byte[2]: 0xad, Parity: 1, High: 0xa, Low: 0xd\n",
      "Byte[3]: 0xde, Parity: 0, High: 0xd, Low: 0xe\n",
      "\n",
      "Test 2: Writing byte pattern 0x12345678\n",
      "Byte[0]: 0x78 = 8'b01111000, Nibbles: 0111_1000\n",
      "Byte[1]: 0x56 = 8'b01010110, Nibbles: 0101_0110\n",
      "Byte[2]: 0x34 = 8'b00110100, Nibbles: 0011_0100\n",
      "Byte[3]: 0x12 = 8'b00010010, Nibbles: 0001_0010\n",
      "\n",
      "Byte array operations test completed!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_10__byte_array_operations/obj_dir directory...\n",
      "Chapter_8_examples/example_10__byte_array_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_10__byte_array_operations/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66206311",
   "metadata": {},
   "source": [
    "### **Example 11: CPU Instruction Format**\n",
    "Packed structure representing a simple CPU instruction with opcode and operand fields."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "27987fc6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// cpu_instruction_decoder.sv\n",
       "module cpu_instruction_decoder ();\n",
       "\n",
       "  // Define packed structure for CPU instruction format (16-bit instruction)\n",
       "  typedef struct packed {\n",
       "    logic [3:0]  opcode;        // 4-bit operation code\n",
       "    logic [7:0]  operand_addr;  // 8-bit operand address\n",
       "    logic [3:0]  register_sel;  // 4-bit register selection\n",
       "  } cpu_instruction_format_t;\n",
       "\n",
       "  // Define opcode constants for readability\n",
       "  typedef enum logic [3:0] {\n",
       "    OP_NOP  = 4'b0000,  // No operation\n",
       "    OP_LOAD = 4'b0001,  // Load from memory\n",
       "    OP_STORE= 4'b0010,  // Store to memory  \n",
       "    OP_ADD  = 4'b0011,  // Addition\n",
       "    OP_SUB  = 4'b0100,  // Subtraction\n",
       "    OP_JUMP = 4'b0101,  // Jump instruction\n",
       "    OP_HALT = 4'b1111   // Halt processor\n",
       "  } opcode_enum_t;\n",
       "\n",
       "  // Create instruction instances\n",
       "  cpu_instruction_format_t current_instruction;\n",
       "  cpu_instruction_format_t sample_instructions[5];\n",
       "\n",
       "  initial begin\n",
       "    $display(\"=== CPU Instruction Format Demonstration ===\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize sample instructions\n",
       "    sample_instructions[0] = {OP_LOAD,  8'h42, 4'h1};  // Load from addr 0x42\n",
       "    sample_instructions[1] = {OP_ADD,   8'h00, 4'h2};  // Add to register 2\n",
       "    sample_instructions[2] = {OP_STORE, 8'h50, 4'h2};  // Store reg 2 to 0x50\n",
       "    sample_instructions[3] = {OP_JUMP,  8'h10, 4'h0};  // Jump to address 0x10\n",
       "    sample_instructions[4] = {OP_HALT,  8'h00, 4'h0};  // Halt processor\n",
       "\n",
       "    // Display instruction format information\n",
       "    $display(\"Instruction Format (16-bit total):\");\n",
       "    $display(\"  [15:12] Opcode     - 4 bits\");\n",
       "    $display(\"  [11:4]  Operand    - 8 bits\"); \n",
       "    $display(\"  [3:0]   Register   - 4 bits\");\n",
       "    $display();\n",
       "\n",
       "    // Process and display each instruction\n",
       "    for (int instruction_index = 0; instruction_index < 5; \n",
       "         instruction_index++) begin\n",
       "      current_instruction = sample_instructions[instruction_index];\n",
       "      \n",
       "      $display(\"Instruction %0d: 0x%04X\", instruction_index,\n",
       "               current_instruction);\n",
       "      $display(\"  Opcode: %s (0x%01X)\", \n",
       "               get_opcode_name(current_instruction.opcode),\n",
       "               current_instruction.opcode);\n",
       "      $display(\"  Operand Address: 0x%02X\", \n",
       "               current_instruction.operand_addr);\n",
       "      $display(\"  Register Select: R%0d\", \n",
       "               current_instruction.register_sel);\n",
       "      $display();\n",
       "    end\n",
       "\n",
       "    $display(\"=== End of CPU Instruction Demo ===\");\n",
       "  end\n",
       "\n",
       "  // Function to convert opcode to readable string\n",
       "  function string get_opcode_name(logic [3:0] opcode_value);\n",
       "    case (opcode_value)\n",
       "      OP_NOP:   return \"NOP\";\n",
       "      OP_LOAD:  return \"LOAD\";\n",
       "      OP_STORE: return \"STORE\";\n",
       "      OP_ADD:   return \"ADD\";\n",
       "      OP_SUB:   return \"SUB\";\n",
       "      OP_JUMP:  return \"JUMP\";\n",
       "      OP_HALT:  return \"HALT\";\n",
       "      default:  return \"UNKNOWN\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// cpu_instruction_decoder_testbench.sv\n",
       "module cpu_instruction_testbench;\n",
       "\n",
       "  // Instantiate the CPU instruction decoder design\n",
       "  cpu_instruction_decoder CPU_DECODER_INSTANCE();\n",
       "\n",
       "  // Additional testbench-specific instruction testing\n",
       "  typedef struct packed {\n",
       "    logic [3:0]  opcode;        // 4-bit operation code\n",
       "    logic [7:0]  operand_addr;  // 8-bit operand address  \n",
       "    logic [3:0]  register_sel;  // 4-bit register selection\n",
       "  } instruction_packet_t;\n",
       "\n",
       "  instruction_packet_t test_instruction_sequence[3];\n",
       "  logic [15:0] raw_instruction_bits;\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dump\n",
       "    $dumpfile(\"cpu_instruction_testbench.vcd\");\n",
       "    $dumpvars(0, cpu_instruction_testbench);\n",
       "    \n",
       "    #1; // Wait for design to complete\n",
       "    \n",
       "    $display(\"=== Testbench: Additional Instruction Tests ===\");\n",
       "    $display();\n",
       "\n",
       "    // Create test sequence with edge cases\n",
       "    test_instruction_sequence[0] = {4'b0000, 8'hFF, 4'hF}; // All max values\n",
       "    test_instruction_sequence[1] = {4'b1010, 8'h55, 4'h5}; // Pattern test\n",
       "    test_instruction_sequence[2] = {4'b0101, 8'hAA, 4'hA}; // Alternating bits\n",
       "\n",
       "    // Test instruction bit manipulation\n",
       "    for (int test_index = 0; test_index < 3; test_index++) begin\n",
       "      raw_instruction_bits = test_instruction_sequence[test_index];\n",
       "      \n",
       "      $display(\"Test %0d - Raw bits: 0b%016b\", test_index, \n",
       "               raw_instruction_bits);\n",
       "      $display(\"  Extracted Opcode: 0x%01X\", \n",
       "               raw_instruction_bits[15:12]);\n",
       "      $display(\"  Extracted Operand: 0x%02X\", \n",
       "               raw_instruction_bits[11:4]);  \n",
       "      $display(\"  Extracted Register: 0x%01X\", \n",
       "               raw_instruction_bits[3:0]);\n",
       "      $display();\n",
       "    end\n",
       "\n",
       "    // Demonstrate bit field access vs full word access\n",
       "    test_instruction_sequence[0] = {4'h3, 8'h7F, 4'h8};\n",
       "    $display(\"Field Access Demo:\");\n",
       "    $display(\"  Full instruction: 0x%04X\", test_instruction_sequence[0]);\n",
       "    $display(\"  Opcode field: %0d\", test_instruction_sequence[0].opcode);\n",
       "    $display(\"  Address field: %0d\", \n",
       "             test_instruction_sequence[0].operand_addr);\n",
       "    $display(\"  Register field: %0d\", \n",
       "             test_instruction_sequence[0].register_sel);\n",
       "    $display();\n",
       "\n",
       "    $display(\"=== Testbench Complete ===\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== CPU Instruction Format Demonstration ===\n",
      "\n",
      "Instruction Format (16-bit total):\n",
      "  [15:12] Opcode     - 4 bits\n",
      "  [11:4]  Operand    - 8 bits\n",
      "  [3:0]   Register   - 4 bits\n",
      "\n",
      "Instruction 0: 0x1421\n",
      "  Opcode: LOAD (0x1)\n",
      "  Operand Address: 0x42\n",
      "  Register Select: R1\n",
      "\n",
      "Instruction 1: 0x3002\n",
      "  Opcode: ADD (0x3)\n",
      "  Operand Address: 0x00\n",
      "  Register Select: R2\n",
      "\n",
      "Instruction 2: 0x2502\n",
      "  Opcode: STORE (0x2)\n",
      "  Operand Address: 0x50\n",
      "  Register Select: R2\n",
      "\n",
      "Instruction 3: 0x5100\n",
      "  Opcode: JUMP (0x5)\n",
      "  Operand Address: 0x10\n",
      "  Register Select: R0\n",
      "\n",
      "Instruction 4: 0xf000\n",
      "  Opcode: HALT (0xf)\n",
      "  Operand Address: 0x00\n",
      "  Register Select: R0\n",
      "\n",
      "=== End of CPU Instruction Demo ===\n",
      "=== Testbench: Additional Instruction Tests ===\n",
      "\n",
      "Test 0 - Raw bits: 0b0000111111111111\n",
      "  Extracted Opcode: 0x0\n",
      "  Extracted Operand: 0xff\n",
      "  Extracted Register: 0xf\n",
      "\n",
      "Test 1 - Raw bits: 0b1010010101010101\n",
      "  Extracted Opcode: 0xa\n",
      "  Extracted Operand: 0x55\n",
      "  Extracted Register: 0x5\n",
      "\n",
      "Test 2 - Raw bits: 0b0101101010101010\n",
      "  Extracted Opcode: 0x5\n",
      "  Extracted Operand: 0xaa\n",
      "  Extracted Register: 0xa\n",
      "\n",
      "Field Access Demo:\n",
      "  Full instruction: 0x37f8\n",
      "  Opcode field: 3\n",
      "  Address field: 127\n",
      "  Register field: 8\n",
      "\n",
      "=== Testbench Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_11__cpu_instruction_format/obj_dir directory...\n",
      "Chapter_8_examples/example_11__cpu_instruction_format/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_11__cpu_instruction_format/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47d9b38e",
   "metadata": {},
   "source": [
    "### **Example 12: Register Overlay**\n",
    "Using packed unions to view the same data as different formats (word, bytes, bits)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "01359c89",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// register_overlay_design.sv\n",
       "module register_overlay_processor ();\n",
       "\n",
       "  // Packed union to overlay different views of 32-bit data\n",
       "  typedef union packed {\n",
       "    logic [31:0] word_view;           // Full 32-bit word\n",
       "    logic [3:0][7:0] byte_view;       // 4 bytes (MSB to LSB)\n",
       "    logic [31:0] bit_view;            // Individual bits\n",
       "    struct packed {\n",
       "      logic [15:0] upper_half;        // Upper 16 bits\n",
       "      logic [15:0] lower_half;        // Lower 16 bits  \n",
       "    } half_word_view;\n",
       "  } data_overlay_t;\n",
       "\n",
       "  data_overlay_t control_register;\n",
       "  data_overlay_t status_register;\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"=== Register Overlay Demonstration ===\");\n",
       "    \n",
       "    // Initialize control register with word view\n",
       "    control_register.word_view = 32'hDEADBEEF;\n",
       "    \n",
       "    $display(\"Control Register Word: 0x%08X\", \n",
       "             control_register.word_view);\n",
       "    $display(\"  Byte[3]: 0x%02X\", control_register.byte_view[3]);\n",
       "    $display(\"  Byte[2]: 0x%02X\", control_register.byte_view[2]); \n",
       "    $display(\"  Byte[1]: 0x%02X\", control_register.byte_view[1]);\n",
       "    $display(\"  Byte[0]: 0x%02X\", control_register.byte_view[0]);\n",
       "    $display(\"  Upper Half: 0x%04X\", \n",
       "             control_register.half_word_view.upper_half);\n",
       "    $display(\"  Lower Half: 0x%04X\", \n",
       "             control_register.half_word_view.lower_half);\n",
       "    \n",
       "    // Modify individual bytes and observe word change\n",
       "    status_register.byte_view[3] = 8'hAB;\n",
       "    status_register.byte_view[2] = 8'hCD;\n",
       "    status_register.byte_view[1] = 8'hEF;\n",
       "    status_register.byte_view[0] = 8'h12;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Status Register built from bytes:\");\n",
       "    $display(\"  Resulting Word: 0x%08X\", status_register.word_view);\n",
       "    \n",
       "    // Modify half-words\n",
       "    status_register.half_word_view.upper_half = 16'h5555;\n",
       "    status_register.half_word_view.lower_half = 16'hAAAA;\n",
       "    \n",
       "    $display(\"  After half-word modification: 0x%08X\", \n",
       "             status_register.word_view);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// register_overlay_design_testbench.sv\n",
       "module register_overlay_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  register_overlay_processor OVERLAY_PROCESSOR_INSTANCE();\n",
       "\n",
       "  // Additional testbench-specific union for testing\n",
       "  typedef union packed {\n",
       "    logic [31:0] complete_word;\n",
       "    logic [1:0][15:0] word_halves;\n",
       "    logic [3:0][7:0] individual_bytes;\n",
       "    struct packed {\n",
       "      logic [7:0] flags;\n",
       "      logic [7:0] control_bits;\n",
       "      logic [15:0] data_payload;\n",
       "    } register_fields;\n",
       "  } test_register_t;\n",
       "\n",
       "  test_register_t configuration_register;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"register_overlay_testbench.vcd\");\n",
       "    $dumpvars(0, register_overlay_testbench);\n",
       "    \n",
       "    #1; // Wait for design initialization\n",
       "    \n",
       "    $display(\"=== Testbench Register Overlay Tests ===\");\n",
       "    \n",
       "    // Test 1: Build register from individual components\n",
       "    configuration_register.register_fields.flags = 8'b11010011;\n",
       "    configuration_register.register_fields.control_bits = 8'b01010101;\n",
       "    configuration_register.register_fields.data_payload = 16'h1234;\n",
       "    \n",
       "    $display(\"Test 1 - Building from fields:\");\n",
       "    $display(\"  Flags: 0b%08b\", \n",
       "             configuration_register.register_fields.flags);\n",
       "    $display(\"  Control: 0b%08b\", \n",
       "             configuration_register.register_fields.control_bits);\n",
       "    $display(\"  Payload: 0x%04X\", \n",
       "             configuration_register.register_fields.data_payload);\n",
       "    $display(\"  Complete Word: 0x%08X\", \n",
       "             configuration_register.complete_word);\n",
       "    \n",
       "    #5;\n",
       "    \n",
       "    // Test 2: Modify bytes and check word\n",
       "    configuration_register.individual_bytes[3] = 8'hFF;\n",
       "    configuration_register.individual_bytes[2] = 8'h00;\n",
       "    configuration_register.individual_bytes[1] = 8'hAA;\n",
       "    configuration_register.individual_bytes[0] = 8'h55;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Test 2 - Byte-level modifications:\");\n",
       "    $display(\"  Word after byte changes: 0x%08X\", \n",
       "             configuration_register.complete_word);\n",
       "    $display(\"  Upper half: 0x%04X\", \n",
       "             configuration_register.word_halves[1]);\n",
       "    $display(\"  Lower half: 0x%04X\", \n",
       "             configuration_register.word_halves[0]);\n",
       "    \n",
       "    #5;\n",
       "    \n",
       "    // Test 3: Word-level assignment, check individual parts\n",
       "    configuration_register.complete_word = 32'h87654321;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Test 3 - Word assignment breakdown:\");\n",
       "    $display(\"  Full word: 0x%08X\", \n",
       "             configuration_register.complete_word);\n",
       "    $display(\"  Flags field: 0x%02X\", \n",
       "             configuration_register.register_fields.flags);\n",
       "    $display(\"  Control field: 0x%02X\", \n",
       "             configuration_register.register_fields.control_bits);\n",
       "    $display(\"  Data field: 0x%04X\", \n",
       "             configuration_register.register_fields.data_payload);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Hello from register overlay testbench!\");\n",
       "    $display();\n",
       "\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Register Overlay Demonstration ===\n",
      "Control Register Word: 0xdeadbeef\n",
      "  Byte[3]: 0xde\n",
      "  Byte[2]: 0xad\n",
      "  Byte[1]: 0xbe\n",
      "  Byte[0]: 0xef\n",
      "  Upper Half: 0xdead\n",
      "  Lower Half: 0xbeef\n",
      "\n",
      "Status Register built from bytes:\n",
      "  Resulting Word: 0xabcdef12\n",
      "  After half-word modification: 0x5555aaaa\n",
      "\n",
      "=== Testbench Register Overlay Tests ===\n",
      "Test 1 - Building from fields:\n",
      "  Flags: 0b11010011\n",
      "  Control: 0b01010101\n",
      "  Payload: 0x1234\n",
      "  Complete Word: 0xd3551234\n",
      "\n",
      "Test 2 - Byte-level modifications:\n",
      "  Word after byte changes: 0xff00aa55\n",
      "  Upper half: 0xff00\n",
      "  Lower half: 0xaa55\n",
      "\n",
      "Test 3 - Word assignment breakdown:\n",
      "  Full word: 0x87654321\n",
      "  Flags field: 0x87\n",
      "  Control field: 0x65\n",
      "  Data field: 0x4321\n",
      "\n",
      "Hello from register overlay testbench!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_12__register_overlay/obj_dir directory...\n",
      "Chapter_8_examples/example_12__register_overlay/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_12__register_overlay/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63240ab1",
   "metadata": {},
   "source": [
    "## Typedef Declarations\n",
    "\n",
    "The `typedef` keyword allows you to create aliases for existing types, making code more readable and maintainable."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b301ec05",
   "metadata": {},
   "source": [
    "### Basic Typedef Usage\n",
    "\n",
    "```systemverilog\n",
    "// Basic type aliases\n",
    "typedef logic [31:0] word_t;\n",
    "typedef logic [15:0] halfword_t;\n",
    "typedef logic [7:0]  byte_t;\n",
    "\n",
    "// Array type aliases\n",
    "typedef int int_array_t[10];\n",
    "typedef real real_queue_t[$];\n",
    "typedef string str_assoc_t[int];\n",
    "\n",
    "module typedef_examples;\n",
    "    word_t address, data;\n",
    "    halfword_t port_id;\n",
    "    byte_t status_reg;\n",
    "    \n",
    "    int_array_t fixed_buffer;\n",
    "    real_queue_t floating_values;\n",
    "    str_assoc_t error_messages;\n",
    "    \n",
    "    initial begin\n",
    "        // Use typedef'd types\n",
    "        address = 32'hDEADBEEF;\n",
    "        data = 32'h12345678;\n",
    "        port_id = 16'hABCD;\n",
    "        status_reg = 8'h55;\n",
    "        \n",
    "        $display(\"Address: 0x%h\", address);\n",
    "        $display(\"Data: 0x%h\", data);\n",
    "        $display(\"Port ID: 0x%h\", port_id);\n",
    "        $display(\"Status: 0x%h\", status_reg);\n",
    "        \n",
    "        // Initialize arrays\n",
    "        foreach(fixed_buffer[i]) fixed_buffer[i] = i * i;\n",
    "        \n",
    "        floating_values.push_back(3.14159);\n",
    "        floating_values.push_back(2.71828);\n",
    "        \n",
    "        error_messages[404] = \"Not Found\";\n",
    "        error_messages[500] = \"Internal Server Error\";\n",
    "        \n",
    "        $display(\"Fixed buffer[5] = %0d\", fixed_buffer[5]);\n",
    "        $display(\"Floating values: %p\", floating_values);\n",
    "        $display(\"Error 404: %s\", error_messages[404]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fd2655b",
   "metadata": {},
   "source": [
    "### Complex Typedef Examples\n",
    "\n",
    "```systemverilog\n",
    "// Function pointer typedef\n",
    "typedef function int math_func_t(int a, int b);\n",
    "\n",
    "// Class handle typedef\n",
    "typedef class transaction_c;\n",
    "typedef transaction_c transaction_handle_t;\n",
    "\n",
    "// Structure typedef with parameters\n",
    "typedef struct {\n",
    "    logic [DATA_WIDTH-1:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "} handshake_if_t;\n",
    "\n",
    "// Parameterized typedef\n",
    "parameter int DATA_WIDTH = 32;\n",
    "typedef handshake_if_t #(.DATA_WIDTH(DATA_WIDTH)) bus_if_t;\n",
    "\n",
    "module complex_typedef;\n",
    "    // Function implementations\n",
    "    function int add_func(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    function int mul_func(int a, int b);\n",
    "        return a * b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function pointer usage\n",
    "    math_func_t operation;\n",
    "    \n",
    "    initial begin\n",
    "        int result;\n",
    "        \n",
    "        // Assign function to pointer\n",
    "        operation = add_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Addition result: %0d\", result);\n",
    "        \n",
    "        operation = mul_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Multiplication result: %0d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18b51b28",
   "metadata": {},
   "source": [
    "### **Example 13: Custom Data Types**\n",
    "Creating type aliases for common data widths (byte_t, word_t) to make code more readable."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "b6faef01",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_processor_design.sv\n",
       "module data_processor_module (\n",
       "  input  logic        clock_signal,\n",
       "  input  logic        reset_signal,\n",
       "  input  logic [7:0]  input_byte_data,\n",
       "  input  logic [15:0] input_word_data,\n",
       "  input  logic [31:0] input_dword_data,\n",
       "  output logic [7:0]  output_byte_result,\n",
       "  output logic [15:0] output_word_result,\n",
       "  output logic [31:0] output_dword_result\n",
       ");\n",
       "\n",
       "  // Custom data type definitions for better code readability\n",
       "  typedef logic [7:0]  byte_t;      // 8-bit byte type\n",
       "  typedef logic [15:0] word_t;      // 16-bit word type  \n",
       "  typedef logic [31:0] dword_t;     // 32-bit double word type\n",
       "  typedef logic [63:0] qword_t;     // 64-bit quad word type\n",
       "\n",
       "  // Internal registers using custom data types\n",
       "  byte_t  internal_byte_register;\n",
       "  word_t  internal_word_register;\n",
       "  dword_t internal_dword_register;\n",
       "  qword_t internal_qword_register;\n",
       "\n",
       "  // Processing logic using custom data types\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      internal_byte_register  <= byte_t'(0);\n",
       "      internal_word_register  <= word_t'(0);\n",
       "      internal_dword_register <= dword_t'(0);\n",
       "      internal_qword_register <= qword_t'(0);\n",
       "    end else begin\n",
       "      // Process byte data - simple increment with proper width handling\n",
       "      internal_byte_register <= byte_t'(byte_t'(input_byte_data) + \n",
       "                                        byte_t'(1));\n",
       "      \n",
       "      // Process word data - shift left by 1 with proper width handling\n",
       "      internal_word_register <= word_t'(word_t'(input_word_data) << 1);\n",
       "      \n",
       "      // Process dword data - bitwise inversion with proper width handling\n",
       "      internal_dword_register <= dword_t'(~dword_t'(input_dword_data));\n",
       "      \n",
       "      // Combine all inputs into qword register\n",
       "      internal_qword_register <= qword_t'({dword_t'(input_dword_data), \n",
       "                                          word_t'(input_word_data), \n",
       "                                          byte_t'(input_byte_data),\n",
       "                                          8'h00});\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignments using custom data types\n",
       "  assign output_byte_result  = internal_byte_register;\n",
       "  assign output_word_result  = internal_word_register;\n",
       "  assign output_dword_result = internal_dword_register;\n",
       "\n",
       "  // Display formatted output using custom types\n",
       "  always_ff @(posedge clock_signal) begin\n",
       "    if (!reset_signal) begin\n",
       "      $display(\"Byte processing:  %02h -> %02h\", \n",
       "               input_byte_data, internal_byte_register);\n",
       "      $display(\"Word processing:  %04h -> %04h\", \n",
       "               input_word_data, internal_word_register);\n",
       "      $display(\"DWord processing: %08h -> %08h\", \n",
       "               input_dword_data, internal_dword_register);\n",
       "      $display(\"QWord combined:   %016h\", internal_qword_register);\n",
       "      $display(\"----------------------------------------\");\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_processor_design_testbench.sv\n",
       "module data_processor_testbench;\n",
       "\n",
       "  // Custom data type definitions (same as design for consistency)\n",
       "  typedef logic [7:0]  byte_t;      // 8-bit byte type\n",
       "  typedef logic [15:0] word_t;      // 16-bit word type  \n",
       "  typedef logic [31:0] dword_t;     // 32-bit double word type\n",
       "\n",
       "  // Testbench signals using custom data types\n",
       "  logic   clock_signal;\n",
       "  logic   reset_signal;\n",
       "  byte_t  stimulus_byte_data;\n",
       "  word_t  stimulus_word_data;\n",
       "  dword_t stimulus_dword_data;\n",
       "  byte_t  captured_byte_result;\n",
       "  word_t  captured_word_result;\n",
       "  dword_t captured_dword_result;\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clock_signal = 0;\n",
       "    forever #5 clock_signal = ~clock_signal;  // 10ns period clock\n",
       "  end\n",
       "\n",
       "  // Design under test instantiation\n",
       "  data_processor_module PROCESSOR_INSTANCE (\n",
       "    .clock_signal       (clock_signal),\n",
       "    .reset_signal       (reset_signal),\n",
       "    .input_byte_data    (stimulus_byte_data),\n",
       "    .input_word_data    (stimulus_word_data),\n",
       "    .input_dword_data   (stimulus_dword_data),\n",
       "    .output_byte_result (captured_byte_result),\n",
       "    .output_word_result (captured_word_result),\n",
       "    .output_dword_result(captured_dword_result)\n",
       "  );\n",
       "\n",
       "  // Test stimulus and verification\n",
       "  initial begin\n",
       "    // Initialize waveform dumping\n",
       "    $dumpfile(\"data_processor_testbench.vcd\");\n",
       "    $dumpvars(0, data_processor_testbench);\n",
       "\n",
       "    $display(\"=== Custom Data Types Example ===\");\n",
       "    $display(\"Testing byte_t, word_t, and dword_t definitions\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize signals\n",
       "    reset_signal = 1;\n",
       "    stimulus_byte_data  = byte_t'(8'h00);\n",
       "    stimulus_word_data  = word_t'(16'h0000);\n",
       "    stimulus_dword_data = dword_t'(32'h00000000);\n",
       "\n",
       "    // Release reset after 2 clock cycles\n",
       "    repeat(2) @(posedge clock_signal);\n",
       "    reset_signal = 0;\n",
       "    $display(\"Reset released - starting data processing tests\");\n",
       "    $display();\n",
       "\n",
       "    // Test case 1: Small values\n",
       "    @(posedge clock_signal);\n",
       "    stimulus_byte_data  = byte_t'(8'h0F);\n",
       "    stimulus_word_data  = word_t'(16'h1234);\n",
       "    stimulus_dword_data = dword_t'(32'hABCD_EF01);\n",
       "    \n",
       "    @(posedge clock_signal);\n",
       "    @(posedge clock_signal);\n",
       "\n",
       "    // Test case 2: Maximum values\n",
       "    @(posedge clock_signal);\n",
       "    stimulus_byte_data  = byte_t'(8'hFF);\n",
       "    stimulus_word_data  = word_t'(16'hFFFF);\n",
       "    stimulus_dword_data = dword_t'(32'hFFFF_FFFF);\n",
       "    \n",
       "    @(posedge clock_signal);\n",
       "    @(posedge clock_signal);\n",
       "\n",
       "    // Test case 3: Pattern testing\n",
       "    @(posedge clock_signal);\n",
       "    stimulus_byte_data  = byte_t'(8'h55);    // Alternating pattern\n",
       "    stimulus_word_data  = word_t'(16'h5AA5);  // Alternating pattern\n",
       "    stimulus_dword_data = dword_t'(32'h5555_AAAA);\n",
       "    \n",
       "    @(posedge clock_signal);\n",
       "    @(posedge clock_signal);\n",
       "\n",
       "    // Test case 4: Zero values\n",
       "    @(posedge clock_signal);\n",
       "    stimulus_byte_data  = byte_t'(8'h00);\n",
       "    stimulus_word_data  = word_t'(16'h0000);\n",
       "    stimulus_dword_data = dword_t'(32'h0000_0000);\n",
       "    \n",
       "    @(posedge clock_signal);\n",
       "    @(posedge clock_signal);\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== Custom Data Types Test Complete ===\");\n",
       "    $display(\"Demonstrated usage of:\");\n",
       "    $display(\"- byte_t  (8-bit)  type alias\");\n",
       "    $display(\"- word_t  (16-bit) type alias\");\n",
       "    $display(\"- dword_t (32-bit) type alias\");\n",
       "    $display(\"Benefits: Improved code readability and maintainability\");\n",
       "    $display();\n",
       "\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Custom Data Types Example ===\n",
      "Testing byte_t, word_t, and dword_t definitions\n",
      "\n",
      "Reset released - starting data processing tests\n",
      "\n",
      "Byte processing:  00 -> 00\n",
      "Word processing:  0000 -> 0000\n",
      "DWord processing: 00000000 -> 00000000\n",
      "QWord combined:   0000000000000000\n",
      "----------------------------------------\n",
      "Byte processing:  0f -> 01\n",
      "Word processing:  1234 -> 0000\n",
      "DWord processing: abcdef01 -> ffffffff\n",
      "QWord combined:   0000000000000000\n",
      "----------------------------------------\n",
      "Byte processing:  0f -> 10\n",
      "Word processing:  1234 -> 2468\n",
      "DWord processing: abcdef01 -> 543210fe\n",
      "QWord combined:   abcdef0112340f00\n",
      "----------------------------------------\n",
      "Byte processing:  0f -> 10\n",
      "Word processing:  1234 -> 2468\n",
      "DWord processing: abcdef01 -> 543210fe\n",
      "QWord combined:   abcdef0112340f00\n",
      "----------------------------------------\n",
      "Byte processing:  ff -> 10\n",
      "Word processing:  ffff -> 2468\n",
      "DWord processing: ffffffff -> 543210fe\n",
      "QWord combined:   abcdef0112340f00\n",
      "----------------------------------------\n",
      "Byte processing:  ff -> 00\n",
      "Word processing:  ffff -> fffe\n",
      "DWord processing: ffffffff -> 00000000\n",
      "QWord combined:   ffffffffffffff00\n",
      "----------------------------------------\n",
      "Byte processing:  ff -> 00\n",
      "Word processing:  ffff -> fffe\n",
      "DWord processing: ffffffff -> 00000000\n",
      "QWord combined:   ffffffffffffff00\n",
      "----------------------------------------\n",
      "Byte processing:  55 -> 00\n",
      "Word processing:  5aa5 -> fffe\n",
      "DWord processing: 5555aaaa -> 00000000\n",
      "QWord combined:   ffffffffffffff00\n",
      "----------------------------------------\n",
      "Byte processing:  55 -> 56\n",
      "Word processing:  5aa5 -> b54a\n",
      "DWord processing: 5555aaaa -> aaaa5555\n",
      "QWord combined:   5555aaaa5aa55500\n",
      "----------------------------------------\n",
      "Byte processing:  55 -> 56\n",
      "Word processing:  5aa5 -> b54a\n",
      "DWord processing: 5555aaaa -> aaaa5555\n",
      "QWord combined:   5555aaaa5aa55500\n",
      "----------------------------------------\n",
      "Byte processing:  00 -> 56\n",
      "Word processing:  0000 -> b54a\n",
      "DWord processing: 00000000 -> aaaa5555\n",
      "QWord combined:   5555aaaa5aa55500\n",
      "----------------------------------------\n",
      "Byte processing:  00 -> 01\n",
      "Word processing:  0000 -> 0000\n",
      "DWord processing: 00000000 -> ffffffff\n",
      "QWord combined:   0000000000000000\n",
      "----------------------------------------\n",
      "\n",
      "=== Custom Data Types Test Complete ===\n",
      "Demonstrated usage of:\n",
      "- byte_t  (8-bit)  type alias\n",
      "- word_t  (16-bit) type alias\n",
      "- dword_t (32-bit) type alias\n",
      "Benefits: Improved code readability and maintainability\n",
      "\n",
      "- data_processor_design_testbench.sv:104: Verilog $finish\n",
      "Byte processing:  00 -> 01\n",
      "Word processing:  0000 -> 0000\n",
      "DWord processing: 00000000 -> ffffffff\n",
      "QWord combined:   0000000000000000\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_13__custom_data_types/obj_dir directory...\n",
      "Chapter_8_examples/example_13__custom_data_types/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_13__custom_data_types/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3b1020ad",
   "metadata": {},
   "source": [
    "### **Example 14: Array Type Shortcuts**\n",
    "Defining reusable array types to avoid repeating complex array declarations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "72633858",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_type_shortcuts_design.sv - Array Type Shortcuts Example\n",
       "module memory_controller_design ();\n",
       "\n",
       "  // Define reusable array type shortcuts to avoid repetition\n",
       "  typedef logic [7:0] byte_data_type;              // 8-bit data type\n",
       "  typedef byte_data_type memory_word_array_type [0:15]; // 16-byte array\n",
       "  typedef logic [31:0] address_bus_type [0:7];     // 8-word address array\n",
       "  typedef struct packed {\n",
       "    logic valid;\n",
       "    logic [2:0] priority_level;\n",
       "    logic [3:0] channel_id;\n",
       "  } control_packet_type;\n",
       "  typedef control_packet_type packet_buffer_type [0:3]; // 4-packet buffer\n",
       "\n",
       "  // Declare variables using the type shortcuts\n",
       "  memory_word_array_type cache_line_buffer;        // Cache line storage\n",
       "  memory_word_array_type write_data_buffer;        // Write data buffer\n",
       "  address_bus_type memory_address_queue;           // Address queue\n",
       "  address_bus_type pending_address_list;           // Pending addresses\n",
       "  packet_buffer_type input_packet_fifo;            // Input packet FIFO\n",
       "  packet_buffer_type output_packet_fifo;           // Output packet FIFO\n",
       "\n",
       "  initial begin\n",
       "    $display(\"Array Type Shortcuts Demonstration\");\n",
       "    $display(\"=====================================\");\n",
       "    \n",
       "    // Initialize arrays using the type shortcuts\n",
       "    for (int i = 0; i < 16; i++) begin\n",
       "      cache_line_buffer[i] = 8'(i * 16);            // Fill cache buffer\n",
       "      write_data_buffer[i] = 8'(i + 128);           // Fill write buffer\n",
       "    end\n",
       "    \n",
       "    for (int j = 0; j < 8; j++) begin\n",
       "      memory_address_queue[j] = 32'h1000 + (j * 4); // Address sequence\n",
       "      pending_address_list[j] = 32'h2000 + (j * 8); // Pending list\n",
       "    end\n",
       "    \n",
       "    for (int k = 0; k < 4; k++) begin\n",
       "      input_packet_fifo[k].valid = 1;           // Mark packets valid\n",
       "      input_packet_fifo[k].priority_level = 3'(k); // Set priority level\n",
       "      input_packet_fifo[k].channel_id = 4'(k + 1); // Set channel ID\n",
       "      \n",
       "      output_packet_fifo[k].valid = 0;          // Mark output empty\n",
       "      output_packet_fifo[k].priority_level = 3'b0; // Clear priority level\n",
       "      output_packet_fifo[k].channel_id = 4'b0;     // Clear channel\n",
       "    end\n",
       "    \n",
       "    $display(\"Cache buffer[0:3]: %h %h %h %h\", \n",
       "             cache_line_buffer[0], cache_line_buffer[1],\n",
       "             cache_line_buffer[2], cache_line_buffer[3]);\n",
       "    $display(\"Address queue[0:3]: %h %h %h %h\",\n",
       "             memory_address_queue[0], memory_address_queue[1],\n",
       "             memory_address_queue[2], memory_address_queue[3]);\n",
       "    $display(\"Packet FIFO[0] - Valid:%b Priority:%d Channel:%d\",\n",
       "             input_packet_fifo[0].valid, input_packet_fifo[0].priority_level,\n",
       "             input_packet_fifo[0].channel_id);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_type_shortcuts_testbench.sv\n",
       "module memory_controller_testbench;\n",
       "\n",
       "  // Reuse the same type shortcuts in testbench for consistency\n",
       "  typedef logic [7:0] byte_data_type;\n",
       "  typedef byte_data_type memory_word_array_type [0:15];\n",
       "  typedef logic [31:0] address_bus_type [0:7];\n",
       "  typedef struct packed {\n",
       "    logic valid;\n",
       "    logic [2:0] priority_level;\n",
       "    logic [3:0] channel_id;\n",
       "  } control_packet_type;\n",
       "  typedef control_packet_type packet_buffer_type [0:3];\n",
       "\n",
       "  // Testbench arrays using type shortcuts\n",
       "  memory_word_array_type expected_cache_data;      // Expected results\n",
       "  memory_word_array_type actual_cache_data;        // Actual results\n",
       "  address_bus_type reference_addresses;            // Reference addresses\n",
       "  packet_buffer_type test_packet_sequence;         // Test packets\n",
       "\n",
       "  // Instantiate design under test\n",
       "  memory_controller_design MEMORY_CTRL_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping\n",
       "    $dumpfile(\"memory_controller_testbench.vcd\");\n",
       "    $dumpvars(0, memory_controller_testbench);\n",
       "    \n",
       "    #1; // Wait for design initialization\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testbench: Array Type Shortcuts Verification\");\n",
       "    $display(\"============================================\");\n",
       "    \n",
       "    // Initialize testbench arrays using type shortcuts\n",
       "    for (int i = 0; i < 16; i++) begin\n",
       "      expected_cache_data[i] = 8'(i * 16);      // Expected cache values\n",
       "      actual_cache_data[i] = 8'(i * 16);        // Simulate actual values\n",
       "    end\n",
       "    \n",
       "    for (int j = 0; j < 8; j++) begin\n",
       "      reference_addresses[j] = 32'h1000 + (j * 4); // Reference sequence\n",
       "    end\n",
       "    \n",
       "    for (int k = 0; k < 4; k++) begin\n",
       "      test_packet_sequence[k].valid = (k % 2 == 0); // Alternate validity\n",
       "      test_packet_sequence[k].priority_level = 3'(7 - k); // Descending priority\n",
       "      test_packet_sequence[k].channel_id = 4'(k * 2);     // Even channel IDs\n",
       "    end\n",
       "    \n",
       "    // Verify using type shortcuts makes code cleaner\n",
       "    $display(\"Expected cache[4:7]: %h %h %h %h\",\n",
       "             expected_cache_data[4], expected_cache_data[5],\n",
       "             expected_cache_data[6], expected_cache_data[7]);\n",
       "    $display(\"Reference addr[4:7]: %h %h %h %h\",\n",
       "             reference_addresses[4], reference_addresses[5],\n",
       "             reference_addresses[6], reference_addresses[7]);\n",
       "    \n",
       "    // Test packet verification\n",
       "    for (int p = 0; p < 4; p++) begin\n",
       "      $display(\"Test packet[%0d] - Valid:%b Priority:%d Channel:%d\", p,\n",
       "               test_packet_sequence[p].valid, test_packet_sequence[p].priority_level,\n",
       "               test_packet_sequence[p].channel_id);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Benefits of array type shortcuts:\");\n",
       "    $display(\"- Consistent type definitions across modules\");\n",
       "    $display(\"- Reduced code duplication and errors\");\n",
       "    $display(\"- Easier maintenance and modifications\");\n",
       "    $display(\"- Improved code readability\");\n",
       "    $display();\n",
       "    \n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Array Type Shortcuts Demonstration\n",
      "=====================================\n",
      "Cache buffer[0:3]: 00 10 20 30\n",
      "Address queue[0:3]: 00001000 00001004 00001008 0000100c\n",
      "Packet FIFO[0] - Valid:1 Priority:0 Channel: 1\n",
      "\n",
      "Testbench: Array Type Shortcuts Verification\n",
      "============================================\n",
      "Expected cache[4:7]: 40 50 60 70\n",
      "Reference addr[4:7]: 00001010 00001014 00001018 0000101c\n",
      "Test packet[0] - Valid:1 Priority:7 Channel: 0\n",
      "Test packet[1] - Valid:0 Priority:6 Channel: 2\n",
      "Test packet[2] - Valid:1 Priority:5 Channel: 4\n",
      "Test packet[3] - Valid:0 Priority:4 Channel: 6\n",
      "\n",
      "Benefits of array type shortcuts:\n",
      "- Consistent type definitions across modules\n",
      "- Reduced code duplication and errors\n",
      "- Easier maintenance and modifications\n",
      "- Improved code readability\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_14__array_type_shortcuts/obj_dir directory...\n",
      "Chapter_8_examples/example_14__array_type_shortcuts/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_14__array_type_shortcuts/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5f3708c",
   "metadata": {},
   "source": [
    "## Enumerated Types\n",
    "\n",
    "Enumerated types provide a way to define a set of named constants, improving code readability and reducing errors."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83548d6d",
   "metadata": {},
   "source": [
    "### Basic Enumerations\n",
    "\n",
    "```systemverilog\n",
    "// Basic enumeration\n",
    "typedef enum {RED, GREEN, BLUE} color_e;\n",
    "\n",
    "// Enumeration with explicit values\n",
    "typedef enum int {\n",
    "    IDLE   = 0,\n",
    "    ACTIVE = 1,\n",
    "    WAIT   = 2,\n",
    "    ERROR  = 9\n",
    "} state_e;\n",
    "\n",
    "// Enumeration with specific bit width\n",
    "typedef enum logic [1:0] {\n",
    "    READ  = 2'b00,\n",
    "    WRITE = 2'b01,\n",
    "    EXEC  = 2'b10,\n",
    "    DEBUG = 2'b11\n",
    "} operation_e;\n",
    "\n",
    "module enum_examples;\n",
    "    color_e pixel_color;\n",
    "    state_e current_state, next_state;\n",
    "    operation_e cpu_op;\n",
    "    \n",
    "    initial begin\n",
    "        // Basic enumeration usage\n",
    "        pixel_color = RED;\n",
    "        $display(\"Pixel color: %s (value: %0d)\", pixel_color.name(), pixel_color);\n",
    "        \n",
    "        // State machine example\n",
    "        current_state = IDLE;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                $display(\"Currently idle\");\n",
    "                next_state = ACTIVE;\n",
    "            end\n",
    "            ACTIVE: begin\n",
    "                $display(\"Currently active\");\n",
    "                next_state = WAIT;\n",
    "            end\n",
    "            WAIT: begin\n",
    "                $display(\"Currently waiting\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "            ERROR: begin\n",
    "                $display(\"Error state\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "        endcase\n",
    "        \n",
    "        $display(\"Next state: %s\", next_state.name());\n",
    "        \n",
    "        // Operation enumeration\n",
    "        cpu_op = WRITE;\n",
    "        $display(\"CPU operation: %s (encoding: %b)\", cpu_op.name(), cpu_op);\n",
    "        \n",
    "        // Enumeration methods\n",
    "        $display(\"First color: %s\", color_e.first());\n",
    "        $display(\"Last color: %s\", color_e.last());\n",
    "        $display(\"Number of colors: %0d\", color_e.num());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b30d90a1",
   "metadata": {},
   "source": [
    "### Advanced Enumeration Features\n",
    "\n",
    "```systemverilog\n",
    "// Enumeration with type specification\n",
    "typedef enum bit [3:0] {\n",
    "    CMD_NOP    = 4'h0,\n",
    "    CMD_READ   = 4'h1,\n",
    "    CMD_WRITE  = 4'h2,\n",
    "    CMD_BURST  = 4'h4,\n",
    "    CMD_RESET  = 4'hF\n",
    "} command_e;\n",
    "\n",
    "// Enumeration for one-hot encoding\n",
    "typedef enum logic [7:0] {\n",
    "    STAGE_0 = 8'b00000001,\n",
    "    STAGE_1 = 8'b00000010,\n",
    "    STAGE_2 = 8'b00000100,\n",
    "    STAGE_3 = 8'b00001000,\n",
    "    STAGE_4 = 8'b00010000,\n",
    "    STAGE_5 = 8'b00100000,\n",
    "    STAGE_6 = 8'b01000000,\n",
    "    STAGE_7 = 8'b10000000\n",
    "} pipeline_stage_e;\n",
    "\n",
    "module advanced_enums;\n",
    "    command_e cmd;\n",
    "    pipeline_stage_e stage;\n",
    "    \n",
    "    initial begin\n",
    "        // Command enumeration\n",
    "        cmd = CMD_READ;\n",
    "        $display(\"Command: %s (0x%h)\", cmd.name(), cmd);\n",
    "        \n",
    "        // Check valid enumeration values\n",
    "        cmd = command_e'(4'h3); // Invalid value\n",
    "        if (cmd.name() == \"\") begin\n",
    "            $display(\"Invalid command value: 0x%h\", cmd);\n",
    "        end\n",
    "        \n",
    "        // Pipeline stage (one-hot)\n",
    "        stage = STAGE_3;\n",
    "        $display(\"Pipeline stage: %s (0b%08b)\", stage.name(), stage);\n",
    "        \n",
    "        // Iterate through enumeration values\n",
    "        command_e cmd_iter = cmd.first();\n",
    "        $display(\"\\nAll valid commands:\");\n",
    "        do begin\n",
    "            $display(\"  %s = 0x%h\", cmd_iter.name(), cmd_iter);\n",
    "            cmd_iter = cmd_iter.next();\n",
    "        end while (cmd_iter != cmd.first());\n",
    "        \n",
    "        // Enumeration in arrays\n",
    "        command_e cmd_history[$];\n",
    "        cmd_history = {CMD_NOP, CMD_READ, CMD_WRITE, CMD_BURST};\n",
    "        \n",
    "        $display(\"\\nCommand history:\");\n",
    "        foreach(cmd_history[i]) begin\n",
    "            $display(\"  [%0d]: %s\", i, cmd_history[i].name());\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a69a45a6",
   "metadata": {},
   "source": [
    "### **Example 15: Traffic Light States**\n",
    "Basic enum with RED, YELLOW, GREEN states for a simple state machine."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "69edce10",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller.sv\n",
       "module traffic_light_controller (\n",
       "    input logic clk,\n",
       "    input logic reset_n,\n",
       "    output logic [2:0] light_outputs  // RED, YELLOW, GREEN\n",
       ");\n",
       "\n",
       "  // Define traffic light states using enum\n",
       "  typedef enum logic [1:0] {\n",
       "    RED    = 2'b00,\n",
       "    YELLOW = 2'b01,\n",
       "    GREEN  = 2'b10\n",
       "  } traffic_state_t;\n",
       "\n",
       "  traffic_state_t current_state, next_state;\n",
       "  logic [3:0] counter;  // Timer counter for state transitions\n",
       "\n",
       "  // State register\n",
       "  always_ff @(posedge clk or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      current_state <= RED;\n",
       "      counter <= 4'b0000;\n",
       "    end else begin\n",
       "      current_state <= next_state;\n",
       "      if (counter == 4'b1111)\n",
       "        counter <= 4'b0000;\n",
       "      else\n",
       "        counter <= counter + 1;\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Next state logic\n",
       "  always_comb begin\n",
       "    next_state = current_state;  // Default: stay in current state\n",
       "    \n",
       "    case (current_state)\n",
       "      RED: begin\n",
       "        if (counter == 4'b1111)  // Stay in RED for 16 cycles\n",
       "          next_state = GREEN;\n",
       "      end\n",
       "      \n",
       "      YELLOW: begin\n",
       "        if (counter == 4'b0111)  // Stay in YELLOW for 8 cycles\n",
       "          next_state = RED;\n",
       "      end\n",
       "      \n",
       "      GREEN: begin\n",
       "        if (counter == 4'b1111)  // Stay in GREEN for 16 cycles\n",
       "          next_state = YELLOW;\n",
       "      end\n",
       "      \n",
       "      default: next_state = RED;\n",
       "    endcase\n",
       "  end\n",
       "\n",
       "  // Output logic\n",
       "  always_comb begin\n",
       "    light_outputs = 3'b000;  // All lights off by default\n",
       "    \n",
       "    case (current_state)\n",
       "      RED:    light_outputs = 3'b100;  // Only RED on\n",
       "      YELLOW: light_outputs = 3'b010;  // Only YELLOW on\n",
       "      GREEN:  light_outputs = 3'b001;  // Only GREEN on\n",
       "      default: light_outputs = 3'b100; // Default to RED\n",
       "    endcase\n",
       "  end\n",
       "\n",
       "  // Display current state for debugging\n",
       "  initial begin\n",
       "    $display(\"Traffic Light Controller initialized\");\n",
       "    $display(\"State encoding: RED=00, YELLOW=01, GREEN=10\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller_testbench.sv\n",
       "module traffic_light_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic clk;\n",
       "  logic reset_n;\n",
       "  logic [2:0] light_outputs;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  traffic_light_controller TRAFFIC_LIGHT_DUT (\n",
       "    .clk(clk),\n",
       "    .reset_n(reset_n),\n",
       "    .light_outputs(light_outputs)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #5 clk = ~clk;  // 10ns period clock\n",
       "  end\n",
       "\n",
       "  // Test stimulus\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"traffic_light_testbench.vcd\");\n",
       "    $dumpvars(0, traffic_light_testbench);\n",
       "\n",
       "    // Initialize signals\n",
       "    reset_n = 0;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Traffic Light Controller Testbench ===\");\n",
       "    $display(\"Time\\tReset\\tState\\tRED\\tYELLOW\\tGREEN\");\n",
       "    $display(\"----\\t-----\\t-----\\t---\\t------\\t-----\");\n",
       "\n",
       "    // Apply reset\n",
       "    #20 reset_n = 1;\n",
       "    \n",
       "    // Monitor traffic light states\n",
       "    repeat (200) begin\n",
       "      @(posedge clk);\n",
       "      $display(\"%4t\\t%b\\t%s\\t%b\\t%b\\t%b\", \n",
       "               $time, reset_n, \n",
       "               get_state_name(TRAFFIC_LIGHT_DUT.current_state),\n",
       "               light_outputs[2], light_outputs[1], light_outputs[0]);\n",
       "    end\n",
       "\n",
       "    $display();\n",
       "    $display(\"Traffic light simulation completed successfully!\");\n",
       "    $display();\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Function to convert state enum to string for display\n",
       "  function string get_state_name(logic [1:0] state);\n",
       "    case (state)\n",
       "      2'b00: return \"RED   \";\n",
       "      2'b01: return \"YELLOW\";\n",
       "      2'b10: return \"GREEN \";\n",
       "      default: return \"UNKNWN\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Monitor state changes\n",
       "  always @(posedge clk) begin\n",
       "    if (reset_n && TRAFFIC_LIGHT_DUT.current_state != \n",
       "        TRAFFIC_LIGHT_DUT.next_state) begin\n",
       "      $display(\"State transition: %s -> %s at time %t\",\n",
       "               get_state_name(TRAFFIC_LIGHT_DUT.current_state),\n",
       "               get_state_name(TRAFFIC_LIGHT_DUT.next_state),\n",
       "               $time);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Traffic Light Controller initialized\n",
      "State encoding: RED=00, YELLOW=01, GREEN=10\n",
      "\n",
      "=== Traffic Light Controller Testbench ===\n",
      "Time\tReset\tState\tRED\tYELLOW\tGREEN\n",
      "----\t-----\t-----\t---\t------\t-----\n",
      "  25\t1\tRED   \t1\t0\t0\n",
      "  35\t1\tRED   \t1\t0\t0\n",
      "  45\t1\tRED   \t1\t0\t0\n",
      "  55\t1\tRED   \t1\t0\t0\n",
      "  65\t1\tRED   \t1\t0\t0\n",
      "  75\t1\tRED   \t1\t0\t0\n",
      "  85\t1\tRED   \t1\t0\t0\n",
      "  95\t1\tRED   \t1\t0\t0\n",
      " 105\t1\tRED   \t1\t0\t0\n",
      " 115\t1\tRED   \t1\t0\t0\n",
      " 125\t1\tRED   \t1\t0\t0\n",
      " 135\t1\tRED   \t1\t0\t0\n",
      " 145\t1\tRED   \t1\t0\t0\n",
      " 155\t1\tRED   \t1\t0\t0\n",
      " 165\t1\tRED   \t1\t0\t0\n",
      " 175\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                  175\n",
      " 185\t1\tGREEN \t0\t0\t1\n",
      " 195\t1\tGREEN \t0\t0\t1\n",
      " 205\t1\tGREEN \t0\t0\t1\n",
      " 215\t1\tGREEN \t0\t0\t1\n",
      " 225\t1\tGREEN \t0\t0\t1\n",
      " 235\t1\tGREEN \t0\t0\t1\n",
      " 245\t1\tGREEN \t0\t0\t1\n",
      " 255\t1\tGREEN \t0\t0\t1\n",
      " 265\t1\tGREEN \t0\t0\t1\n",
      " 275\t1\tGREEN \t0\t0\t1\n",
      " 285\t1\tGREEN \t0\t0\t1\n",
      " 295\t1\tGREEN \t0\t0\t1\n",
      " 305\t1\tGREEN \t0\t0\t1\n",
      " 315\t1\tGREEN \t0\t0\t1\n",
      " 325\t1\tGREEN \t0\t0\t1\n",
      " 335\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                  335\n",
      " 345\t1\tYELLOW\t0\t1\t0\n",
      " 355\t1\tYELLOW\t0\t1\t0\n",
      " 365\t1\tYELLOW\t0\t1\t0\n",
      " 375\t1\tYELLOW\t0\t1\t0\n",
      " 385\t1\tYELLOW\t0\t1\t0\n",
      " 395\t1\tYELLOW\t0\t1\t0\n",
      " 405\t1\tYELLOW\t0\t1\t0\n",
      " 415\t1\tYELLOW\t0\t1\t0\n",
      "State transition: YELLOW -> RED    at time                  415\n",
      " 425\t1\tRED   \t1\t0\t0\n",
      " 435\t1\tRED   \t1\t0\t0\n",
      " 445\t1\tRED   \t1\t0\t0\n",
      " 455\t1\tRED   \t1\t0\t0\n",
      " 465\t1\tRED   \t1\t0\t0\n",
      " 475\t1\tRED   \t1\t0\t0\n",
      " 485\t1\tRED   \t1\t0\t0\n",
      " 495\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                  495\n",
      " 505\t1\tGREEN \t0\t0\t1\n",
      " 515\t1\tGREEN \t0\t0\t1\n",
      " 525\t1\tGREEN \t0\t0\t1\n",
      " 535\t1\tGREEN \t0\t0\t1\n",
      " 545\t1\tGREEN \t0\t0\t1\n",
      " 555\t1\tGREEN \t0\t0\t1\n",
      " 565\t1\tGREEN \t0\t0\t1\n",
      " 575\t1\tGREEN \t0\t0\t1\n",
      " 585\t1\tGREEN \t0\t0\t1\n",
      " 595\t1\tGREEN \t0\t0\t1\n",
      " 605\t1\tGREEN \t0\t0\t1\n",
      " 615\t1\tGREEN \t0\t0\t1\n",
      " 625\t1\tGREEN \t0\t0\t1\n",
      " 635\t1\tGREEN \t0\t0\t1\n",
      " 645\t1\tGREEN \t0\t0\t1\n",
      " 655\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                  655\n",
      " 665\t1\tYELLOW\t0\t1\t0\n",
      " 675\t1\tYELLOW\t0\t1\t0\n",
      " 685\t1\tYELLOW\t0\t1\t0\n",
      " 695\t1\tYELLOW\t0\t1\t0\n",
      " 705\t1\tYELLOW\t0\t1\t0\n",
      " 715\t1\tYELLOW\t0\t1\t0\n",
      " 725\t1\tYELLOW\t0\t1\t0\n",
      " 735\t1\tYELLOW\t0\t1\t0\n",
      "State transition: YELLOW -> RED    at time                  735\n",
      " 745\t1\tRED   \t1\t0\t0\n",
      " 755\t1\tRED   \t1\t0\t0\n",
      " 765\t1\tRED   \t1\t0\t0\n",
      " 775\t1\tRED   \t1\t0\t0\n",
      " 785\t1\tRED   \t1\t0\t0\n",
      " 795\t1\tRED   \t1\t0\t0\n",
      " 805\t1\tRED   \t1\t0\t0\n",
      " 815\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                  815\n",
      " 825\t1\tGREEN \t0\t0\t1\n",
      " 835\t1\tGREEN \t0\t0\t1\n",
      " 845\t1\tGREEN \t0\t0\t1\n",
      " 855\t1\tGREEN \t0\t0\t1\n",
      " 865\t1\tGREEN \t0\t0\t1\n",
      " 875\t1\tGREEN \t0\t0\t1\n",
      " 885\t1\tGREEN \t0\t0\t1\n",
      " 895\t1\tGREEN \t0\t0\t1\n",
      " 905\t1\tGREEN \t0\t0\t1\n",
      " 915\t1\tGREEN \t0\t0\t1\n",
      " 925\t1\tGREEN \t0\t0\t1\n",
      " 935\t1\tGREEN \t0\t0\t1\n",
      " 945\t1\tGREEN \t0\t0\t1\n",
      " 955\t1\tGREEN \t0\t0\t1\n",
      " 965\t1\tGREEN \t0\t0\t1\n",
      " 975\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                  975\n",
      " 985\t1\tYELLOW\t0\t1\t0\n",
      " 995\t1\tYELLOW\t0\t1\t0\n",
      "1005\t1\tYELLOW\t0\t1\t0\n",
      "1015\t1\tYELLOW\t0\t1\t0\n",
      "1025\t1\tYELLOW\t0\t1\t0\n",
      "1035\t1\tYELLOW\t0\t1\t0\n",
      "1045\t1\tYELLOW\t0\t1\t0\n",
      "1055\t1\tYELLOW\t0\t1\t0\n",
      "State transition: YELLOW -> RED    at time                 1055\n",
      "1065\t1\tRED   \t1\t0\t0\n",
      "1075\t1\tRED   \t1\t0\t0\n",
      "1085\t1\tRED   \t1\t0\t0\n",
      "1095\t1\tRED   \t1\t0\t0\n",
      "1105\t1\tRED   \t1\t0\t0\n",
      "1115\t1\tRED   \t1\t0\t0\n",
      "1125\t1\tRED   \t1\t0\t0\n",
      "1135\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                 1135\n",
      "1145\t1\tGREEN \t0\t0\t1\n",
      "1155\t1\tGREEN \t0\t0\t1\n",
      "1165\t1\tGREEN \t0\t0\t1\n",
      "1175\t1\tGREEN \t0\t0\t1\n",
      "1185\t1\tGREEN \t0\t0\t1\n",
      "1195\t1\tGREEN \t0\t0\t1\n",
      "1205\t1\tGREEN \t0\t0\t1\n",
      "1215\t1\tGREEN \t0\t0\t1\n",
      "1225\t1\tGREEN \t0\t0\t1\n",
      "1235\t1\tGREEN \t0\t0\t1\n",
      "1245\t1\tGREEN \t0\t0\t1\n",
      "1255\t1\tGREEN \t0\t0\t1\n",
      "1265\t1\tGREEN \t0\t0\t1\n",
      "1275\t1\tGREEN \t0\t0\t1\n",
      "1285\t1\tGREEN \t0\t0\t1\n",
      "1295\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                 1295\n",
      "1305\t1\tYELLOW\t0\t1\t0\n",
      "1315\t1\tYELLOW\t0\t1\t0\n",
      "1325\t1\tYELLOW\t0\t1\t0\n",
      "1335\t1\tYELLOW\t0\t1\t0\n",
      "1345\t1\tYELLOW\t0\t1\t0\n",
      "1355\t1\tYELLOW\t0\t1\t0\n",
      "1365\t1\tYELLOW\t0\t1\t0\n",
      "1375\t1\tYELLOW\t0\t1\t0\n",
      "State transition: YELLOW -> RED    at time                 1375\n",
      "1385\t1\tRED   \t1\t0\t0\n",
      "1395\t1\tRED   \t1\t0\t0\n",
      "1405\t1\tRED   \t1\t0\t0\n",
      "1415\t1\tRED   \t1\t0\t0\n",
      "1425\t1\tRED   \t1\t0\t0\n",
      "1435\t1\tRED   \t1\t0\t0\n",
      "1445\t1\tRED   \t1\t0\t0\n",
      "1455\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                 1455\n",
      "1465\t1\tGREEN \t0\t0\t1\n",
      "1475\t1\tGREEN \t0\t0\t1\n",
      "1485\t1\tGREEN \t0\t0\t1\n",
      "1495\t1\tGREEN \t0\t0\t1\n",
      "1505\t1\tGREEN \t0\t0\t1\n",
      "1515\t1\tGREEN \t0\t0\t1\n",
      "1525\t1\tGREEN \t0\t0\t1\n",
      "1535\t1\tGREEN \t0\t0\t1\n",
      "1545\t1\tGREEN \t0\t0\t1\n",
      "1555\t1\tGREEN \t0\t0\t1\n",
      "1565\t1\tGREEN \t0\t0\t1\n",
      "1575\t1\tGREEN \t0\t0\t1\n",
      "1585\t1\tGREEN \t0\t0\t1\n",
      "1595\t1\tGREEN \t0\t0\t1\n",
      "1605\t1\tGREEN \t0\t0\t1\n",
      "1615\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                 1615\n",
      "1625\t1\tYELLOW\t0\t1\t0\n",
      "1635\t1\tYELLOW\t0\t1\t0\n",
      "1645\t1\tYELLOW\t0\t1\t0\n",
      "1655\t1\tYELLOW\t0\t1\t0\n",
      "1665\t1\tYELLOW\t0\t1\t0\n",
      "1675\t1\tYELLOW\t0\t1\t0\n",
      "1685\t1\tYELLOW\t0\t1\t0\n",
      "1695\t1\tYELLOW\t0\t1\t0\n",
      "State transition: YELLOW -> RED    at time                 1695\n",
      "1705\t1\tRED   \t1\t0\t0\n",
      "1715\t1\tRED   \t1\t0\t0\n",
      "1725\t1\tRED   \t1\t0\t0\n",
      "1735\t1\tRED   \t1\t0\t0\n",
      "1745\t1\tRED   \t1\t0\t0\n",
      "1755\t1\tRED   \t1\t0\t0\n",
      "1765\t1\tRED   \t1\t0\t0\n",
      "1775\t1\tRED   \t1\t0\t0\n",
      "State transition: RED    -> GREEN  at time                 1775\n",
      "1785\t1\tGREEN \t0\t0\t1\n",
      "1795\t1\tGREEN \t0\t0\t1\n",
      "1805\t1\tGREEN \t0\t0\t1\n",
      "1815\t1\tGREEN \t0\t0\t1\n",
      "1825\t1\tGREEN \t0\t0\t1\n",
      "1835\t1\tGREEN \t0\t0\t1\n",
      "1845\t1\tGREEN \t0\t0\t1\n",
      "1855\t1\tGREEN \t0\t0\t1\n",
      "1865\t1\tGREEN \t0\t0\t1\n",
      "1875\t1\tGREEN \t0\t0\t1\n",
      "1885\t1\tGREEN \t0\t0\t1\n",
      "1895\t1\tGREEN \t0\t0\t1\n",
      "1905\t1\tGREEN \t0\t0\t1\n",
      "1915\t1\tGREEN \t0\t0\t1\n",
      "1925\t1\tGREEN \t0\t0\t1\n",
      "1935\t1\tGREEN \t0\t0\t1\n",
      "State transition: GREEN  -> YELLOW at time                 1935\n",
      "1945\t1\tYELLOW\t0\t1\t0\n",
      "1955\t1\tYELLOW\t0\t1\t0\n",
      "1965\t1\tYELLOW\t0\t1\t0\n",
      "1975\t1\tYELLOW\t0\t1\t0\n",
      "1985\t1\tYELLOW\t0\t1\t0\n",
      "1995\t1\tYELLOW\t0\t1\t0\n",
      "2005\t1\tYELLOW\t0\t1\t0\n",
      "2015\t1\tYELLOW\t0\t1\t0\n",
      "\n",
      "Traffic light simulation completed successfully!\n",
      "\n",
      "- traffic_light_controller_testbench.sv:51: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_15__traffic_light_states/obj_dir directory...\n",
      "Chapter_8_examples/example_15__traffic_light_states/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_15__traffic_light_states/\"\n",
    "\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d5b6470",
   "metadata": {},
   "source": [
    "### **Example 16: Memory Access Types**\n",
    "Enum defining READ, WRITE, EXECUTE operations with specific bit encodings."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "fcff4f5a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_access_controller.sv\n",
       "module memory_access_controller #(\n",
       "  parameter DATA_WIDTH = 32,\n",
       "  parameter ADDR_WIDTH = 16\n",
       ")(\n",
       "  input  logic                    clk,\n",
       "  input  logic                    reset_n,\n",
       "  input  logic [ADDR_WIDTH-1:0]   address,\n",
       "  input  logic [DATA_WIDTH-1:0]   write_data,\n",
       "  input  logic [2:0]              access_type,\n",
       "  input  logic                    access_enable,\n",
       "  output logic [DATA_WIDTH-1:0]   read_data,\n",
       "  output logic                    access_valid,\n",
       "  output logic                    access_error\n",
       ");\n",
       "\n",
       "  // Memory access type constants with specific bit encodings\n",
       "  localparam logic [2:0] MEM_READ    = 3'b001;  // Read operation    - bit 0 set\n",
       "  localparam logic [2:0] MEM_WRITE   = 3'b010;  // Write operation   - bit 1 set\n",
       "  localparam logic [2:0] MEM_EXECUTE = 3'b100;  // Execute operation - bit 2 set\n",
       "\n",
       "  // Internal memory array for simulation\n",
       "  logic [DATA_WIDTH-1:0] memory_array [0:2**ADDR_WIDTH-1];\n",
       "  \n",
       "  // Access control logic\n",
       "  always_ff @(posedge clk or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      read_data    <= '0;\n",
       "      access_valid <= 1'b0;\n",
       "      access_error <= 1'b0;\n",
       "    end else begin\n",
       "      access_valid <= 1'b0;\n",
       "      access_error <= 1'b0;\n",
       "      \n",
       "      if (access_enable) begin\n",
       "        case (access_type)\n",
       "          MEM_READ: begin\n",
       "            read_data    <= memory_array[address];\n",
       "            access_valid <= 1'b1;\n",
       "            $display(\"Time: %0t - READ from addr 0x%04h, data: 0x%08h\", \n",
       "                     $time, address, memory_array[address]);\n",
       "          end\n",
       "          \n",
       "          MEM_WRITE: begin\n",
       "            memory_array[address] <= write_data;\n",
       "            access_valid         <= 1'b1;\n",
       "            $display(\"Time: %0t - WRITE to addr 0x%04h, data: 0x%08h\", \n",
       "                     $time, address, write_data);\n",
       "          end\n",
       "          \n",
       "          MEM_EXECUTE: begin\n",
       "            read_data    <= memory_array[address];\n",
       "            access_valid <= 1'b1;\n",
       "            $display(\"Time: %0t - EXECUTE from addr 0x%04h, instr: 0x%08h\", \n",
       "                     $time, address, memory_array[address]);\n",
       "          end\n",
       "          \n",
       "          default: begin\n",
       "            access_error <= 1'b1;\n",
       "            $display(\"Time: %0t - ERROR: Invalid access type: %b\", \n",
       "                     $time, access_type);\n",
       "          end\n",
       "        endcase\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Initialize memory with some test data\n",
       "  initial begin\n",
       "    memory_array[16'h0000] = 32'hDEADBEEF;  // Test data\n",
       "    memory_array[16'h0001] = 32'hCAFEBABE;  // Test data\n",
       "    memory_array[16'h0002] = 32'h12345678;  // Test instruction\n",
       "    memory_array[16'h0003] = 32'h9ABCDEF0;  // Test instruction\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_access_controller_testbench.sv\n",
       "module memory_access_testbench;\n",
       "\n",
       "  // Memory access type constants (must match design)\n",
       "  localparam logic [2:0] MEM_READ    = 3'b001;  // Read operation    - bit 0 set\n",
       "  localparam logic [2:0] MEM_WRITE   = 3'b010;  // Write operation   - bit 1 set\n",
       "  localparam logic [2:0] MEM_EXECUTE = 3'b100;  // Execute operation - bit 2 set\n",
       "\n",
       "  // Testbench signals\n",
       "  logic                    clk;\n",
       "  logic                    reset_n;\n",
       "  logic [15:0]             address;\n",
       "  logic [31:0]             write_data;\n",
       "  logic [2:0]              access_type;\n",
       "  logic                    access_enable;\n",
       "  logic [31:0]             read_data;\n",
       "  logic                    access_valid;\n",
       "  logic                    access_error;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  memory_access_controller #(\n",
       "    .DATA_WIDTH(32),\n",
       "    .ADDR_WIDTH(16)\n",
       "  ) MEMORY_CONTROLLER_INST (\n",
       "    .clk(clk),\n",
       "    .reset_n(reset_n),\n",
       "    .address(address),\n",
       "    .write_data(write_data),\n",
       "    .access_type(access_type),\n",
       "    .access_enable(access_enable),\n",
       "    .read_data(read_data),\n",
       "    .access_valid(access_valid),\n",
       "    .access_error(access_error)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 1'b0;\n",
       "    forever #5 clk = ~clk;  // 10ns period (100MHz)\n",
       "  end\n",
       "\n",
       "  // Test sequence\n",
       "  initial begin\n",
       "    // Initialize waveform dump\n",
       "    $dumpfile(\"memory_access_testbench.vcd\");\n",
       "    $dumpvars(0, memory_access_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Memory Access Types Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Initialize signals\n",
       "    reset_n      = 1'b0;\n",
       "    address      = 16'h0000;\n",
       "    write_data   = 32'h00000000;\n",
       "    access_type  = MEM_READ;\n",
       "    access_enable = 1'b0;\n",
       "    \n",
       "    // Reset sequence\n",
       "    #20 reset_n = 1'b1;\n",
       "    #10;\n",
       "    \n",
       "    // Test READ operation\n",
       "    $display(\"--- Testing READ Operation ---\");\n",
       "    test_memory_access(16'h0000, 32'h00000000, MEM_READ);\n",
       "    test_memory_access(16'h0001, 32'h00000000, MEM_READ);\n",
       "    \n",
       "    // Test WRITE operation\n",
       "    $display(\"--- Testing WRITE Operation ---\");\n",
       "    test_memory_access(16'h0100, 32'hABCD1234, MEM_WRITE);\n",
       "    test_memory_access(16'h0101, 32'h5678CDEF, MEM_WRITE);\n",
       "    \n",
       "    // Test READ after WRITE\n",
       "    $display(\"--- Testing READ after WRITE ---\");\n",
       "    test_memory_access(16'h0100, 32'h00000000, MEM_READ);\n",
       "    test_memory_access(16'h0101, 32'h00000000, MEM_READ);\n",
       "    \n",
       "    // Test EXECUTE operation\n",
       "    $display(\"--- Testing EXECUTE Operation ---\");\n",
       "    test_memory_access(16'h0002, 32'h00000000, MEM_EXECUTE);\n",
       "    test_memory_access(16'h0003, 32'h00000000, MEM_EXECUTE);\n",
       "    \n",
       "    // Test invalid access type\n",
       "    $display(\"--- Testing Invalid Access Type ---\");\n",
       "    address      = 16'h0000;\n",
       "    access_type  = 3'b111;  // Invalid type\n",
       "    access_enable = 1'b1;\n",
       "    @(posedge clk);\n",
       "    access_enable = 1'b0;\n",
       "    @(posedge clk);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Test Complete ===\");\n",
       "    $display();\n",
       "    \n",
       "    #50 $finish;\n",
       "  end\n",
       "\n",
       "  // Task to perform memory access test\n",
       "  task test_memory_access(\n",
       "    input [15:0] addr,\n",
       "    input [31:0] wdata,\n",
       "    input [2:0] acc_type\n",
       "  );\n",
       "    begin\n",
       "      address      = addr;\n",
       "      write_data   = wdata;\n",
       "      access_type  = acc_type;\n",
       "      access_enable = 1'b1;\n",
       "      \n",
       "      @(posedge clk);\n",
       "      access_enable = 1'b0;\n",
       "      \n",
       "      @(posedge clk);\n",
       "      \n",
       "      // Check results\n",
       "      if (access_valid && !access_error) begin\n",
       "        $display(\" Access successful\");\n",
       "      end else if (access_error) begin\n",
       "        $display(\" Access error detected\");\n",
       "      end else begin\n",
       "        $display(\"? Access pending\");\n",
       "      end\n",
       "      $display();\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Memory Access Types Test ===\n",
      "\n",
      "--- Testing READ Operation ---\n",
      "? Access pending\n",
      "\n",
      "Time: 45 - READ from addr 0x0001, data: 0xcafebabe\n",
      "? Access pending\n",
      "\n",
      "--- Testing WRITE Operation ---\n",
      "Time: 65 - WRITE to addr 0x0100, data: 0xabcd1234\n",
      "? Access pending\n",
      "\n",
      "Time: 85 - WRITE to addr 0x0101, data: 0x5678cdef\n",
      "? Access pending\n",
      "\n",
      "--- Testing READ after WRITE ---\n",
      "Time: 105 - READ from addr 0x0100, data: 0xabcd1234\n",
      "? Access pending\n",
      "\n",
      "Time: 125 - READ from addr 0x0101, data: 0x5678cdef\n",
      "? Access pending\n",
      "\n",
      "--- Testing EXECUTE Operation ---\n",
      "Time: 145 - EXECUTE from addr 0x0002, instr: 0x12345678\n",
      "? Access pending\n",
      "\n",
      "Time: 165 - EXECUTE from addr 0x0003, instr: 0x9abcdef0\n",
      "? Access pending\n",
      "\n",
      "--- Testing Invalid Access Type ---\n",
      "Time: 185 - ERROR: Invalid access type: 111\n",
      "\n",
      "=== Test Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_16__memory_access_types/obj_dir directory...\n",
      "Chapter_8_examples/example_16__memory_access_types/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_16__memory_access_types/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c9a89d5c",
   "metadata": {},
   "source": [
    "### **Example 17: Error Code Definitions**\n",
    "Enumeration of common error codes with meaningful names instead of magic numbers."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "41ba715b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// error_code_processor.sv\n",
       "module error_code_processor (\n",
       "  input  logic        clk,\n",
       "  input  logic        reset_n,\n",
       "  input  logic [2:0]  operation,\n",
       "  input  logic [7:0]  data_a,\n",
       "  input  logic [7:0]  data_b,\n",
       "  output logic [7:0]  result,\n",
       "  output logic [3:0]  error_code\n",
       ");\n",
       "\n",
       "  // Error code enumeration with meaningful names\n",
       "  typedef enum logic [3:0] {\n",
       "    ERR_NONE         = 4'h0,  // No error\n",
       "    ERR_DIVIDE_ZERO  = 4'h1,  // Division by zero\n",
       "    ERR_OVERFLOW     = 4'h2,  // Arithmetic overflow\n",
       "    ERR_UNDERFLOW    = 4'h3,  // Arithmetic underflow\n",
       "    ERR_INVALID_OP   = 4'h4,  // Invalid operation\n",
       "    ERR_OUT_OF_RANGE = 4'h5,  // Input out of range\n",
       "    ERR_TIMEOUT      = 4'h6,  // Operation timeout\n",
       "    ERR_UNKNOWN      = 4'hF   // Unknown error\n",
       "  } error_code_t;\n",
       "\n",
       "  // Operation codes\n",
       "  typedef enum logic [2:0] {\n",
       "    OP_ADD     = 3'b000,\n",
       "    OP_SUB     = 3'b001,\n",
       "    OP_MUL     = 3'b010,\n",
       "    OP_DIV     = 3'b011,\n",
       "    OP_MOD     = 3'b100,\n",
       "    OP_SQRT    = 3'b101\n",
       "  } operation_t;\n",
       "\n",
       "  error_code_t current_error;\n",
       "  logic [15:0] temp_result;\n",
       "\n",
       "  always_ff @(posedge clk or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      result        <= 8'h00;\n",
       "      current_error <= ERR_NONE;\n",
       "    end else begin\n",
       "      current_error <= ERR_NONE;  // Default to no error\n",
       "      \n",
       "      case (operation)\n",
       "        OP_ADD: begin\n",
       "          temp_result = {8'h00, data_a} + {8'h00, data_b};\n",
       "          if (temp_result > 255) begin\n",
       "            current_error <= ERR_OVERFLOW;\n",
       "            result <= 8'hFF;  // Saturate to max value\n",
       "          end else begin\n",
       "            result <= temp_result[7:0];\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        OP_SUB: begin\n",
       "          if (data_a < data_b) begin\n",
       "            current_error <= ERR_UNDERFLOW;\n",
       "            result <= 8'h00;  // Saturate to min value\n",
       "          end else begin\n",
       "            result <= data_a - data_b;\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        OP_MUL: begin\n",
       "          temp_result = {8'h00, data_a} * {8'h00, data_b};\n",
       "          if (temp_result > 255) begin\n",
       "            current_error <= ERR_OVERFLOW;\n",
       "            result <= 8'hFF;  // Saturate to max value\n",
       "          end else begin\n",
       "            result <= temp_result[7:0];\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        OP_DIV: begin\n",
       "          if (data_b == 0) begin\n",
       "            current_error <= ERR_DIVIDE_ZERO;\n",
       "            result <= 8'h00;  // Return 0 for divide by zero\n",
       "          end else begin\n",
       "            result <= data_a / data_b;\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        OP_MOD: begin\n",
       "          if (data_b == 0) begin\n",
       "            current_error <= ERR_DIVIDE_ZERO;\n",
       "            result <= 8'h00;  // Return 0 for divide by zero\n",
       "          end else begin\n",
       "            result <= data_a % data_b;\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        OP_SQRT: begin\n",
       "          if (data_a > 225) begin // sqrt(225) = 15, max for 8-bit result\n",
       "            current_error <= ERR_OUT_OF_RANGE;\n",
       "            result <= 8'h00;  // Return 0 for out of range\n",
       "          end else begin\n",
       "            result <= 8'h00;  // Simplified, just return 0\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        default: begin\n",
       "          current_error <= ERR_INVALID_OP;\n",
       "          result <= 8'h00;\n",
       "        end\n",
       "      endcase\n",
       "    end\n",
       "  end\n",
       "\n",
       "  assign error_code = current_error;\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// error_code_processor_testbench.sv\n",
       "module error_code_processor_testbench;\n",
       "\n",
       "  // Clock and reset\n",
       "  logic        clk;\n",
       "  logic        reset_n;\n",
       "  \n",
       "  // DUT signals\n",
       "  logic [2:0]  operation;\n",
       "  logic [7:0]  data_a;\n",
       "  logic [7:0]  data_b;\n",
       "  logic [7:0]  result;\n",
       "  logic [3:0]  error_code;\n",
       "\n",
       "  // Error code names for display\n",
       "  string error_name;\n",
       "  \n",
       "  // Instantiate design under test\n",
       "  error_code_processor DUT (\n",
       "    .clk(clk),\n",
       "    .reset_n(reset_n),\n",
       "    .operation(operation),\n",
       "    .data_a(data_a),\n",
       "    .data_b(data_b),\n",
       "    .result(result),\n",
       "    .error_code(error_code)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #5 clk = ~clk;\n",
       "  end\n",
       "\n",
       "  // Function to convert error code to readable name\n",
       "  function string get_error_name(logic [3:0] code);\n",
       "    case (code)\n",
       "      4'h0: return \"ERR_NONE\";\n",
       "      4'h1: return \"ERR_DIVIDE_ZERO\";\n",
       "      4'h2: return \"ERR_OVERFLOW\";\n",
       "      4'h3: return \"ERR_UNDERFLOW\";\n",
       "      4'h4: return \"ERR_INVALID_OP\";\n",
       "      4'h5: return \"ERR_OUT_OF_RANGE\";\n",
       "      4'h6: return \"ERR_TIMEOUT\";\n",
       "      4'hF: return \"ERR_UNKNOWN\";\n",
       "      default: return \"UNDEFINED\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Test stimulus\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"error_code_processor_testbench.vcd\");\n",
       "    $dumpvars(0, error_code_processor_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Error Code Definitions Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Initialize\n",
       "    reset_n = 0;\n",
       "    operation = 3'b000;\n",
       "    data_a = 8'h00;\n",
       "    data_b = 8'h00;\n",
       "    \n",
       "    // Reset\n",
       "    #10 reset_n = 1;\n",
       "    #10;\n",
       "    \n",
       "    // Test 1: Normal addition (no error)\n",
       "    operation = 3'b000;  // ADD\n",
       "    data_a = 8'h10;\n",
       "    data_b = 8'h05;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 1 - ADD: %0d + %0d = %0d, Error: %s\", \n",
       "             data_a, data_b, result, error_name);\n",
       "    \n",
       "    // Test 2: Addition overflow\n",
       "    operation = 3'b000;  // ADD\n",
       "    data_a = 8'hFF;\n",
       "    data_b = 8'h01;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 2 - ADD Overflow: %0d + %0d = %0d, Error: %s\", \n",
       "             data_a, data_b, result, error_name);\n",
       "    \n",
       "    // Test 3: Subtraction underflow\n",
       "    operation = 3'b001;  // SUB\n",
       "    data_a = 8'h05;\n",
       "    data_b = 8'h10;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 3 - SUB Underflow: %0d - %0d = %0d, Error: %s\", \n",
       "             data_a, data_b, result, error_name);\n",
       "    \n",
       "    // Test 4: Division by zero\n",
       "    operation = 3'b011;  // DIV\n",
       "    data_a = 8'h20;\n",
       "    data_b = 8'h00;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 4 - DIV by Zero: %0d / %0d = %0d, Error: %s\", \n",
       "             data_a, data_b, result, error_name);\n",
       "    \n",
       "    // Test 5: Multiplication overflow\n",
       "    operation = 3'b010;  // MUL\n",
       "    data_a = 8'h20;\n",
       "    data_b = 8'h10;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 5 - MUL Overflow: %0d * %0d = %0d, Error: %s\", \n",
       "             data_a, data_b, result, error_name);\n",
       "    \n",
       "    // Test 6: Invalid operation\n",
       "    operation = 3'b111;  // Invalid\n",
       "    data_a = 8'h10;\n",
       "    data_b = 8'h05;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 6 - Invalid Op: op=%b, Error: %s\", \n",
       "             operation, error_name);\n",
       "    \n",
       "    // Test 7: Out of range (SQRT)\n",
       "    operation = 3'b101;  // SQRT\n",
       "    data_a = 8'hFF;      // Too large for sqrt\n",
       "    data_b = 8'h00;\n",
       "    #10;\n",
       "    error_name = get_error_name(error_code);\n",
       "    $display(\"Test 7 - Out of Range: sqrt(%0d), Error: %s\", \n",
       "             data_a, error_name);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Error Code Test Complete ===\");\n",
       "    $display();\n",
       "    \n",
       "    #20 $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Error Code Definitions Test ===\n",
      "\n",
      "Test 1 - ADD: 16 + 5 = 21, Error: ERR_NONE\n",
      "Test 2 - ADD Overflow: 255 + 1 = 255, Error: ERR_OVERFLOW\n",
      "Test 3 - SUB Underflow: 5 - 16 = 0, Error: ERR_UNDERFLOW\n",
      "Test 4 - DIV by Zero: 32 / 0 = 0, Error: ERR_DIVIDE_ZERO\n",
      "Test 5 - MUL Overflow: 32 * 16 = 255, Error: ERR_OVERFLOW\n",
      "Test 6 - Invalid Op: op=111, Error: ERR_INVALID_OP\n",
      "Test 7 - Out of Range: sqrt(255), Error: ERR_OUT_OF_RANGE\n",
      "\n",
      "=== Error Code Test Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_17__error_code_definitions/obj_dir directory...\n",
      "Chapter_8_examples/example_17__error_code_definitions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_17__error_code_definitions/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9033d9ce",
   "metadata": {},
   "source": [
    "## User-Defined Types\n",
    "\n",
    "SystemVerilog allows you to create sophisticated user-defined types combining structures, unions, and other advanced features."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "292a9bc7",
   "metadata": {},
   "source": [
    "### Complex Structure Types\n",
    "\n",
    "```systemverilog\n",
    "// Memory transaction structure\n",
    "typedef struct {\n",
    "    logic [31:0] address;\n",
    "    logic [31:0] data;\n",
    "    logic [3:0]  byte_enable;\n",
    "    logic        read_write;  // 0=read, 1=write\n",
    "    logic        valid;\n",
    "    int          timestamp;\n",
    "} memory_transaction_t;\n",
    "\n",
    "// Network packet structure\n",
    "typedef struct {\n",
    "    logic [47:0] dest_mac;\n",
    "    logic [47:0] src_mac;\n",
    "    logic [15:0] ether_type;\n",
    "    logic [7:0]  payload[$];  // Variable size payload\n",
    "    logic [31:0] crc;\n",
    "} ethernet_packet_t;\n",
    "\n",
    "// Configuration register structure\n",
    "typedef struct packed {\n",
    "    logic        enable;\n",
    "    logic [2:0]  mode;\n",
    "    logic        interrupt_enable;\n",
    "    logic        auto_increment;\n",
    "    logic [1:0]  priority;\n",
    "    logic [24:0] reserved;\n",
    "} config_register_t;\n",
    "\n",
    "module user_defined_types;\n",
    "    memory_transaction_t mem_trans;\n",
    "    ethernet_packet_t eth_packet;\n",
    "    config_register_t config_reg;\n",
    "    \n",
    "    initial begin\n",
    "        // Memory transaction example\n",
    "        mem_trans.address = 32'h1000_0000;\n",
    "        mem_trans.data = 32'hDEAD_BEEF;\n",
    "        mem_trans.byte_enable = 4'b1111;\n",
    "        mem_trans.read_write = 1'b1;  // Write\n",
    "        mem_trans.valid = 1'b1;\n",
    "        mem_trans.timestamp = $time;\n",
    "        \n",
    "        $display(\"Memory Transaction:\");\n",
    "        $display(\"  Address: 0x%h\", mem_trans.address);\n",
    "        $display(\"  Data: 0x%h\", mem_trans.data);\n",
    "        $display(\"  Operation: %s\", mem_trans.read_write ? \"WRITE\" : \"READ\");\n",
    "        $display(\"  Timestamp: %0t\", mem_trans.timestamp);\n",
    "        \n",
    "        // Ethernet packet example\n",
    "        eth_packet.dest_mac = 48'hFF_FF_FF_FF_FF_FF;  // Broadcast\n",
    "        eth_packet.src_mac = 48'h00_11_22_33_44_55;\n",
    "        eth_packet.ether_type = 16'h0800;  // IPv4\n",
    "        \n",
    "        // Add payload data\n",
    "        for (int i = 0; i < 64; i++) begin\n",
    "            eth_packet.payload.push_back(8'(i));\n",
    "        end\n",
    "        \n",
    "        eth_packet.crc = 32'h12345678;\n",
    "        \n",
    "        $display(\"\\nEthernet Packet:\");\n",
    "        $display(\"  Destination MAC: %012h\", eth_packet.dest_mac);\n",
    "        $display(\"  Source MAC: %012h\", eth_packet.src_mac);\n",
    "        $display(\"  EtherType: 0x%04h\", eth_packet.ether_type);\n",
    "        $display(\"  Payload size: %0d bytes\", eth_packet.payload.size());\n",
    "        \n",
    "        // Configuration register example\n",
    "        config_reg = '{\n",
    "            enable: 1'b1,\n",
    "            mode: 3'b101,\n",
    "            interrupt_enable: 1'b1,\n",
    "            auto_increment: 1'b0,\n",
    "            priority: 2'b10,\n",
    "            reserved: 25'b0\n",
    "        };\n",
    "        \n",
    "        $display(\"\\nConfiguration Register (0x%08h):\", config_reg);\n",
    "        $display(\"  Enable: %b\", config_reg.enable);\n",
    "        $display(\"  Mode: %b\", config_reg.mode);\n",
    "        $display(\"  Interrupt Enable: %b\", config_reg.interrupt_enable);\n",
    "        $display(\"  Priority: %b\", config_reg.priority);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a46d2178",
   "metadata": {},
   "source": [
    "### **Example 18: Simple Transaction**\n",
    "Structure combining address, data, and control signals for basic bus transactions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "dfbf446a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_bus_transaction.sv\n",
       "// Simple transaction structure for basic bus operations\n",
       "\n",
       "// Transaction class containing address, data, and control signals\n",
       "class simple_bus_transaction;\n",
       "  rand bit [31:0] address;        // 32-bit address field\n",
       "  rand bit [31:0] data;           // 32-bit data field  \n",
       "  rand bit        write_enable;   // Control signal: 1=write, 0=read\n",
       "  rand bit        valid;          // Transaction valid signal\n",
       "  \n",
       "  // Constructor\n",
       "  function new();\n",
       "    address = 0;\n",
       "    data = 0;\n",
       "    write_enable = 0;\n",
       "    valid = 0;\n",
       "  endfunction\n",
       "  \n",
       "  // Display transaction contents\n",
       "  function void display(string prefix = \"\");\n",
       "    $display(\"%s Transaction:\", prefix);\n",
       "    $display(\"  Address: 0x%08h\", address);\n",
       "    $display(\"  Data:    0x%08h\", data);\n",
       "    $display(\"  Write:   %b\", write_enable);\n",
       "    $display(\"  Valid:   %b\", valid);\n",
       "    $display();\n",
       "  endfunction\n",
       "  \n",
       "  // Copy transaction\n",
       "  function simple_bus_transaction copy();\n",
       "    simple_bus_transaction copied_trans = new();\n",
       "    copied_trans.address = this.address;\n",
       "    copied_trans.data = this.data;\n",
       "    copied_trans.write_enable = this.write_enable;\n",
       "    copied_trans.valid = this.valid;\n",
       "    return copied_trans;\n",
       "  endfunction\n",
       "  \n",
       "  // Compare two transactions\n",
       "  function bit compare(simple_bus_transaction other);\n",
       "    return (this.address == other.address && \n",
       "            this.data == other.data &&\n",
       "            this.write_enable == other.write_enable &&\n",
       "            this.valid == other.valid);\n",
       "  endfunction\n",
       "  \n",
       "endclass\n",
       "\n",
       "// Simple bus interface for demonstration\n",
       "interface simple_bus_interface;\n",
       "  logic [31:0] address;\n",
       "  logic [31:0] data;\n",
       "  logic        write_enable;\n",
       "  logic        valid;\n",
       "  logic        ready;\n",
       "  \n",
       "  // Modport for master (drives transactions)\n",
       "  modport master (\n",
       "    output address, data, write_enable, valid,\n",
       "    input  ready\n",
       "  );\n",
       "  \n",
       "  // Modport for slave (receives transactions)\n",
       "  modport slave (\n",
       "    input  address, data, write_enable, valid,\n",
       "    output ready\n",
       "  );\n",
       "  \n",
       "endinterface\n",
       "\n",
       "// Simple bus master module\n",
       "module simple_bus_master (\n",
       "  input  logic clk,\n",
       "  input  logic reset_n,\n",
       "  simple_bus_interface.master bus_if\n",
       ");\n",
       "  \n",
       "  // Simple state machine for demonstration\n",
       "  typedef enum logic [1:0] {\n",
       "    IDLE,\n",
       "    SEND_TRANS,\n",
       "    WAIT_READY\n",
       "  } state_t;\n",
       "  \n",
       "  state_t current_state, next_state;\n",
       "  \n",
       "  // State register\n",
       "  always_ff @(posedge clk or negedge reset_n) begin\n",
       "    if (!reset_n)\n",
       "      current_state <= IDLE;\n",
       "    else\n",
       "      current_state <= next_state;\n",
       "  end\n",
       "  \n",
       "  // Next state logic (simplified for example)\n",
       "  always_comb begin\n",
       "    next_state = current_state;\n",
       "    case (current_state)\n",
       "      IDLE: next_state = SEND_TRANS;\n",
       "      SEND_TRANS: next_state = WAIT_READY;\n",
       "      WAIT_READY: if (bus_if.ready) next_state = IDLE;\n",
       "      default: next_state = IDLE;  // Handle unassigned states\n",
       "    endcase\n",
       "  end\n",
       "  \n",
       "  // Output logic\n",
       "  always_comb begin\n",
       "    bus_if.address = 32'h0;\n",
       "    bus_if.data = 32'h0;\n",
       "    bus_if.write_enable = 1'b0;\n",
       "    bus_if.valid = 1'b0;\n",
       "    \n",
       "    case (current_state)\n",
       "      SEND_TRANS, WAIT_READY: begin\n",
       "        bus_if.address = 32'hDEADBEEF;\n",
       "        bus_if.data = 32'hCAFEBABE;\n",
       "        bus_if.write_enable = 1'b1;\n",
       "        bus_if.valid = 1'b1;\n",
       "      end\n",
       "      default: begin\n",
       "        // Default case: all signals remain at reset values\n",
       "        bus_if.address = 32'h0;\n",
       "        bus_if.data = 32'h0;\n",
       "        bus_if.write_enable = 1'b0;\n",
       "        bus_if.valid = 1'b0;\n",
       "      end\n",
       "    endcase\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_bus_transaction_testbench.sv\n",
       "// Testbench for simple bus transaction example\n",
       "\n",
       "module simple_bus_transaction_testbench;\n",
       "  \n",
       "  // Clock and reset generation\n",
       "  logic clk;\n",
       "  logic reset_n;\n",
       "  \n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #5 clk = ~clk;  // 10ns period clock\n",
       "  end\n",
       "  \n",
       "  // Reset generation\n",
       "  initial begin\n",
       "    reset_n = 0;\n",
       "    #25 reset_n = 1;\n",
       "  end\n",
       "  \n",
       "  // Bus interface instance\n",
       "  simple_bus_interface bus_if();\n",
       "  \n",
       "  // Simple slave ready signal generation\n",
       "  initial begin\n",
       "    bus_if.ready = 0;\n",
       "    #50 bus_if.ready = 1;\n",
       "    #20 bus_if.ready = 0;\n",
       "    #30 bus_if.ready = 1;\n",
       "  end\n",
       "  \n",
       "  // DUT instantiation\n",
       "  simple_bus_master dut (\n",
       "    .clk(clk),\n",
       "    .reset_n(reset_n),\n",
       "    .bus_if(bus_if.master)\n",
       "  );\n",
       "  \n",
       "  // Transaction objects for testing\n",
       "  simple_bus_transaction original_trans;\n",
       "  simple_bus_transaction copied_trans;\n",
       "  simple_bus_transaction compare_trans;\n",
       "  \n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"simple_bus_transaction_testbench.vcd\");\n",
       "    $dumpvars(0, simple_bus_transaction_testbench);\n",
       "    \n",
       "    $display(\"=== Simple Bus Transaction Example ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Wait for reset deassertion\n",
       "    wait(reset_n);\n",
       "    #10;\n",
       "    \n",
       "    // Create and configure original transaction\n",
       "    original_trans = new();\n",
       "    original_trans.address = 32'h1000_BEEF;\n",
       "    original_trans.data = 32'hDEAD_CAFE;\n",
       "    original_trans.write_enable = 1'b1;\n",
       "    original_trans.valid = 1'b1;\n",
       "    \n",
       "    $display(\"Original transaction created:\");\n",
       "    original_trans.display(\"ORIG\");\n",
       "    \n",
       "    // Test copy function\n",
       "    copied_trans = original_trans.copy();\n",
       "    $display(\"Copied transaction:\");\n",
       "    copied_trans.display(\"COPY\");\n",
       "    \n",
       "    // Test compare function - should match\n",
       "    if (original_trans.compare(copied_trans)) begin\n",
       "      $display(\"Copy comparison: PASSED - Transactions match\");\n",
       "    end else begin\n",
       "      $display(\"Copy comparison: FAILED - Transactions don't match\");\n",
       "    end\n",
       "    $display();\n",
       "    \n",
       "    // Create different transaction for comparison test\n",
       "    compare_trans = new();\n",
       "    compare_trans.address = 32'h2000_BEEF;  // Different address\n",
       "    compare_trans.data = 32'hDEAD_CAFE;\n",
       "    compare_trans.write_enable = 1'b1;\n",
       "    compare_trans.valid = 1'b1;\n",
       "    \n",
       "    $display(\"Different transaction for comparison:\");\n",
       "    compare_trans.display(\"DIFF\");\n",
       "    \n",
       "    // Test compare function - should not match\n",
       "    if (!original_trans.compare(compare_trans)) begin\n",
       "      $display(\"Different comparison: PASSED - Transactions differ\");\n",
       "    end else begin\n",
       "      $display(\"Different comparison: FAILED - Should not match\");\n",
       "    end\n",
       "    $display();\n",
       "    \n",
       "    // Test randomization\n",
       "    $display(\"Testing transaction randomization:\");\n",
       "    repeat (3) begin\n",
       "      int rand_result;\n",
       "      rand_result = original_trans.randomize();\n",
       "      if (rand_result == 0) begin\n",
       "        $display(\"Warning: Randomization failed\");\n",
       "      end\n",
       "      original_trans.display(\"RAND\");\n",
       "    end\n",
       "    \n",
       "    // Monitor bus interface activity\n",
       "    $display(\"Monitoring bus interface activity:\");\n",
       "    fork\n",
       "      // Monitor bus signals\n",
       "      begin\n",
       "        forever begin\n",
       "          @(posedge clk);\n",
       "          if (bus_if.valid && bus_if.ready) begin\n",
       "            $display(\"Bus Transaction Detected:\");\n",
       "            $display(\"  Time: %0t\", $time);\n",
       "            $display(\"  Addr: 0x%08h\", bus_if.address);\n",
       "            $display(\"  Data: 0x%08h\", bus_if.data);\n",
       "            $display(\"  Write: %b\", bus_if.write_enable);\n",
       "            $display();\n",
       "          end\n",
       "        end\n",
       "      end\n",
       "      \n",
       "      // Test timeout\n",
       "      begin\n",
       "        #200;\n",
       "      end\n",
       "    join_any\n",
       "    \n",
       "    $display(\"=== Test Complete ===\");\n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "  // Optional: Monitor all bus activity\n",
       "  always @(posedge clk) begin\n",
       "    if (bus_if.valid) begin\n",
       "      $display(\"Time %0t: Bus Active - Addr:0x%h Data:0x%h WE:%b Ready:%b\", \n",
       "               $time, bus_if.address, bus_if.data, \n",
       "               bus_if.write_enable, bus_if.ready);\n",
       "    end\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "- Verilator: Walltime 31.206 s (elab=0.002, cvt=0.060, bld=30.132); cpu 0.054 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "=== Simple Bus Transaction Example ===\n",
      "\n",
      "Original transaction created:\n",
      "ORIG Transaction:\n",
      "  Address: 0x1000beef\n",
      "  Data:    0xdeadcafe\n",
      "  Write:   1\n",
      "  Valid:   1\n",
      "\n",
      "Copied transaction:\n",
      "COPY Transaction:\n",
      "  Address: 0x1000beef\n",
      "  Data:    0xdeadcafe\n",
      "  Write:   1\n",
      "  Valid:   1\n",
      "\n",
      "Copy comparison: PASSED - Transactions match\n",
      "\n",
      "Different transaction for comparison:\n",
      "DIFF Transaction:\n",
      "  Address: 0x2000beef\n",
      "  Data:    0xdeadcafe\n",
      "  Write:   1\n",
      "  Valid:   1\n",
      "\n",
      "Different comparison: PASSED - Transactions differ\n",
      "\n",
      "Testing transaction randomization:\n",
      "RAND Transaction:\n",
      "  Address: 0x797673c4\n",
      "  Data:    0x0b1e5d9c\n",
      "  Write:   0\n",
      "  Valid:   0\n",
      "\n",
      "RAND Transaction:\n",
      "  Address: 0x92178378\n",
      "  Data:    0xbbd58ebc\n",
      "  Write:   0\n",
      "  Valid:   0\n",
      "\n",
      "RAND Transaction:\n",
      "  Address: 0x7d6ff3b7\n",
      "  Data:    0xfcc47153\n",
      "  Write:   1\n",
      "  Valid:   1\n",
      "\n",
      "Monitoring bus interface activity:\n",
      "Time 35: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:0\n",
      "Time 45: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:0\n",
      "Bus Transaction Detected:\n",
      "  Time: 55\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 55: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Time 75: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:0\n",
      "Time 85: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:0\n",
      "Time 95: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:0\n",
      "Bus Transaction Detected:\n",
      "  Time: 105\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 105: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 125\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 125: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 135\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 135: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 155\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 155: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 165\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 165: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 185\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 185: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 195\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 195: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 215\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 215: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "Bus Transaction Detected:\n",
      "  Time: 225\n",
      "  Addr: 0xdeadbeef\n",
      "  Data: 0xcafebabe\n",
      "  Write: 1\n",
      "\n",
      "Time 225: Bus Active - Addr:0xdeadbeef Data:0xcafebabe WE:1 Ready:1\n",
      "=== Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_18__simple_transaction/obj_dir directory...\n",
      "Chapter_8_examples/example_18__simple_transaction/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_18__simple_transaction/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c0bea575",
   "metadata": {},
   "source": [
    "### **Example 19: Configuration Settings**\n",
    "Packed structure representing hardware configuration registers with named fields."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "5b293f64",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// hardware_config_registers.sv\n",
       "module hardware_config_registers (\n",
       "  input  logic        clk,\n",
       "  input  logic        rst_n,\n",
       "  input  logic        write_enable,\n",
       "  input  logic [31:0] config_data_in,\n",
       "  output logic [31:0] config_data_out,\n",
       "  output logic        interrupt_enable,\n",
       "  output logic [2:0]  priority_level,\n",
       "  output logic [7:0]  device_id\n",
       ");\n",
       "\n",
       "  // Packed structure for configuration register\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  reserved;        // Bits [31:24] - Reserved for future use\n",
       "    logic [7:0]  device_id;       // Bits [23:16] - Device identification\n",
       "    logic [4:0]  unused;          // Bits [15:11] - Unused bits\n",
       "    logic [2:0]  priority_level;  // Bits [10:8]  - Interrupt priority\n",
       "    logic [6:0]  feature_flags;   // Bits [7:1]   - Various feature enables\n",
       "    logic        interrupt_enable; // Bit [0]     - Global interrupt enable\n",
       "  } config_register_t;\n",
       "\n",
       "  // Configuration register instance\n",
       "  config_register_t config_reg;\n",
       "\n",
       "  // Register update logic\n",
       "  always_ff @(posedge clk or negedge rst_n) begin\n",
       "    if (!rst_n) begin\n",
       "      // Reset to default configuration\n",
       "      config_reg.reserved        <= 8'h00;\n",
       "      config_reg.device_id       <= 8'hA5;  // Default device ID\n",
       "      config_reg.unused          <= 5'b00000;\n",
       "      config_reg.priority_level  <= 3'b010; // Medium priority\n",
       "      config_reg.feature_flags   <= 7'b0000001; // Basic features\n",
       "      config_reg.interrupt_enable <= 1'b0;  // Interrupts disabled\n",
       "    end else if (write_enable) begin\n",
       "      // Write new configuration\n",
       "      config_reg <= config_data_in;\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignments from packed structure fields\n",
       "  assign config_data_out   = config_reg;\n",
       "  assign interrupt_enable  = config_reg.interrupt_enable;\n",
       "  assign priority_level    = config_reg.priority_level;\n",
       "  assign device_id         = config_reg.device_id;\n",
       "\n",
       "  // Display configuration changes\n",
       "  always @(posedge clk) begin\n",
       "    if (write_enable && rst_n) begin\n",
       "      $display(\"Config Update: Device=0x%02X, Priority=%0d, IntEn=%b\",\n",
       "               config_reg.device_id, config_reg.priority_level,\n",
       "               config_reg.interrupt_enable);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// hardware_config_registers_testbench.sv\n",
       "module config_registers_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic        clk;\n",
       "  logic        rst_n;\n",
       "  logic        write_enable;\n",
       "  logic [31:0] config_data_in;\n",
       "  logic [31:0] config_data_out;\n",
       "  logic        interrupt_enable;\n",
       "  logic [2:0]  priority_level;\n",
       "  logic [7:0]  device_id;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  hardware_config_registers CONFIG_DUT (\n",
       "    .clk(clk),\n",
       "    .rst_n(rst_n),\n",
       "    .write_enable(write_enable),\n",
       "    .config_data_in(config_data_in),\n",
       "    .config_data_out(config_data_out),\n",
       "    .interrupt_enable(interrupt_enable),\n",
       "    .priority_level(priority_level),\n",
       "    .device_id(device_id)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #5 clk = ~clk;  // 10ns period clock\n",
       "  end\n",
       "\n",
       "  // Test sequence\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"config_registers_testbench.vcd\");\n",
       "    $dumpvars(0, config_registers_testbench);\n",
       "\n",
       "    // Initialize signals\n",
       "    rst_n = 0;\n",
       "    write_enable = 0;\n",
       "    config_data_in = 32'h0;\n",
       "\n",
       "    $display(\"=== Configuration Registers Test ===\");\n",
       "    $display();\n",
       "\n",
       "    // Reset sequence\n",
       "    #15;\n",
       "    rst_n = 1;\n",
       "    #10;\n",
       "\n",
       "    $display(\"After Reset:\");\n",
       "    $display(\"  Device ID: 0x%02X\", device_id);\n",
       "    $display(\"  Priority:  %0d\", priority_level);\n",
       "    $display(\"  Int Enable: %b\", interrupt_enable);\n",
       "    $display(\"  Full Config: 0x%08X\", config_data_out);\n",
       "    $display();\n",
       "\n",
       "    // Test configuration write 1: Enable interrupts with high priority\n",
       "    #10;\n",
       "    config_data_in = 32'h00FF_0701;  // DevID=0xFF, Priority=7, IntEn=1\n",
       "    write_enable = 1;\n",
       "    #10;\n",
       "    write_enable = 0;\n",
       "    #10;\n",
       "\n",
       "    $display(\"Config Write 1 (High Priority + Interrupt Enable):\");\n",
       "    $display(\"  Device ID: 0x%02X\", device_id);\n",
       "    $display(\"  Priority:  %0d\", priority_level);\n",
       "    $display(\"  Int Enable: %b\", interrupt_enable);\n",
       "    $display(\"  Full Config: 0x%08X\", config_data_out);\n",
       "    $display();\n",
       "\n",
       "    // Test configuration write 2: Different device ID, medium priority\n",
       "    #10;\n",
       "    config_data_in = 32'h0042_0420;  // DevID=0x42, Priority=4, IntEn=0\n",
       "    write_enable = 1;\n",
       "    #10;\n",
       "    write_enable = 0;\n",
       "    #10;\n",
       "\n",
       "    $display(\"Config Write 2 (Medium Priority + Interrupt Disable):\");\n",
       "    $display(\"  Device ID: 0x%02X\", device_id);\n",
       "    $display(\"  Priority:  %0d\", priority_level);\n",
       "    $display(\"  Int Enable: %b\", interrupt_enable);\n",
       "    $display(\"  Full Config: 0x%08X\", config_data_out);\n",
       "    $display();\n",
       "\n",
       "    // Test configuration write 3: Maximum values\n",
       "    #10;\n",
       "    config_data_in = 32'hABCD_EF01;  // Mixed values\n",
       "    write_enable = 1;\n",
       "    #10;\n",
       "    write_enable = 0;\n",
       "    #10;\n",
       "\n",
       "    $display(\"Config Write 3 (Mixed Values):\");\n",
       "    $display(\"  Device ID: 0x%02X\", device_id);\n",
       "    $display(\"  Priority:  %0d\", priority_level);\n",
       "    $display(\"  Int Enable: %b\", interrupt_enable);\n",
       "    $display(\"  Full Config: 0x%08X\", config_data_out);\n",
       "    $display();\n",
       "\n",
       "    // Test reset again\n",
       "    #10;\n",
       "    rst_n = 0;\n",
       "    #10;\n",
       "    rst_n = 1;\n",
       "    #10;\n",
       "\n",
       "    $display(\"After Second Reset:\");\n",
       "    $display(\"  Device ID: 0x%02X\", device_id);\n",
       "    $display(\"  Priority:  %0d\", priority_level);\n",
       "    $display(\"  Int Enable: %b\", interrupt_enable);\n",
       "    $display(\"  Full Config: 0x%08X\", config_data_out);\n",
       "    $display();\n",
       "\n",
       "    $display(\"=== Configuration Registers Test Complete ===\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Configuration Registers Test ===\n",
      "\n",
      "After Reset:\n",
      "  Device ID: 0xa5\n",
      "  Priority:  2\n",
      "  Int Enable: 0\n",
      "  Full Config: 0x00a50202\n",
      "\n",
      "Config Update: Device=0xa5, Priority=2, IntEn=0\n",
      "Config Write 1 (High Priority + Interrupt Enable):\n",
      "  Device ID: 0xff\n",
      "  Priority:  7\n",
      "  Int Enable: 1\n",
      "  Full Config: 0x00ff0701\n",
      "\n",
      "Config Update: Device=0xff, Priority=7, IntEn=1\n",
      "Config Write 2 (Medium Priority + Interrupt Disable):\n",
      "  Device ID: 0x42\n",
      "  Priority:  4\n",
      "  Int Enable: 0\n",
      "  Full Config: 0x00420420\n",
      "\n",
      "Config Update: Device=0x42, Priority=4, IntEn=0\n",
      "Config Write 3 (Mixed Values):\n",
      "  Device ID: 0xcd\n",
      "  Priority:  7\n",
      "  Int Enable: 1\n",
      "  Full Config: 0xabcdef01\n",
      "\n",
      "After Second Reset:\n",
      "  Device ID: 0xa5\n",
      "  Priority:  2\n",
      "  Int Enable: 0\n",
      "  Full Config: 0x00a50202\n",
      "\n",
      "=== Configuration Registers Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_19__config_registers/obj_dir directory...\n",
      "Chapter_8_examples/example_19__config_registers/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_19__config_registers/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f4c471fe",
   "metadata": {},
   "source": [
    "### **Example 20: Network Message**\n",
    "Structure with fixed header fields and variable-length payload using queues."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "f42b3abf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// network_message_processor.sv\n",
       "module network_message_processor;\n",
       "\n",
       "  // Fixed header structure\n",
       "  typedef struct {\n",
       "    bit [7:0]  version;\n",
       "    bit [7:0]  msg_type;\n",
       "    bit [15:0] payload_length;\n",
       "    bit [31:0] sequence_id;\n",
       "  } message_header_t;\n",
       "\n",
       "  // Complete message structure with header and payload queue\n",
       "  typedef struct {\n",
       "    message_header_t header;\n",
       "    bit [7:0] payload_queue[$];\n",
       "  } network_message_t;\n",
       "\n",
       "  // Message processing queues\n",
       "  network_message_t incoming_messages[$];\n",
       "  network_message_t processed_messages[$];\n",
       "\n",
       "  // Task to create a network message\n",
       "  task create_message(input bit [7:0]  version,\n",
       "                     input bit [7:0]  msg_type,\n",
       "                     input bit [31:0] seq_id,\n",
       "                     input bit [7:0]  payload_data[]);\n",
       "    network_message_t new_msg;\n",
       "    \n",
       "    // Setup fixed header fields\n",
       "    new_msg.header.version = version;\n",
       "    new_msg.header.msg_type = msg_type;\n",
       "    new_msg.header.sequence_id = seq_id;\n",
       "    \n",
       "    // Add variable-length payload to queue\n",
       "    new_msg.payload_queue = {};\n",
       "    foreach (payload_data[i]) begin\n",
       "      new_msg.payload_queue.push_back(payload_data[i]);\n",
       "    end\n",
       "    new_msg.header.payload_length = new_msg.payload_queue.size()[15:0];\n",
       "    \n",
       "    // Add to incoming message queue\n",
       "    incoming_messages.push_back(new_msg);\n",
       "    \n",
       "    $display(\"Created message: Type=%0d, Seq=%0d, PayloadLen=%0d\",\n",
       "             new_msg.header.msg_type,\n",
       "             new_msg.header.sequence_id,\n",
       "             new_msg.header.payload_length);\n",
       "  endtask\n",
       "\n",
       "  // Task to process incoming messages\n",
       "  task process_messages();\n",
       "    network_message_t current_msg;\n",
       "    \n",
       "    while (incoming_messages.size() > 0) begin\n",
       "      current_msg = incoming_messages.pop_front();\n",
       "      \n",
       "      $display(\"Processing message:\");\n",
       "      $display(\"  Header - Ver:%0d Type:%0d Seq:%0d PayloadLen:%0d\",\n",
       "               current_msg.header.version,\n",
       "               current_msg.header.msg_type,\n",
       "               current_msg.header.sequence_id,\n",
       "               current_msg.header.payload_length);\n",
       "      \n",
       "      $write(\"  Payload: \");\n",
       "      foreach (current_msg.payload_queue[i]) begin\n",
       "        $write(\"%02h \", current_msg.payload_queue[i]);\n",
       "      end\n",
       "      $display();\n",
       "      \n",
       "      // Move to processed queue\n",
       "      processed_messages.push_back(current_msg);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  initial begin\n",
       "    bit [7:0] test_payload1[] = '{8'hAA, 8'hBB, 8'hCC};\n",
       "    bit [7:0] test_payload2[] = '{8'h11, 8'h22, 8'h33, 8'h44, 8'h55};\n",
       "    bit [7:0] test_payload3[] = '{8'hFF};\n",
       "    \n",
       "    $display(\"=== Network Message Processor Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Create various messages with different payload lengths\n",
       "    create_message(8'h01, 8'h10, 32'h1001, test_payload1);\n",
       "    create_message(8'h01, 8'h20, 32'h1002, test_payload2);\n",
       "    create_message(8'h01, 8'h30, 32'h1003, test_payload3);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Messages in queue: %0d\", incoming_messages.size());\n",
       "    $display();\n",
       "    \n",
       "    // Process all messages\n",
       "    process_messages();\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Processed messages: %0d\", processed_messages.size());\n",
       "    $display(\"Remaining incoming: %0d\", incoming_messages.size());\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// network_message_processor_testbench.sv\n",
       "module network_message_testbench;\n",
       "\n",
       "  // Instantiate the network message processor\n",
       "  network_message_processor MESSAGE_PROCESSOR_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves for debugging\n",
       "    $dumpfile(\"network_message_testbench.vcd\");\n",
       "    $dumpvars(0, network_message_testbench);\n",
       "    \n",
       "    $display(\"=== Network Message Testbench Started ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Wait for the processor to complete\n",
       "    #10;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Network Message Testbench Completed ===\");\n",
       "    \n",
       "    // Finish simulation\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Network Message Processor Demo ===\n",
      "\n",
      "Created message: Type=16, Seq=4097, PayloadLen=3\n",
      "Created message: Type=32, Seq=4098, PayloadLen=5\n",
      "Created message: Type=48, Seq=4099, PayloadLen=1\n",
      "\n",
      "Messages in queue: 3\n",
      "\n",
      "Processing message:\n",
      "  Header - Ver:1 Type:16 Seq:4097 PayloadLen:3\n",
      "  Payload: aa bb cc\n",
      "Processing message:\n",
      "  Header - Ver:1 Type:32 Seq:4098 PayloadLen:5\n",
      "  Payload: 11 22 33 44 55\n",
      "Processing message:\n",
      "  Header - Ver:1 Type:48 Seq:4099 PayloadLen:1\n",
      "  Payload: ff\n",
      "\n",
      "Processed messages: 3\n",
      "Remaining incoming: 0\n",
      "=== Network Message Testbench Started ===\n",
      "\n",
      "\n",
      "=== Network Message Testbench Completed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_20__network_message/obj_dir directory...\n",
      "Chapter_8_examples/example_20__network_message/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_20__network_message/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7e250bbd",
   "metadata": {},
   "source": [
    "## Tagged Unions and Advanced Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1cc195f4",
   "metadata": {},
   "source": [
    "```systemverilog\n",
    "// Tagged union for different data types\n",
    "typedef union tagged {\n",
    "    void        Invalid;\n",
    "    bit [7:0]   Byte;\n",
    "    bit [15:0]  Word;\n",
    "    bit [31:0]  DWord;\n",
    "    real        Float;\n",
    "    string      Text;\n",
    "} variant_data_t;\n",
    "\n",
    "// Generic container structure\n",
    "typedef struct {\n",
    "    string name;\n",
    "    variant_data_t data;\n",
    "    int timestamp;\n",
    "} data_container_t;\n",
    "\n",
    "module tagged_unions;\n",
    "    variant_data_t var_data;\n",
    "    data_container_t containers[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Create different data containers\n",
    "        data_container_t container;\n",
    "        \n",
    "        // Byte data\n",
    "        container.name = \"Status\";\n",
    "        container.data = tagged Byte (8'hAA);\n",
    "        container.timestamp = $time;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Word data\n",
    "        container.name = \"Port\";\n",
    "        container.data = tagged Word (16'h1234);\n",
    "        container.timestamp = $time + 10;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // DWord data\n",
    "        container.name = \"Address\";\n",
    "        container.data = tagged DWord (32'hDEADBEEF);\n",
    "        container.timestamp = $time + 20;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Float data\n",
    "        container.name = \"Temperature\";\n",
    "        container.data = tagged Float (23.5);\n",
    "        container.timestamp = $time + 30;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // String data\n",
    "        container.name = \"Message\";\n",
    "        container.data = tagged Text (\"Hello World\");\n",
    "        container.timestamp = $time + 40;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Process all containers\n",
    "        foreach(containers[i]) begin\n",
    "            $display(\"\\nContainer %0d: %s\", i, containers[i].name);\n",
    "            $display(\"  Timestamp: %0t\", containers[i].timestamp);\n",
    "            \n",
    "            case (containers[i].data) matches\n",
    "                tagged Invalid:           $display(\"  Data: Invalid\");\n",
    "                tagged Byte .b:          $display(\"  Data: Byte = 0x%02h\", b);\n",
    "                tagged Word .w:          $display(\"  Data: Word = 0x%04h\", w);\n",
    "                tagged DWord .dw:        $display(\"  Data: DWord = 0x%08h\", dw);\n",
    "                tagged Float .f:         $display(\"  Data: Float = %f\", f);\n",
    "                tagged Text .s:          $display(\"  Data: Text = '%s'\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "72b87847",
   "metadata": {},
   "source": [
    "### **Example 21: Multi-Type Container**\n",
    "Tagged union that can hold different data types (integer, string, float) safely."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "941bfd2c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_type_container.sv\n",
       "module multi_type_container;\n",
       "\n",
       "  // Enumeration for data types\n",
       "  typedef enum logic [1:0] {\n",
       "    TYPE_INTEGER = 2'b00,\n",
       "    TYPE_STRING  = 2'b01,\n",
       "    TYPE_FLOAT   = 2'b10,\n",
       "    TYPE_EMPTY   = 2'b11\n",
       "  } data_type_e;\n",
       "\n",
       "  // Union for different data types\n",
       "  typedef union packed {\n",
       "    logic [63:0] integer_value;  // 64-bit to match union size\n",
       "    logic [63:0] string_hash;    // 64-bit to match union size\n",
       "    logic [63:0] float_bits;     // Store float as 64-bit pattern to match $realtobits\n",
       "  } data_value_u;\n",
       "\n",
       "  // Container structure\n",
       "  typedef struct {\n",
       "    data_type_e  data_type;\n",
       "    data_value_u data_value;\n",
       "    string       string_data; // Keep actual string separately\n",
       "    real         float_data;  // Keep actual float separately\n",
       "  } data_container_t;\n",
       "\n",
       "  // Container instance\n",
       "  data_container_t container;\n",
       "\n",
       "  // Initialize container\n",
       "  initial begin\n",
       "    container.data_type = TYPE_EMPTY;\n",
       "    container.string_data = \"\";\n",
       "    container.float_data = 0.0;\n",
       "  end\n",
       "\n",
       "  // Function to store integer value\n",
       "  function void store_integer(int value);\n",
       "    container.data_type = TYPE_INTEGER;\n",
       "    container.data_value.integer_value = 64'(value); // Explicit cast to 64-bit\n",
       "    $display(\"Stored integer: %0d\", value);\n",
       "  endfunction\n",
       "\n",
       "  // Function to store string value\n",
       "  function void store_string(string value);\n",
       "    container.data_type = TYPE_STRING;\n",
       "    container.string_data = value;\n",
       "    container.data_value.string_hash = 64'(value.len()); // Explicit cast to 64-bit\n",
       "    $display(\"Stored string: %s\", value);\n",
       "  endfunction\n",
       "\n",
       "  // Function to store float value\n",
       "  function void store_float(real value);\n",
       "    container.data_type = TYPE_FLOAT;\n",
       "    container.float_data = value;\n",
       "    container.data_value.float_bits = $realtobits(value);\n",
       "    $display(\"Stored float: %0.2f\", value);\n",
       "  endfunction\n",
       "\n",
       "  // Function to safely retrieve and display current value\n",
       "  function void display_container();\n",
       "    case (container.data_type)\n",
       "      TYPE_INTEGER: begin\n",
       "        $display(\"Container holds integer: %0d\", \n",
       "                 int'(container.data_value.integer_value)); // Cast back to int for display\n",
       "      end\n",
       "      TYPE_STRING: begin\n",
       "        $display(\"Container holds string: %s\", container.string_data);\n",
       "      end\n",
       "      TYPE_FLOAT: begin\n",
       "        $display(\"Container holds float: %0.2f\", container.float_data);\n",
       "      end\n",
       "      TYPE_EMPTY: begin\n",
       "        $display(\"Container is empty\");\n",
       "      end\n",
       "      default: begin\n",
       "        $display(\"Container holds unknown type\");\n",
       "      end\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Function to get container type as string\n",
       "  function string get_container_type();\n",
       "    case (container.data_type)\n",
       "      TYPE_INTEGER: return \"integer\";\n",
       "      TYPE_STRING:  return \"string\";\n",
       "      TYPE_FLOAT:   return \"float\";\n",
       "      TYPE_EMPTY:   return \"empty\";\n",
       "      default:      return \"unknown\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Function to check if container is empty\n",
       "  function bit is_empty();\n",
       "    return (container.data_type == TYPE_EMPTY);\n",
       "  endfunction\n",
       "\n",
       "  // Function to clear container\n",
       "  function void clear_container();\n",
       "    container.data_type = TYPE_EMPTY;\n",
       "    container.string_data = \"\";\n",
       "    container.float_data = 0.0;\n",
       "    $display(\"Container cleared\");\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_type_container_testbench.sv\n",
       "module multi_type_container_testbench;\n",
       "\n",
       "  // Instantiate the multi-type container\n",
       "  multi_type_container CONTAINER_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"multi_type_container_testbench.vcd\");\n",
       "    $dumpvars(0, multi_type_container_testbench);\n",
       "    \n",
       "    $display(\"=== Multi-Type Container Example ===\");\n",
       "    $display();\n",
       "\n",
       "    // Test storing different types of data\n",
       "    $display(\"--- Testing Integer Storage ---\");\n",
       "    CONTAINER_INSTANCE.store_integer(42);\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Type: %s\", CONTAINER_INSTANCE.get_container_type());\n",
       "    $display();\n",
       "\n",
       "    $display(\"--- Testing String Storage ---\");\n",
       "    CONTAINER_INSTANCE.store_string(\"Hello SystemVerilog!\");\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Type: %s\", CONTAINER_INSTANCE.get_container_type());\n",
       "    $display();\n",
       "\n",
       "    $display(\"--- Testing Float Storage ---\");\n",
       "    CONTAINER_INSTANCE.store_float(3.14159);\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Type: %s\", CONTAINER_INSTANCE.get_container_type());\n",
       "    $display();\n",
       "\n",
       "    $display(\"--- Testing Type Safety ---\");\n",
       "    CONTAINER_INSTANCE.store_integer(-100);\n",
       "    $display(\"After storing new integer:\");\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Type: %s\", CONTAINER_INSTANCE.get_container_type());\n",
       "    $display();\n",
       "\n",
       "    $display(\"--- Testing Container State Management ---\");\n",
       "    $display(\"Is container empty? %s\", \n",
       "             CONTAINER_INSTANCE.is_empty() ? \"Yes\" : \"No\");\n",
       "    \n",
       "    CONTAINER_INSTANCE.clear_container();\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Is container empty? %s\", \n",
       "             CONTAINER_INSTANCE.is_empty() ? \"Yes\" : \"No\");\n",
       "    $display();\n",
       "\n",
       "    $display(\"--- Final Test ---\");\n",
       "    CONTAINER_INSTANCE.store_string(\"Final test complete!\");\n",
       "    CONTAINER_INSTANCE.display_container();\n",
       "    $display(\"Type: %s\", CONTAINER_INSTANCE.get_container_type());\n",
       "    $display();\n",
       "\n",
       "    $display(\"=== Test Complete ===\");\n",
       "    \n",
       "    #1; // Small delay\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Multi-Type Container Example ===\n",
      "\n",
      "--- Testing Integer Storage ---\n",
      "Stored integer: 42\n",
      "Container holds integer: 42\n",
      "Type: integer\n",
      "\n",
      "--- Testing String Storage ---\n",
      "Stored string: Hello SystemVerilog!\n",
      "Container holds string: Hello SystemVerilog!\n",
      "Type: string\n",
      "\n",
      "--- Testing Float Storage ---\n",
      "Stored float: 3.14\n",
      "Container holds float: 3.14\n",
      "Type: float\n",
      "\n",
      "--- Testing Type Safety ---\n",
      "Stored integer: -100\n",
      "After storing new integer:\n",
      "Container holds integer: -100\n",
      "Type: integer\n",
      "\n",
      "--- Testing Container State Management ---\n",
      "Is container empty?  No\n",
      "Container cleared\n",
      "Container is empty\n",
      "Is container empty? Yes\n",
      "\n",
      "--- Final Test ---\n",
      "Stored string: Final test complete!\n",
      "Container holds string: Final test complete!\n",
      "Type: string\n",
      "\n",
      "=== Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_21__multi_type_container/obj_dir directory...\n",
      "Chapter_8_examples/example_21__multi_type_container/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_21__multi_type_container/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01c9d39a",
   "metadata": {},
   "source": [
    "### **Example 22: Protocol Packet Parser**\n",
    "Using tagged unions to handle different packet types in a communication protocol."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "e3599831",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// protocol_packet_parser.sv\n",
       "module protocol_packet_parser;\n",
       "\n",
       "  // Define packet types using enum\n",
       "  typedef enum logic [1:0] {\n",
       "    DATA_PACKET  = 2'b00,\n",
       "    ACK_PACKET   = 2'b01,\n",
       "    ERROR_PACKET = 2'b10,\n",
       "    RESET_PACKET = 2'b11\n",
       "  } packet_type_t;\n",
       "\n",
       "  // Define structures for different packet data (all 24 bits)\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  sequence_num;\n",
       "    logic [15:0] data_payload;\n",
       "  } data_packet_s;\n",
       "\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  ack_num;\n",
       "    logic        status;\n",
       "    logic [14:0] reserved; // Padding to make 24 bits total\n",
       "  } ack_packet_s;\n",
       "\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  error_code;\n",
       "    logic [15:0] reserved;   // Padding to make 24 bits total\n",
       "  } error_packet_s;\n",
       "\n",
       "  // Main packet structure\n",
       "  typedef struct packed {\n",
       "    packet_type_t packet_type;\n",
       "    logic [23:0]  packet_data; // Union-like data field\n",
       "  } protocol_packet_t;\n",
       "\n",
       "  // Function to create a data packet\n",
       "  function protocol_packet_t create_data_packet(logic [7:0] seq_num, \n",
       "                                                logic [15:0] data);\n",
       "    protocol_packet_t packet;\n",
       "    data_packet_s data_struct;\n",
       "    \n",
       "    data_struct.sequence_num = seq_num;\n",
       "    data_struct.data_payload = data;\n",
       "    packet.packet_type = DATA_PACKET;\n",
       "    packet.packet_data = data_struct;\n",
       "    return packet;\n",
       "  endfunction\n",
       "\n",
       "  // Function to create an ACK packet\n",
       "  function protocol_packet_t create_ack_packet(logic [7:0] ack_num, \n",
       "                                               logic status);\n",
       "    protocol_packet_t packet;\n",
       "    ack_packet_s ack_struct;\n",
       "    \n",
       "    ack_struct.ack_num = ack_num;\n",
       "    ack_struct.status = status;\n",
       "    ack_struct.reserved = 15'b0;\n",
       "    packet.packet_type = ACK_PACKET;\n",
       "    packet.packet_data = ack_struct;\n",
       "    return packet;\n",
       "  endfunction\n",
       "\n",
       "  // Function to create an error packet\n",
       "  function protocol_packet_t create_error_packet(logic [7:0] error_code);\n",
       "    protocol_packet_t packet;\n",
       "    error_packet_s error_struct;\n",
       "    \n",
       "    error_struct.error_code = error_code;\n",
       "    error_struct.reserved = 16'b0;\n",
       "    packet.packet_type = ERROR_PACKET;\n",
       "    packet.packet_data = error_struct;\n",
       "    return packet;\n",
       "  endfunction\n",
       "\n",
       "  // Function to create a reset packet\n",
       "  function protocol_packet_t create_reset_packet();\n",
       "    protocol_packet_t packet;\n",
       "    packet.packet_type = RESET_PACKET;\n",
       "    packet.packet_data = 24'b0;\n",
       "    return packet;\n",
       "  endfunction\n",
       "\n",
       "  // Function to parse and display packet information\n",
       "  function void parse_packet(protocol_packet_t packet);\n",
       "    case (packet.packet_type)\n",
       "      DATA_PACKET: begin\n",
       "        data_packet_s data_info;\n",
       "        data_info = data_packet_s'(packet.packet_data[23:0]);\n",
       "        $display(\"DATA PACKET:\");\n",
       "        $display(\"  Sequence Number: %0d\", data_info.sequence_num);\n",
       "        $display(\"  Data Payload: 0x%04h\", data_info.data_payload);\n",
       "      end\n",
       "      \n",
       "      ACK_PACKET: begin\n",
       "        ack_packet_s ack_info;\n",
       "        ack_info = ack_packet_s'(packet.packet_data[23:0]);\n",
       "        $display(\"ACK PACKET:\");\n",
       "        $display(\"  ACK Number: %0d\", ack_info.ack_num);\n",
       "        $display(\"  Status: %s\", ack_info.status ? \"SUCCESS\" : \"FAIL\");\n",
       "      end\n",
       "      \n",
       "      ERROR_PACKET: begin\n",
       "        logic [7:0] error_code;\n",
       "        error_code = packet.packet_data[23:16];\n",
       "        $display(\"ERROR PACKET:\");\n",
       "        $display(\"  Error Code: %0d\", error_code);\n",
       "      end\n",
       "      \n",
       "      RESET_PACKET: begin\n",
       "        $display(\"RESET PACKET: System reset requested\");\n",
       "      end\n",
       "      \n",
       "      default: begin\n",
       "        $display(\"UNKNOWN PACKET TYPE\");\n",
       "      end\n",
       "    endcase\n",
       "    $display(\"----------------------------------------\");\n",
       "  endfunction\n",
       "\n",
       "  // Function to get packet type as string\n",
       "  function string get_packet_type_string(protocol_packet_t packet);\n",
       "    case (packet.packet_type)\n",
       "      DATA_PACKET:  return \"DATA\";\n",
       "      ACK_PACKET:   return \"ACK\";\n",
       "      ERROR_PACKET: return \"ERROR\";\n",
       "      RESET_PACKET: return \"RESET\";\n",
       "      default:      return \"UNKNOWN\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Function to validate packet integrity\n",
       "  function bit is_valid_packet(protocol_packet_t packet);\n",
       "    case (packet.packet_type)\n",
       "      DATA_PACKET, ACK_PACKET, ERROR_PACKET, RESET_PACKET: return 1'b1;\n",
       "      default: return 1'b0;\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// protocol_packet_parser_testbench.sv\n",
       "module packet_parser_testbench;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  protocol_packet_parser PARSER_INSTANCE();\n",
       "\n",
       "  // Import types from the design (Verilator-compatible approach)\n",
       "  typedef enum logic [1:0] {\n",
       "    DATA_PACKET  = 2'b00,\n",
       "    ACK_PACKET   = 2'b01,\n",
       "    ERROR_PACKET = 2'b10,\n",
       "    RESET_PACKET = 2'b11\n",
       "  } packet_type_t;\n",
       "\n",
       "  typedef struct packed {\n",
       "    packet_type_t packet_type;\n",
       "    logic [23:0]  packet_data;\n",
       "  } protocol_packet_t;\n",
       "\n",
       "  // Test variables\n",
       "  protocol_packet_t test_packet;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"packet_parser_testbench.vcd\");\n",
       "    $dumpvars(0, packet_parser_testbench);\n",
       "\n",
       "    $display(\"=== Protocol Packet Parser Test ===\");\n",
       "    $display();\n",
       "\n",
       "    // Test 1: Data packet\n",
       "    $display(\"Test 1: Creating and parsing DATA packet\");\n",
       "    test_packet = PARSER_INSTANCE.create_data_packet(8'd42, 16'hABCD);\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "    $display(\"Packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "\n",
       "    // Test 2: ACK packet with success status\n",
       "    $display(\"Test 2: Creating and parsing ACK packet (SUCCESS)\");\n",
       "    test_packet = PARSER_INSTANCE.create_ack_packet(8'd42, 1'b1);\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "    $display(\"Packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "\n",
       "    // Test 3: ACK packet with fail status\n",
       "    $display(\"Test 3: Creating and parsing ACK packet (FAIL)\");\n",
       "    test_packet = PARSER_INSTANCE.create_ack_packet(8'd15, 1'b0);\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "    $display(\"Packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "\n",
       "    // Test 4: Error packet\n",
       "    $display(\"Test 4: Creating and parsing ERROR packet\");\n",
       "    test_packet = PARSER_INSTANCE.create_error_packet(8'd255);\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "    $display(\"Packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "\n",
       "    // Test 5: Reset packet\n",
       "    $display(\"Test 5: Creating and parsing RESET packet\");\n",
       "    test_packet = PARSER_INSTANCE.create_reset_packet();\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "    $display(\"Packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "\n",
       "    // Test 6: Demonstrate packet type checking\n",
       "    $display(\"Test 6: Packet type verification\");\n",
       "    test_packet = PARSER_INSTANCE.create_data_packet(8'd10, 16'h1234);\n",
       "    \n",
       "    if (test_packet.packet_type == DATA_PACKET)\n",
       "      $display(\"Correctly identified as DATA packet\");\n",
       "    else\n",
       "      $display(\"Failed to identify DATA packet\");\n",
       "\n",
       "    if (test_packet.packet_type == ACK_PACKET)\n",
       "      $display(\"Incorrectly identified as ACK packet\");\n",
       "    else\n",
       "      $display(\"Correctly rejected as ACK packet\");\n",
       "\n",
       "    // Test 7: Manual packet creation (testing direct assignment)\n",
       "    $display();\n",
       "    $display(\"Test 7: Testing manual packet creation\");\n",
       "    test_packet.packet_type = RESET_PACKET; // Use enum value\n",
       "    test_packet.packet_data = 24'hDEADBE;\n",
       "    $display(\"Manual packet type: %s\", \n",
       "             PARSER_INSTANCE.get_packet_type_string(test_packet));\n",
       "    $display(\"Valid packet: %s\", \n",
       "             PARSER_INSTANCE.is_valid_packet(test_packet) ? \"YES\" : \"NO\");\n",
       "    PARSER_INSTANCE.parse_packet(test_packet);\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== All tests completed ===\");\n",
       "    \n",
       "    #10 $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Protocol Packet Parser Test ===\n",
      "\n",
      "Test 1: Creating and parsing DATA packet\n",
      "DATA PACKET:\n",
      "  Sequence Number: 42\n",
      "  Data Payload: 0xabcd\n",
      "----------------------------------------\n",
      "Packet type: DATA\n",
      "Valid packet: YES\n",
      "\n",
      "Test 2: Creating and parsing ACK packet (SUCCESS)\n",
      "ACK PACKET:\n",
      "  ACK Number: 42\n",
      "  Status: SUCCESS\n",
      "----------------------------------------\n",
      "Packet type: ACK\n",
      "Valid packet: YES\n",
      "\n",
      "Test 3: Creating and parsing ACK packet (FAIL)\n",
      "ACK PACKET:\n",
      "  ACK Number: 15\n",
      "  Status:    FAIL\n",
      "----------------------------------------\n",
      "Packet type: ACK\n",
      "Valid packet: YES\n",
      "\n",
      "Test 4: Creating and parsing ERROR packet\n",
      "ERROR PACKET:\n",
      "  Error Code: 255\n",
      "----------------------------------------\n",
      "Packet type: ERROR\n",
      "Valid packet: YES\n",
      "\n",
      "Test 5: Creating and parsing RESET packet\n",
      "RESET PACKET: System reset requested\n",
      "----------------------------------------\n",
      "Packet type: RESET\n",
      "Valid packet: YES\n",
      "\n",
      "Test 6: Packet type verification\n",
      "Correctly identified as DATA packet\n",
      "Correctly rejected as ACK packet\n",
      "\n",
      "Test 7: Testing manual packet creation\n",
      "Manual packet type: RESET\n",
      "Valid packet: YES\n",
      "RESET PACKET: System reset requested\n",
      "----------------------------------------\n",
      "\n",
      "=== All tests completed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_22__protocol_packet_parser/obj_dir directory...\n",
      "Chapter_8_examples/example_22__protocol_packet_parser/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_22__protocol_packet_parser/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b5d87e3",
   "metadata": {},
   "source": [
    "### **Example 23: Generic Data Storage**\n",
    "Container structure using tagged unions for storing various data formats with metadata."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "4713307d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// generic_data_container.sv\n",
       "// Generic data storage using tagged unions for various data formats\n",
       "\n",
       "module data_container_module ();\n",
       "\n",
       "  // Define data types that can be stored\n",
       "  typedef enum {\n",
       "    DATA_INTEGER,\n",
       "    DATA_REAL,\n",
       "    DATA_STRING,\n",
       "    DATA_BITS\n",
       "  } data_type_t;\n",
       "\n",
       "  // Union for storing different data formats\n",
       "  typedef union packed {\n",
       "    int       integer_data;       // Integer storage\n",
       "    bit [31:0] bits_data;        // Bit vector storage\n",
       "  } storage_data_t;\n",
       "  \n",
       "  // Separate storage for non-packed types\n",
       "  typedef struct {\n",
       "    real      real_value;         // Real number storage\n",
       "    string    string_value;       // String storage\n",
       "  } extended_data_t;\n",
       "\n",
       "  // Container structure with metadata\n",
       "  typedef struct {\n",
       "    data_type_t     data_type;      // Type identifier\n",
       "    string          label;          // Data label/name\n",
       "    time            timestamp;      // Creation timestamp\n",
       "    storage_data_t  data;          // Packed data (int/bits)\n",
       "    extended_data_t ext_data;      // Extended data (real/string)\n",
       "  } data_container_t;\n",
       "\n",
       "  // Storage array for multiple containers\n",
       "  data_container_t storage_array[10];\n",
       "  int storage_count = 0;\n",
       "\n",
       "  // Function to store integer data\n",
       "  function void store_integer(string label_name, int value);\n",
       "    if (storage_count < 10) begin\n",
       "      storage_array[storage_count].data_type = DATA_INTEGER;\n",
       "      storage_array[storage_count].label = label_name;\n",
       "      storage_array[storage_count].timestamp = $time;\n",
       "      storage_array[storage_count].data.integer_data = value;\n",
       "      storage_count++;\n",
       "      $display(\"Stored integer: %s = %0d at time %0t\", \n",
       "               label_name, value, $time);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to store real data\n",
       "  function void store_real(string label_name, real value);\n",
       "    if (storage_count < 10) begin\n",
       "      storage_array[storage_count].data_type = DATA_REAL;\n",
       "      storage_array[storage_count].label = label_name;\n",
       "      storage_array[storage_count].timestamp = $time;\n",
       "      storage_array[storage_count].ext_data.real_value = value;\n",
       "      storage_count++;\n",
       "      $display(\"Stored real: %s = %0.2f at time %0t\", \n",
       "               label_name, value, $time);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to store string data\n",
       "  function void store_string(string label_name, string value);\n",
       "    if (storage_count < 10) begin\n",
       "      storage_array[storage_count].data_type = DATA_STRING;\n",
       "      storage_array[storage_count].label = label_name;\n",
       "      storage_array[storage_count].timestamp = $time;\n",
       "      storage_array[storage_count].ext_data.string_value = value;\n",
       "      storage_count++;\n",
       "      $display(\"Stored string: %s = '%s' at time %0t\", \n",
       "               label_name, value, $time);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to store bit vector data\n",
       "  function void store_bits(string label_name, bit [31:0] value);\n",
       "    if (storage_count < 10) begin\n",
       "      storage_array[storage_count].data_type = DATA_BITS;\n",
       "      storage_array[storage_count].label = label_name;\n",
       "      storage_array[storage_count].timestamp = $time;\n",
       "      storage_array[storage_count].data.bits_data = value;\n",
       "      storage_count++;\n",
       "      $display(\"Stored bits: %s = 0x%08h at time %0t\", \n",
       "               label_name, value, $time);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to retrieve and display stored data\n",
       "  function void display_storage();\n",
       "    $display(\"\\n=== Data Container Storage Report ===\");\n",
       "    for (int i = 0; i < storage_count; i++) begin\n",
       "      $display(\"Index %0d: Label='%s', Time=%0t\", \n",
       "               i, storage_array[i].label, storage_array[i].timestamp);\n",
       "      \n",
       "      case (storage_array[i].data_type)\n",
       "        DATA_INTEGER: begin\n",
       "          $display(\"  Type: INTEGER, Value: %0d\", \n",
       "                   storage_array[i].data.integer_data);\n",
       "        end\n",
       "        DATA_REAL: begin\n",
       "          $display(\"  Type: REAL, Value: %0.2f\", \n",
       "                   storage_array[i].ext_data.real_value);\n",
       "        end\n",
       "        DATA_STRING: begin\n",
       "          $display(\"  Type: STRING, Value: '%s'\", \n",
       "                   storage_array[i].ext_data.string_value);\n",
       "        end\n",
       "        DATA_BITS: begin\n",
       "          $display(\"  Type: BITS, Value: 0x%08h\", \n",
       "                   storage_array[i].data.bits_data);\n",
       "        end\n",
       "      endcase\n",
       "      $display();\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"Generic Data Storage Container Example\");\n",
       "    $display(\"=====================================\");\n",
       "    \n",
       "    // Store different types of data\n",
       "    #10 store_integer(\"counter_value\", 42);\n",
       "    #10 store_real(\"voltage_level\", 3.14);\n",
       "    #10 store_string(\"device_name\", \"FPGA_Board\");\n",
       "    #10 store_bits(\"control_reg\", 32'hDEADBEEF);\n",
       "    #10 store_integer(\"temperature\", -25);\n",
       "    \n",
       "    // Display all stored data\n",
       "    #10 display_storage();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// generic_data_container_testbench.sv\n",
       "// Testbench for generic data storage container\n",
       "\n",
       "module data_container_testbench;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  data_container_module CONTAINER_INSTANCE();\n",
       "\n",
       "  // Additional test scenarios\n",
       "  initial begin\n",
       "    // Dump waves for debugging\n",
       "    $dumpfile(\"data_container_testbench.vcd\");\n",
       "    $dumpvars(0, data_container_testbench);\n",
       "    \n",
       "    $display(\"\\n=== Testbench: Additional Storage Operations ===\");\n",
       "    \n",
       "    // Wait for initial operations to complete\n",
       "    #100;\n",
       "    \n",
       "    // Test storage of additional data types\n",
       "    CONTAINER_INSTANCE.store_string(\"project_id\", \"SV_Example_23\");\n",
       "    #5 CONTAINER_INSTANCE.store_bits(\"status_flags\", 32'b10101010);\n",
       "    #5 CONTAINER_INSTANCE.store_real(\"frequency\", 100.5);\n",
       "    \n",
       "    // Display updated storage\n",
       "    #10 CONTAINER_INSTANCE.display_storage();\n",
       "    \n",
       "    // Test storage limit (array is size 10)\n",
       "    $display(\"\\n=== Testing Storage Limit ===\");\n",
       "    CONTAINER_INSTANCE.store_integer(\"overflow_test\", 999);\n",
       "    CONTAINER_INSTANCE.store_integer(\"overflow_test2\", 1000);\n",
       "    \n",
       "    #10 $display(\"\\nTotal items stored: %0d\", \n",
       "                 CONTAINER_INSTANCE.storage_count);\n",
       "    \n",
       "    #10 $finish;\n",
       "  end\n",
       "\n",
       "  // Monitor storage operations\n",
       "  initial begin\n",
       "    $monitor(\"Time %0t: Storage count = %0d\", \n",
       "             $time, CONTAINER_INSTANCE.storage_count);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Testbench: Additional Storage Operations ===\n",
      "Generic Data Storage Container Example\n",
      "=====================================\n",
      "Time 0: Storage count = 0\n",
      "Stored integer: counter_value = 42 at time 10\n",
      "Time 10: Storage count = 1\n",
      "Stored real: voltage_level = 3.14 at time 20\n",
      "Time 20: Storage count = 2\n",
      "Stored string: device_name = 'FPGA_Board' at time 30\n",
      "Time 30: Storage count = 3\n",
      "Stored bits: control_reg = 0xdeadbeef at time 40\n",
      "Time 40: Storage count = 4\n",
      "Stored integer: temperature = -25 at time 50\n",
      "Time 50: Storage count = 5\n",
      "\n",
      "=== Data Container Storage Report ===\n",
      "Index 0: Label='counter_value', Time=10\n",
      "  Type: INTEGER, Value: 42\n",
      "\n",
      "Index 1: Label='voltage_level', Time=20\n",
      "  Type: REAL, Value: 3.14\n",
      "\n",
      "Index 2: Label='device_name', Time=30\n",
      "  Type: STRING, Value: 'FPGA_Board'\n",
      "\n",
      "Index 3: Label='control_reg', Time=40\n",
      "  Type: BITS, Value: 0xdeadbeef\n",
      "\n",
      "Index 4: Label='temperature', Time=50\n",
      "  Type: INTEGER, Value: -25\n",
      "\n",
      "Stored string: project_id = 'SV_Example_23' at time 100\n",
      "Time 100: Storage count = 6\n",
      "Stored bits: status_flags = 0x000000aa at time 105\n",
      "Time 105: Storage count = 7\n",
      "Stored real: frequency = 100.50 at time 110\n",
      "Time 110: Storage count = 8\n",
      "\n",
      "=== Data Container Storage Report ===\n",
      "Index 0: Label='counter_value', Time=10\n",
      "  Type: INTEGER, Value: 42\n",
      "\n",
      "Index 1: Label='voltage_level', Time=20\n",
      "  Type: REAL, Value: 3.14\n",
      "\n",
      "Index 2: Label='device_name', Time=30\n",
      "  Type: STRING, Value: 'FPGA_Board'\n",
      "\n",
      "Index 3: Label='control_reg', Time=40\n",
      "  Type: BITS, Value: 0xdeadbeef\n",
      "\n",
      "Index 4: Label='temperature', Time=50\n",
      "  Type: INTEGER, Value: -25\n",
      "\n",
      "Index 5: Label='project_id', Time=100\n",
      "  Type: STRING, Value: 'SV_Example_23'\n",
      "\n",
      "Index 6: Label='status_flags', Time=105\n",
      "  Type: BITS, Value: 0x000000aa\n",
      "\n",
      "Index 7: Label='frequency', Time=110\n",
      "  Type: REAL, Value: 100.50\n",
      "\n",
      "\n",
      "=== Testing Storage Limit ===\n",
      "Stored integer: overflow_test = 999 at time 120\n",
      "Stored integer: overflow_test2 = 1000 at time 120\n",
      "Time 120: Storage count = 10\n",
      "\n",
      "Total items stored: 10\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_8_examples/example_23__generic_data_storage/obj_dir directory...\n",
      "Chapter_8_examples/example_23__generic_data_storage/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "from read_files_utils import read_sv_files\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_8_examples/example_23__generic_data_storage/\"\n",
    "read_sv_files(files_path)\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b1b0783",
   "metadata": {},
   "source": [
    "## Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c2bca49c",
   "metadata": {},
   "source": [
    "When working with advanced data types in SystemVerilog:\n",
    "1. **Choose the Right Type**: Use dynamic arrays for variable-size data, associative arrays for sparse data, and queues for ordered collections.\n",
    "2. **Memory Management**: Always consider memory allocation and deallocation, especially with dynamic arrays.\n",
    "3. **Type Safety**: Use typedef and enumerations to create self-documenting, type-safe code.\n",
    "4. **Packed vs Unpacked**: Use packed structures/arrays when you need bit-level access or specific memory layout.\n",
    "5. **Performance Considerations**: Associative arrays have lookup overhead; use regular arrays when performance is critical and size is known.\n",
    "6. **Code Organization**: Group related data using structures and use unions when you need different interpretations of the same data."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
