# do Gated_DFF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/hextex/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/hdl/Gated_DFF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:51:56 on Nov 05,2025
# vcom -reportprogress 300 -93 -work work /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/hdl/Gated_DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Gated_DFF
# -- Compiling architecture rtl of Gated_DFF
# End time: 01:51:56 on Nov 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/../sim/tb_Gated_DFF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:51:56 on Nov 05,2025
# vcom -reportprogress 300 -93 -work work /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/../sim/tb_Gated_DFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Gated_DFF
# -- Compiling architecture test of tb_Gated_DFF
# End time: 01:51:56 on Nov 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Gated_DFF
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Gated_DFF 
# Start time: 01:51:56 on Nov 05,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gated_dff(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

abort
pwd
# /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Gated_DFF/project/simulation/questa
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# End time: 01:53:12 on Nov 05,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
