    { SzAH,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_AH },
    { SzAL,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_AL },
    { SzAX,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_AX },
    { SzEAX,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_EAX },
    { SzBH,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_BH },
    { SzBL,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_BL },
    { SzBX,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_BX },
    { SzEBX,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_EBX },
    { SzCH,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_CH },
    { SzCL,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_CL },
    { SzCX,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_CX },
    { SzECX,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_ECX },
    { SzDH,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_DH },
    { SzDL,     rtCPU | rtInvisible | rtInteger,        8,  0, CV_REG_DL },
    { SzDX,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_DX },
    { SzEDX,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_EDX },
    { SzSI,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_SI },
    { SzESI,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_ESI },
    { SzDI,     rtCPU | rtRegular  | rtInteger,         16, 0, CV_REG_DI },
    { SzEDI,    rtCPU | rtExtended | rtInteger,         32, 0, CV_REG_EDI },

    { SzIP,     rtCPU | rtRegular  | rtInteger | rtPC | rtNewLine,  16, 0, CV_REG_IP },
    { SzEIP,    rtCPU | rtExtended | rtInteger | rtPC | rtNewLine,  32, 0, CV_REG_EIP },
    { SzSP,     rtCPU | rtRegular  | rtInteger | rtFrame, 16, 0, CV_REG_SP },
    { SzESP,    rtCPU | rtExtended | rtInteger | rtFrame, 32, 0, CV_REG_ESP },
    { SzBP,     rtCPU | rtRegular  | rtInteger | rtFrame, 16, 0, CV_REG_BP },
    { SzEBP,    rtCPU | rtExtended | rtInteger | rtFrame, 32, 0, CV_REG_EBP },
    { SzFlags,  rtCPU | rtRegular  | rtInteger, 16, 0, CV_REG_FLAGS },
    { SzEFlags, rtCPU | rtExtended | rtInteger, 32, 0, CV_REG_EFLAGS },

    { SzMM0,     rtCPU | rtExtended | rtInteger | rtMMX | rtNewLine, 64, 0, CV_REG_MM0 },
	{ SzMM1,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM1 },
	{ SzMM2,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM2 },
	{ SzMM3,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM3 },
	{ SzMM4,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM4 },
	{ SzMM5,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM5 },
	{ SzMM6,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM6 },
	{ SzMM7,     rtCPU | rtExtended | rtInteger | rtMMX, 64, 0, CV_REG_MM7 },
	
    { SzXMM0L,     rtFPU | rtExtended | rtFloat | rtWillamette | rtNewLine, 64, 0, CV_REG_XMM0L },
	{ SzXMM0H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM0H },
	{ SzXMM1L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM1L },
	{ SzXMM1H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM1H },
	{ SzXMM2L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM2L },
	{ SzXMM2H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM2H },
	{ SzXMM3L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM3L },
	{ SzXMM3H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM3H },
    { SzXMM4L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM4L },
	{ SzXMM4H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM4H },
	{ SzXMM5L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM5L },
	{ SzXMM5H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM5H },
	{ SzXMM6L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM6L },
	{ SzXMM6H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM6H },
	{ SzXMM7L,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM7L },
	{ SzXMM7H,     rtFPU | rtExtended | rtFloat | rtWillamette, 64, 0, CV_REG_XMM7H },

	{ SzXMM0,    rtCPU | rtExtended | rtInteger | rtKatmai | rtNewLine, 128, 0, CV_REG_XMM0 },
    { SzXMM1,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM1 },
    { SzXMM2,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM2 },
    { SzXMM3,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM3 },
    { SzXMM4,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM4 },
    { SzXMM5,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM5 },
    { SzXMM6,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM6 },
    { SzXMM7,    rtCPU | rtExtended | rtInteger | rtKatmai, 128, 0, CV_REG_XMM7 },

    { SzXMM00,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM00 },
    { SzXMM01,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM01 },
    { SzXMM02,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM02 },
    { SzXMM03,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM03 },
    { SzXMM10,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM10 },
    { SzXMM11,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM11 },
    { SzXMM12,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM12 },
    { SzXMM13,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM13 },
    { SzXMM20,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM20 },
    { SzXMM21,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM21 },
    { SzXMM22,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM22 },
    { SzXMM23,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM23 },
    { SzXMM30,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM30 },
    { SzXMM31,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM31 },
    { SzXMM32,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM32 },
    { SzXMM33,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM33 },
    { SzXMM40,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM40 },
    { SzXMM41,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM41 },
    { SzXMM42,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM42 },
    { SzXMM43,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM43 },
    { SzXMM50,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM50 },
    { SzXMM51,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM51 },
    { SzXMM52,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM52 },
    { SzXMM53,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM53 },
    { SzXMM60,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM60 },
    { SzXMM61,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM61 },
    { SzXMM62,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM62 },
    { SzXMM63,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM63 },
    { SzXMM70,   rtFPU | rtExtended | rtFloat | rtKatmai | rtNewLine, 32, 0, CV_REG_XMM70 },
    { SzXMM71,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM71 },
    { SzXMM72,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM72 },
    { SzXMM73,   rtFPU | rtExtended | rtFloat | rtKatmai, 32, 0, CV_REG_XMM73 },
    { SzMxCsr,   rtFPU | rtExtended | rtInteger | rtKatmai, 32, 0, CV_REG_MXCSR },

    { SzCS,     rtCPU | rtExtended | rtRegular | rtInteger | rtPC | rtNewLine, 16, 0, CV_REG_CS },
    { SzDS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, CV_REG_DS },
    { SzES,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, CV_REG_ES },
    { SzSS,     rtCPU | rtExtended | rtRegular | rtInteger | rtFrame, 16, 0, CV_REG_SS },
    { SzFS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, CV_REG_FS },
    { SzGS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, CV_REG_GS },

    { SzCr0,    rtCPU | rtSpecial | rtInteger | rtNewLine, 32, 0, CV_REG_CR0 },
    { SzCr2,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_CR2 },
    { SzCr3,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_CR3 },
    { SzCr4,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_CR4 },
    { SzDr0,    rtCPU | rtSpecial | rtInteger | rtNewLine, 32, 0, CV_REG_DR0 },
    { SzDr1,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_DR1 },
    { SzDr2,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_DR2 },
    { SzDr3,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_DR3 },
    { SzDr6,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_DR6 },
    { SzDr7,    rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_DR7 },
    { SzGdtr,   rtCPU | rtSpecial | rtInteger | rtNewLine, 32, 0, CV_REG_GDTR },
    { SzGdtl,   rtCPU | rtSpecial | rtInteger,             16, 0, CV_REG_GDTL },
    { SzIdtr,   rtCPU | rtSpecial | rtInteger,             32, 0, CV_REG_IDTR },
    { SzIdtl,   rtCPU | rtSpecial | rtInteger,             16, 0, CV_REG_IDTL },
    { SzTr,     rtCPU | rtSpecial | rtInteger,             16, 0, CV_REG_TR },
    { SzLdtr,   rtCPU | rtSpecial | rtInteger,             16, 0, CV_REG_LDTR },

	{ SzST0,    rtFPU | rtRegular | rtExtended | rtFloat | rtNewLine,   80, 0, CV_REG_ST0 },
    { SzST1,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST1 },
    { SzST2,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST2 },
    { SzST3,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST3 },
    { SzST4,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST4 },
    { SzST5,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST5 },
    { SzST6,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST6 },
    { SzST7,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, CV_REG_ST7 },
    { SzCtrl,   rtFPU | rtRegular | rtExtended | rtInteger | rtNewLine, 16, 0, CV_REG_CTRL },
    { SzStat,   rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, CV_REG_STAT },
    { SzTag,    rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, CV_REG_TAG },
    { SzFpIp,   rtFPU | rtRegular | rtInteger,              16, 0, CV_REG_FPIP },
    { SzFpEip,  rtFPU | rtExtended | rtInteger,             32, 0, CV_REG_FPEIP },
    { SzFpCs,   rtFPU | rtRegular | rtExtended | rtInteger | rtNewLine, 16, 0, CV_REG_FPCS },
    { SzFpDs,   rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, CV_REG_FPDS },
    { SzFpEdo,  rtFPU | rtExtended | rtInteger,             32, 0, CV_REG_FPEDO },
    { SzFpDo,   rtFPU | rtRegular | rtInteger,              16, 0, CV_REG_FPDO },

	{ "MM00",	rtFPU | rtExtended | rtFloat | rt3DNow | rtNewLine, 32, 0, CV_REG_MM00},
	{ "MM01",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM01},
	{ "MM10",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM10},
	{ "MM11",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM11},
	{ "MM20",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM20},
	{ "MM21",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM21},
	{ "MM30",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM30},
	{ "MM31",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM31},
	{ "MM40",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM40},
	{ "MM41",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM41},
	{ "MM50",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM50},
	{ "MM51",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM51},
	{ "MM60",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM60},
	{ "MM61",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM61},
	{ "MM70",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM70},
	{ "MM71",	rtFPU | rtExtended | rtFloat | rt3DNow, 32, 0, CV_REG_MM71},
