

================================================================
== Synthesis Summary Report of 'my_adder'
================================================================
+ General Information: 
    * Date:           Tue Apr  8 19:12:29 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        my_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ my_adder  |     -|  5.39|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  15 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 8        |
| b         | ap_none | 8        |
| sum       | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| a        | in        | ap_uint<8>  |
| b        | in        | ap_uint<8>  |
| sum      | out       | ap_uint<8>& |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| sum      | sum          | port    |
| sum      | sum_ap_vld   | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------+-----+--------+-----------+-----+--------+---------+
| Name       | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+------------+-----+--------+-----------+-----+--------+---------+
| + my_adder | 0   |        |           |     |        |         |
|   sum      | -   |        | sub_ln232 | sub | fabric | 0       |
+------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

