#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 25 15:51:06 2024
# Process ID: 30128
# Current directory: D:/Xlinix Projects/NanoProcessorFinalV4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37328 D:\Xlinix Projects\NanoProcessorFinalV4\NanoProcessorFinalV4.xpr
# Log file: D:/Xlinix Projects/NanoProcessorFinalV4/vivado.log
# Journal file: D:/Xlinix Projects/NanoProcessorFinalV4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.xpr}
INFO: [Project 1-313] Project file moved from 'D:/sem2/DigitalDesign/NanoProcessor/NanoProcessorFinalV4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 897.094 ; gain = 151.309
update_compile_order -fileset sources_1
set_property top Programme_ROM [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Programme_ROM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1045.832 ; gain = 81.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Programme_ROM' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Programme_ROM' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.566 ; gain = 122.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.566 ; gain = 122.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.566 ; gain = 122.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.980 ; gain = 432.508
6 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.980 ; gain = 432.508
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{D:/Xlinix Projects/NanoProcessor/LUT.srcs/sim_1/new/TB_Programme_ROM.vhd}}
update_compile_order -fileset sim_1
set_property top TB_Programme_ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Programme_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Programme_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Programme_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/imports/new/TB_Programme_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Programme_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Programme_ROM_behav xil_defaultlib.TB_Programme_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Programme_ROM [programme_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_programme_rom
Built simulation snapshot TB_Programme_ROM_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xlinix -notrace
couldn't read file "D:/Xlinix": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 25 18:14:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Programme_ROM_behav -key {Behavioral:sim_1:Functional:TB_Programme_ROM} -tclbatch {TB_Programme_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Programme_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Programme_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1406.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
close_project
open_project {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Programme_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Programme_ROM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Programme_ROM_behav xil_defaultlib.TB_Programme_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Programme_ROM_behav -key {Behavioral:sim_1:Functional:TB_Programme_ROM} -tclbatch {TB_Programme_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Programme_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Programme_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top InstructionDecoder [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: InstructionDecoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.059 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1444.523 ; gain = 38.465
6 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1444.523 ; gain = 38.465
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: InstructionDecoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.680 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.879 ; gain = 9.199
6 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.879 ; gain = 9.199
open_project {D:/Xlinix Projects/lab 3/lab 3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xlinix/Project sources/FA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Xlinix Projects/Lab_4/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Xlinix Projects/Lab_4/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
set_property top Decoder_2_to_4 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder_2_to_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 34.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.281 ; gain = 73.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.281 ; gain = 73.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.281 ; gain = 73.691
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:28]
Finished Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.113 ; gain = 165.523
5 Infos, 22 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.113 ; gain = 165.523
close_design
set_property top TB_Decoder_2_to_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Decoder_2_to_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Decoder_2_to_4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto eaebeb6834624d849af4d39c27fe56dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Decoder_2_to_4_behav xil_defaultlib.TB_Decoder_2_to_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_Decoder_2_to_4_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xlinix -notrace
couldn't read file "D:/Xlinix": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 25 22:07:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Decoder_2_to_4_behav -key {Behavioral:sim_1:Functional:TB_Decoder_2_to_4} -tclbatch {TB_Decoder_2_to_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Decoder_2_to_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Decoder_2_to_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1624.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Decoder_3_to_8 [current_fileset]
update_compile_order -fileset sources_1
set_property top TB_Decoder_3_to_8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder_3_to_8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1624.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:32' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:32' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1624.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1624.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1624.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:28]
Finished Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1666.164 ; gain = 41.211
9 Infos, 22 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1666.164 ; gain = 41.211
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder_3_to_8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:32' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_2_to_4.vhd:32' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [D:/Xlinix Projects/Lab_4/project_1/project_1.srcs/sources_1/new/Decoder_3_to_8.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1666.164 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1666.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1666.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[3]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[4]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[5]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[6]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D[7]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc:28]
Finished Parsing XDC File [D:/Xlinix Projects/Lab_4/project_1/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.508 ; gain = 26.344
9 Infos, 22 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.508 ; gain = 26.344
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Decoder_3_to_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Decoder_3_to_8_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto eaebeb6834624d849af4d39c27fe56dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Decoder_3_to_8_behav xil_defaultlib.TB_Decoder_3_to_8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_3_to_8
Built simulation snapshot TB_Decoder_3_to_8_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xlinix -notrace
couldn't read file "D:/Xlinix": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 25 22:17:39 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/Lab_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Decoder_3_to_8_behav -key {Behavioral:sim_1:Functional:TB_Decoder_3_to_8} -tclbatch {TB_Decoder_3_to_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Decoder_3_to_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Decoder_3_to_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1692.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/Xlinix Projects/Lab 6/Lab 6.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
current_project NanoProcessorFinalV4
close_design
set_property top Reg [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Reg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SumLED[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[4]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[5]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LightOut[6]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.508 ; gain = 0.000
5 Infos, 44 Warnings, 44 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.508 ; gain = 0.000
close_design
open_project {D:/Xlinix Projects/RegLab/RegLab.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/puujkklterw/Documents/RegLab' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinix/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
current_project {Lab 6}
close_project
close_project
set_property top PROCESSOR [current_fileset]
update_compile_order -fileset sources_1
set_property top TB_PROCESSOR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: PROCESSOR
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROCESSOR' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:4' bound to instance 'Instruction_dec' of component 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:164]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:32' bound to instance 'slow_clock' of component 'Slow_Clk' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:34' bound to instance 'pc' of component 'ProgramCounter' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (3#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'PCAdder' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:34' bound to instance 'PC_Adder' of component 'PCAdder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:189]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA0' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA1' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA2' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (6#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_1_3' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:34' bound to instance 'mux_2_to_3' of component 'Mux_2_1_3' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_3' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_3' (7#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-3491] module 'RegBankv2' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:32' bound to instance 'reg_bank' of component 'RegBankv2' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:202]
INFO: [Synth 8-638] synthesizing module 'RegBankv2' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:34' bound to instance 'Decoder3_8' of component 'Decoder_3_to_8' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (10#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_2' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_3' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:105]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_4' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_5' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:121]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_6' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:129]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_7' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'RegBankv2' (11#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Programme_ROM' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:33' bound to instance 'programme_rom_0' of component 'Programme_ROM' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Programme_ROM' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Programme_ROM' (12#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_one' of component 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_1_4' (13#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_two' of component 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:235]
INFO: [Synth 8-3491] module 'AddSubUnit' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:32' bound to instance 'add_sub_unit' of component 'AddSubUnit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddSubUnit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:32' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (14#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AddSubUnit' (15#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_2_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:34' bound to instance 'mux_2_to_4' of component 'Mux_2_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_4' (16#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-3491] module 'SevenSegDriver' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:32' bound to instance 'seven_seg_driver' of component 'SevenSegDriver' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:269]
INFO: [Synth 8-638] synthesizing module 'SevenSegDriver' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-3491] module 'LUT_Digit' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:32' bound to instance 'LUT0' of component 'LUT_Digit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:74]
INFO: [Synth 8-638] synthesizing module 'LUT_Digit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'LUT_Digit' (17#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-3491] module 'LUT_Sign' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:34' bound to instance 'LUT1' of component 'LUT_Sign' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_Sign' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Sign' (18#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-3491] module 'LUT_Address' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:33' bound to instance 'LUT2' of component 'LUT_Address' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:82]
INFO: [Synth 8-638] synthesizing module 'LUT_Address' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Address' (19#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDriver' (20#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PROCESSOR' (21#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.508 ; gain = 0.000
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.508 ; gain = 0.000
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PROCESSOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_PROCESSOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_Address
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_Digit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_Sign
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_1_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_1_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_1_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBankv2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SevenSegDriver
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_PROCESSOR
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PROCESSOR_behav xil_defaultlib.TB_PROCESSOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_3 [mux_2_1_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBankv2 [regbankv2_default]
Compiling architecture behavioral of entity xil_defaultlib.Programme_ROM [programme_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_1_4 [mux_8_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit [addsubunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_4 [mux_2_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Digit [lut_digit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Sign [lut_sign_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Address [lut_address_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegDriver [sevensegdriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PROCESSOR [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_PROCESSOR_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xlinix -notrace
couldn't read file "D:/Xlinix": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 01:27:51 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_PROCESSOR_behav -key {Behavioral:sim_1:Functional:TB_PROCESSOR} -tclbatch {TB_PROCESSOR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_PROCESSOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_PROCESSOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
config_webtalk -user on
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PROCESSOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_PROCESSOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_PROCESSOR
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PROCESSOR_behav xil_defaultlib.TB_PROCESSOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_3 [mux_2_1_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBankv2 [regbankv2_default]
Compiling architecture behavioral of entity xil_defaultlib.Programme_ROM [programme_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_1_4 [mux_8_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit [addsubunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_4 [mux_2_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Digit [lut_digit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Sign [lut_sign_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Address [lut_address_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegDriver [sevensegdriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PROCESSOR [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_PROCESSOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_PROCESSOR_behav -key {Behavioral:sim_1:Functional:TB_PROCESSOR} -tclbatch {TB_PROCESSOR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_PROCESSOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_PROCESSOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PROCESSOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_PROCESSOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sim_1/new/TB_PROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_PROCESSOR
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PROCESSOR_behav xil_defaultlib.TB_PROCESSOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_3 [mux_2_1_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBankv2 [regbankv2_default]
Compiling architecture behavioral of entity xil_defaultlib.Programme_ROM [programme_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_1_4 [mux_8_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit [addsubunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_1_4 [mux_2_1_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Digit [lut_digit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Sign [lut_sign_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_Address [lut_address_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegDriver [sevensegdriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PROCESSOR [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_PROCESSOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PROCESSOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_PROCESSOR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PROCESSOR_behav xil_defaultlib.TB_PROCESSOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PROCESSOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_PROCESSOR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 50c04aa522c34d79af5d642021f3458c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PROCESSOR_behav xil_defaultlib.TB_PROCESSOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_PROCESSOR_behav -key {Behavioral:sim_1:Functional:TB_PROCESSOR} -tclbatch {TB_PROCESSOR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_PROCESSOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_PROCESSOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}
add_files -fileset sim_1 -norecurse {{D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}}
set_property xsim.view {{D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}} [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: PROCESSOR
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROCESSOR' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:4' bound to instance 'Instruction_dec' of component 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:164]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:32' bound to instance 'slow_clock' of component 'Slow_Clk' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:34' bound to instance 'pc' of component 'ProgramCounter' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (3#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'PCAdder' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:34' bound to instance 'PC_Adder' of component 'PCAdder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:189]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA0' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA1' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA2' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (6#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_1_3' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:34' bound to instance 'mux_2_to_3' of component 'Mux_2_1_3' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_3' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_3' (7#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-3491] module 'RegBankv2' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:32' bound to instance 'reg_bank' of component 'RegBankv2' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:202]
INFO: [Synth 8-638] synthesizing module 'RegBankv2' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:34' bound to instance 'Decoder3_8' of component 'Decoder_3_to_8' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (10#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_2' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_3' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:105]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_4' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_5' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:121]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_6' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:129]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_7' of component 'Reg' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'RegBankv2' (11#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Programme_ROM' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:33' bound to instance 'programme_rom_0' of component 'Programme_ROM' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Programme_ROM' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Programme_ROM' (12#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_one' of component 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_1_4' (13#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_two' of component 'Mux_8_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:235]
INFO: [Synth 8-3491] module 'AddSubUnit' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:32' bound to instance 'add_sub_unit' of component 'AddSubUnit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddSubUnit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:32' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (14#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AddSubUnit' (15#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_2_1_4' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:34' bound to instance 'mux_2_to_4' of component 'Mux_2_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_4' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_4' (16#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-3491] module 'SevenSegDriver' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:32' bound to instance 'seven_seg_driver' of component 'SevenSegDriver' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:269]
INFO: [Synth 8-638] synthesizing module 'SevenSegDriver' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-3491] module 'LUT_Digit' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:32' bound to instance 'LUT0' of component 'LUT_Digit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:74]
INFO: [Synth 8-638] synthesizing module 'LUT_Digit' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'LUT_Digit' (17#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-3491] module 'LUT_Sign' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:34' bound to instance 'LUT1' of component 'LUT_Sign' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_Sign' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Sign' (18#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-3491] module 'LUT_Address' declared at 'D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:33' bound to instance 'LUT2' of component 'LUT_Address' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:82]
INFO: [Synth 8-638] synthesizing module 'LUT_Address' [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Address' (19#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDriver' (20#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PROCESSOR' (21#1) [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.617 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.141 ; gain = 108.523
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.141 ; gain = 108.523
close_design
launch_runs impl_1 -jobs 8
[Fri Apr 26 02:33:23 2024] Launched synth_1...
Run output will be captured here: D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/synth_1/runme.log
[Fri Apr 26 02:33:23 2024] Launched impl_1...
Run output will be captured here: D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2147.836 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2147.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2191.809 ; gain = 369.668
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 26 02:45:32 2024] Launched impl_1...
Run output will be captured here: D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/impl_1/runme.log
file copy -force {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/impl_1/PROCESSOR.bit} {D:/Xlinix Projects/NanoProcessorFinalV4/BitStream/NanoProcessorBitStream.bit}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 03:22:14 2024...
