(S (NP (NP (ADJP (NP (VBG Mapping) (NN neuro)) (HYPH -) (VBN inspired)) (NNS algorithms)) (PP (IN to) (NP (NP (NN sensor) (NNS backplanes)) (PP (IN of) (NP (NML (IN on) (HYPH -) (NN chip)) (NN hardware)))))) (VP (VBP require) (S (VP (VBG shifting) (NP (DT the) (NN signal) (NN processing)) (PP (IN from) (NP (NP (JJ digital)) (PP (IN to) (NP (DT the) (NN analog) (NN domain))))) (, ,) (S (VP (VBG demanding) (NP (NN memory) (NNS technologies)) (PP (IN beyond) (NP (NP (JJ conventional) (NN CMOS)) (NP (JJ binary) (NN storage) (NNS units))))))))) (. .))
(S (S (VP (VBG Using) (NP (NP (NNS memristors)) (PP (IN for) (NP (VBG building) (NN analog) (NNS data)))))) (NP (NN storage)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (JJ promising) (NNS approaches)) (PP (IN amongst) (NP (VBG emerging) (JJ non-volatile) (NN memory) (NNS technologies))))))) (. .))
(S (ADVP (RB Recently)) (, ,) (NP (NP (DT a) (NML (NML (ADJP (JJ memristive) (JJ multi-level)) (NN memory)) (-LRB- -LRB-) (NML (NN MLM)) (-RRB- -RRB-)) (NN cell)) (PP (IN for) (S (VP (VBG storing) (NP (JJ discrete) (NN analog) (NNS values)))))) (VP (VBZ has) (VP (VBN been) (VP (VBN developed) (PP (IN in) (SBAR (WHNP (WDT which)) (S (NP (NN memory) (NN system)) (VP (VBZ is) (VP (VBN implemented) (S (VP (VBG combining) (NP (NNS memristors)) (PP (IN in) (NP (NML (NN voltage) (NN divider)) (NN configuration))))))))))))) (. .))
(S (PP (IN In) (NP (VBN given) (NN example))) (, ,) (NP (NP (DT the) (NN memory) (NN cell)) (PP (IN of) (NP (NP (CD 3) (NNS sub-cells)) (PP (IN with) (NP (NP (DT a) (NN memristor)) (PP (IN in) (NP (DT each)))))))) (VP (VBD was) (VP (VBN programmed) (S (VP (TO to) (VP (VB store) (NP (NP (JJ ternary) (NNS bits)) (SBAR (WHNP (WDT which)) (S (ADVP (RB overall)) (VP (VBD achieved) (NP (NP (CD 10)) (CC and) (NP (CD 27) (JJ discrete) (NN voltage) (NNS levels)))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (PP (IN for) (NP (NP (JJ further) (NN use)) (PP (IN of) (NP (VBN proposed) (NML (NML (NN memory) (NN cell)) (PP (IN in) (NP (NN analog) (NN signal) (NN processing) (NNS circuits)))) (NNS data))))) (NP (NN encoder)) (VP (VBZ is) (VP (VBN required) (S (VP (TO to) (VP (VB generate) (NP (NP (NN control) (NNS voltages)) (PP (IN for) (NP (VBG programming) (NNS memristors)))) (S (VP (TO to) (VP (VB store) (NP (JJ discrete) (NN analog) (NNS values)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT the) (NML (NN design) (CC and) (NN performance)) (NN analysis)) (PP (IN of) (NP (NP (NNS data) (NN encoder)) (SBAR (WHNP (WDT that)) (S (VP (VBZ generates) (NP (NP (NN write) (NN pattern) (NNS signals)) (PP (IN for) (NP (NML (CD 10) (NN level)) (JJ memristive) (NN memory))))))))))) (. .))
