{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 18:04:02 2010 " "Info: Processing started: Thu Oct 14 18:04:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example -c example " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off example -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/top_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_OR-myLogic " "Info: Found design unit 1: AND_OR-myLogic" {  } { { "AND_OR.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/AND_OR.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_OR " "Info: Found entity 1: AND_OR" {  } { { "AND_OR.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/AND_OR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cascadedadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cascadedadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascaded_adder-myadder " "Info: Found design unit 1: cascaded_adder-myadder" {  } { { "cascadedadder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/cascadedadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cascaded_adder " "Info: Found entity 1: cascaded_adder" {  } { { "cascadedadder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/cascadedadder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thehalfadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file thehalfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thehalfadder-adder_half " "Info: Found design unit 1: thehalfadder-adder_half" {  } { { "thehalfadder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/thehalfadder.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 thehalfadder " "Info: Found entity 1: thehalfadder" {  } { { "thehalfadder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/thehalfadder.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thefulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file thefulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thefulladder-adder_full " "Info: Found design unit 1: thefulladder-adder_full" {  } { { "thefulladder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/thefulladder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 thefulladder " "Info: Found entity 1: thefulladder" {  } { { "thefulladder.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/thefulladder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascaded_adder cascaded_adder:inst " "Info: Elaborating entity \"cascaded_adder\" for hierarchy \"cascaded_adder:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/top_level.bdf" { { 112 416 512 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thehalfadder cascaded_adder:inst\|thehalfadder:U1 " "Info: Elaborating entity \"thehalfadder\" for hierarchy \"cascaded_adder:inst\|thehalfadder:U1\"" {  } { { "cascadedadder.vhd" "U1" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/cascadedadder.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thefulladder cascaded_adder:inst\|thefulladder:U2 " "Info: Elaborating entity \"thefulladder\" for hierarchy \"cascaded_adder:inst\|thefulladder:U2\"" {  } { { "cascadedadder.vhd" "U2" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC226 - DIGITAL ELECTRONICS AND VHDL/Sessions/03 - Combinational Logic 2 (Structural VHDL)/tasks/01-structuralBlocks/cascadedadder.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 18:04:05 2010 " "Info: Processing ended: Thu Oct 14 18:04:05 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
