Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct  8 19:15:53 2025
| Host         : ToniProBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           28 |
| Yes          | No                    | No                     |              14 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                    Enable Signal                                                   |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                                                    | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | mpg_start/E[0]                                                                                                     | mpg_reset/SR[0]                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mpg_step/E[0]                                                                                                      | mpg_reset/SR[0]                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_tx/idx0                                                                                                          | mpg_reset/SR[0]                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                    |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                    |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG |                                                                                                                    | mpg_reset/db_cnt[0]_i_1__0_n_0                                                     |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                    | mpg_start/db_cnt[0]_i_1_n_0                                                        |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                    | mpg_step/db_cnt[0]_i_1__1_n_0                                                      |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                    | u_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG |                                                                                                                    |                                                                                    |                8 |             22 |         2.75 |
+----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


