# Makefile for compiling and linking multiple source files into one executable

# Define compiler and flags
CC = gcc
CFLAGS = -Wall -Wextra -std=c11
LDFLAGS =

# Define source files and object files
SOURCES = main.c util.c
OBJECTS = $(SOURCES:.c=.o)

# Define target executable file
TARGET = program

# Build rule for target executable
$(TARGET): $(OBJECTS)
	$(CC) $(LDFLAGS) $(OBJECTS) -o $@

# Build rule for object files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Delete all object files and executable
clean:
	rm -f $(OBJECTS) $(TARGET)

# Declare phony targets
.PHONY: all clean

# Default target is to create executable
all: $(TARGET)