\hypertarget{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+ssrt\+:\+:\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_ab7c33200e4f0caa44ec81cf08d269dca}{S\+S\+RT}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a5e66bf3464442a11762bd8c9379f2223}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a8bc83d3fb28f60b95f5ba7dcb5b6f614}{S\+A\+ST}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a1d6f86880a12c56b96c63d6b9e7d9ee4}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a1d6f86880a12c56b96c63d6b9e7d9ee4}{}\label{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a1d6f86880a12c56b96c63d6b9e7d9ee4}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a5e66bf3464442a11762bd8c9379f2223}{}\label{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a5e66bf3464442a11762bd8c9379f2223}
\mbox{[}5\+:4\mbox{]} \index{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}!S\+A\+ST@{S\+A\+ST}}
\index{S\+A\+ST@{S\+A\+ST}!\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+A\+ST}{SAST}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields\+::\+S\+A\+ST}\hypertarget{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a8bc83d3fb28f60b95f5ba7dcb5b6f614}{}\label{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_a8bc83d3fb28f60b95f5ba7dcb5b6f614}
\mbox{[}6\mbox{]} Set All S\+T\+A\+RT Bits (activates all channels) \index{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}!S\+S\+RT@{S\+S\+RT}}
\index{S\+S\+RT@{S\+S\+RT}!\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+S\+RT}{SSRT}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+ssrt\+::\+\_\+hw\+\_\+dma\+\_\+ssrt\+\_\+bitfields\+::\+S\+S\+RT}\hypertarget{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_ab7c33200e4f0caa44ec81cf08d269dca}{}\label{struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_ab7c33200e4f0caa44ec81cf08d269dca}
\mbox{[}3\+:0\mbox{]} Set S\+T\+A\+RT Bit 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
