{
  "Top": "lane_seg_top",
  "RtlTop": "lane_seg_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "lane_seg_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out4_ir3": {
      "index": "1",
      "direction": "out",
      "srcType": "__fp16*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out4_ir3_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out4_ir3_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ctrl": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ctrl",
          "usage": "data",
          "direction": "in"
        }]
    },
    "status": {
      "index": "3",
      "direction": "inout",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "magic": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "magic",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "magic_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top lane_seg_top -name lane_seg_top",
      "set_directive_top lane_seg_top -name lane_seg_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lane_seg_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "39980645",
    "Latency": "39980644"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lane_seg_top",
    "Version": "1.0",
    "DisplayName": "Lane_seg_top",
    "Revision": "2114268869",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lane_seg_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/lane_seg_support.cpp",
      "..\/lane_seg_top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/lane_seg_top_control_s_axi.vhd",
      "impl\/vhdl\/lane_seg_top_enc1_ir0.vhd",
      "impl\/vhdl\/lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.vhd",
      "impl\/vhdl\/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_dw_out_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_exp_out_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13.vhd",
      "impl\/vhdl\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_dw_out_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_exp_out_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13.vhd",
      "impl\/vhdl\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_dw_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_exp_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13.vhd",
      "impl\/vhdl\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_encoder0_c1.vhd",
      "impl\/vhdl\/lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_encoder0_c1_Pipeline_1.vhd",
      "impl\/vhdl\/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.vhd",
      "impl\/vhdl\/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.vhd",
      "impl\/vhdl\/lane_seg_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lane_seg_top_gmem_in_m_axi.vhd",
      "impl\/vhdl\/lane_seg_top_gmem_out_m_axi.vhd",
      "impl\/vhdl\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1.vhd",
      "impl\/vhdl\/lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_6ns_12ns_17_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_61s_7ns_61_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_mux_3_2_16_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_out2_ir1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_urem_7ns_3ns_2_11_1.vhd",
      "impl\/vhdl\/lane_seg_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lane_seg_top_control_s_axi.v",
      "impl\/verilog\/lane_seg_top_enc1_ir0.v",
      "impl\/verilog\/lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.v",
      "impl\/verilog\/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_dw_out_2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_dw_out_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_exp_out_2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_exp_out_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13.v",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_dw_out_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_dw_out_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_exp_out_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_exp_out_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13.v",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_dw_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_dw_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_exp_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_exp_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13.v",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_encoder0_c1.v",
      "impl\/verilog\/lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_encoder0_c1_Pipeline_1.v",
      "impl\/verilog\/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.v",
      "impl\/verilog\/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.v",
      "impl\/verilog\/lane_seg_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lane_seg_top_gmem_in_m_axi.v",
      "impl\/verilog\/lane_seg_top_gmem_out_m_axi.v",
      "impl\/verilog\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1.v",
      "impl\/verilog\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1.v",
      "impl\/verilog\/lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/lane_seg_top_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/lane_seg_top_mul_6ns_12ns_17_1_1.v",
      "impl\/verilog\/lane_seg_top_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/lane_seg_top_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/lane_seg_top_mul_61s_7ns_61_1_1.v",
      "impl\/verilog\/lane_seg_top_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/lane_seg_top_mux_3_2_16_1_1.v",
      "impl\/verilog\/lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_out2_ir1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_out2_ir1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1.v",
      "impl\/verilog\/lane_seg_top_urem_7ns_3ns_2_11_1.v",
      "impl\/verilog\/lane_seg_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/data\/lane_seg_top.mdd",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/data\/lane_seg_top.tcl",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top.c",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top.h",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_hw.h",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_linux.c",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lane_seg_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_r_1",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 31 to 0 of image_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_r_2",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 63 to 32 of image_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out4_ir3_1",
          "access": "W",
          "description": "Data signal of out4_ir3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out4_ir3",
              "access": "W",
              "description": "Bit 31 to 0 of out4_ir3"
            }]
        },
        {
          "offset": "0x20",
          "name": "out4_ir3_2",
          "access": "W",
          "description": "Data signal of out4_ir3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out4_ir3",
              "access": "W",
              "description": "Bit 63 to 32 of out4_ir3"
            }]
        },
        {
          "offset": "0x28",
          "name": "ctrl",
          "access": "W",
          "description": "Data signal of ctrl",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl"
            }]
        },
        {
          "offset": "0x30",
          "name": "status_i",
          "access": "W",
          "description": "Data signal of status_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_i",
              "access": "W",
              "description": "Bit 31 to 0 of status_i"
            }]
        },
        {
          "offset": "0x38",
          "name": "status_o",
          "access": "R",
          "description": "Data signal of status_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_o",
              "access": "R",
              "description": "Bit 31 to 0 of status_o"
            }]
        },
        {
          "offset": "0x3c",
          "name": "status_o_ctrl",
          "access": "R",
          "description": "Control signal of status_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_o_ap_vld",
              "access": "R",
              "description": "Control signal status_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "magic",
          "access": "R",
          "description": "Data signal of magic",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "magic",
              "access": "R",
              "description": "Bit 31 to 0 of magic"
            }]
        },
        {
          "offset": "0x44",
          "name": "magic_ctrl",
          "access": "R",
          "description": "Control signal of magic",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "magic_ap_vld",
              "access": "R",
              "description": "Control signal magic_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out4_ir3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "ctrl"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "status"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "magic"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_in:m_axi_gmem_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_in": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_in_",
      "paramPrefix": "C_M_AXI_GMEM_IN_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_in_ARADDR",
        "m_axi_gmem_in_ARBURST",
        "m_axi_gmem_in_ARCACHE",
        "m_axi_gmem_in_ARID",
        "m_axi_gmem_in_ARLEN",
        "m_axi_gmem_in_ARLOCK",
        "m_axi_gmem_in_ARPROT",
        "m_axi_gmem_in_ARQOS",
        "m_axi_gmem_in_ARREADY",
        "m_axi_gmem_in_ARREGION",
        "m_axi_gmem_in_ARSIZE",
        "m_axi_gmem_in_ARUSER",
        "m_axi_gmem_in_ARVALID",
        "m_axi_gmem_in_AWADDR",
        "m_axi_gmem_in_AWBURST",
        "m_axi_gmem_in_AWCACHE",
        "m_axi_gmem_in_AWID",
        "m_axi_gmem_in_AWLEN",
        "m_axi_gmem_in_AWLOCK",
        "m_axi_gmem_in_AWPROT",
        "m_axi_gmem_in_AWQOS",
        "m_axi_gmem_in_AWREADY",
        "m_axi_gmem_in_AWREGION",
        "m_axi_gmem_in_AWSIZE",
        "m_axi_gmem_in_AWUSER",
        "m_axi_gmem_in_AWVALID",
        "m_axi_gmem_in_BID",
        "m_axi_gmem_in_BREADY",
        "m_axi_gmem_in_BRESP",
        "m_axi_gmem_in_BUSER",
        "m_axi_gmem_in_BVALID",
        "m_axi_gmem_in_RDATA",
        "m_axi_gmem_in_RID",
        "m_axi_gmem_in_RLAST",
        "m_axi_gmem_in_RREADY",
        "m_axi_gmem_in_RRESP",
        "m_axi_gmem_in_RUSER",
        "m_axi_gmem_in_RVALID",
        "m_axi_gmem_in_WDATA",
        "m_axi_gmem_in_WID",
        "m_axi_gmem_in_WLAST",
        "m_axi_gmem_in_WREADY",
        "m_axi_gmem_in_WSTRB",
        "m_axi_gmem_in_WUSER",
        "m_axi_gmem_in_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "image"
        }
      ]
    },
    "m_axi_gmem_out": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_out_",
      "paramPrefix": "C_M_AXI_GMEM_OUT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_out_ARADDR",
        "m_axi_gmem_out_ARBURST",
        "m_axi_gmem_out_ARCACHE",
        "m_axi_gmem_out_ARID",
        "m_axi_gmem_out_ARLEN",
        "m_axi_gmem_out_ARLOCK",
        "m_axi_gmem_out_ARPROT",
        "m_axi_gmem_out_ARQOS",
        "m_axi_gmem_out_ARREADY",
        "m_axi_gmem_out_ARREGION",
        "m_axi_gmem_out_ARSIZE",
        "m_axi_gmem_out_ARUSER",
        "m_axi_gmem_out_ARVALID",
        "m_axi_gmem_out_AWADDR",
        "m_axi_gmem_out_AWBURST",
        "m_axi_gmem_out_AWCACHE",
        "m_axi_gmem_out_AWID",
        "m_axi_gmem_out_AWLEN",
        "m_axi_gmem_out_AWLOCK",
        "m_axi_gmem_out_AWPROT",
        "m_axi_gmem_out_AWQOS",
        "m_axi_gmem_out_AWREADY",
        "m_axi_gmem_out_AWREGION",
        "m_axi_gmem_out_AWSIZE",
        "m_axi_gmem_out_AWUSER",
        "m_axi_gmem_out_AWVALID",
        "m_axi_gmem_out_BID",
        "m_axi_gmem_out_BREADY",
        "m_axi_gmem_out_BRESP",
        "m_axi_gmem_out_BUSER",
        "m_axi_gmem_out_BVALID",
        "m_axi_gmem_out_RDATA",
        "m_axi_gmem_out_RID",
        "m_axi_gmem_out_RLAST",
        "m_axi_gmem_out_RREADY",
        "m_axi_gmem_out_RRESP",
        "m_axi_gmem_out_RUSER",
        "m_axi_gmem_out_RVALID",
        "m_axi_gmem_out_WDATA",
        "m_axi_gmem_out_WID",
        "m_axi_gmem_out_WLAST",
        "m_axi_gmem_out_WREADY",
        "m_axi_gmem_out_WSTRB",
        "m_axi_gmem_out_WUSER",
        "m_axi_gmem_out_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out4_ir3"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out4_ir3"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_in_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_in_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_out_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lane_seg_top",
      "Instances": [
        {
          "ModuleName": "encoder0_c1",
          "InstanceName": "grp_encoder0_c1_fu_516",
          "Instances": [
            {
              "ModuleName": "encoder0_c1_Pipeline_1",
              "InstanceName": "grp_encoder0_c1_Pipeline_1_fu_129"
            },
            {
              "ModuleName": "encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3",
              "InstanceName": "grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_135"
            },
            {
              "ModuleName": "encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5",
              "InstanceName": "grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_143"
            }
          ]
        },
        {
          "ModuleName": "enc1_ir0",
          "InstanceName": "grp_enc1_ir0_fu_595",
          "Instances": [
            {
              "ModuleName": "enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2",
              "InstanceName": "grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_172"
            },
            {
              "ModuleName": "enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7",
              "InstanceName": "grp_enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7_fu_312"
            }
          ]
        },
        {
          "ModuleName": "enc2_ir1",
          "InstanceName": "grp_enc2_ir1_fu_767",
          "Instances": [
            {
              "ModuleName": "enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3",
              "InstanceName": "grp_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_fu_191"
            },
            {
              "ModuleName": "enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7",
              "InstanceName": "grp_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_fu_263"
            },
            {
              "ModuleName": "enc2_ir1_Pipeline_VITIS_LOOP_286_13",
              "InstanceName": "grp_enc2_ir1_Pipeline_VITIS_LOOP_286_13_fu_291"
            }
          ]
        },
        {
          "ModuleName": "enc3_ir2",
          "InstanceName": "grp_enc3_ir2_fu_867",
          "Instances": [
            {
              "ModuleName": "enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3",
              "InstanceName": "grp_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_fu_179"
            },
            {
              "ModuleName": "enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7",
              "InstanceName": "grp_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_fu_237"
            },
            {
              "ModuleName": "enc3_ir2_Pipeline_VITIS_LOOP_386_13",
              "InstanceName": "grp_enc3_ir2_Pipeline_VITIS_LOOP_386_13_fu_265"
            }
          ]
        },
        {
          "ModuleName": "enc4_ir3",
          "InstanceName": "grp_enc4_ir3_fu_953",
          "Instances": [
            {
              "ModuleName": "enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3",
              "InstanceName": "grp_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_fu_219"
            },
            {
              "ModuleName": "enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7",
              "InstanceName": "grp_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_fu_277"
            },
            {
              "ModuleName": "enc4_ir3_Pipeline_VITIS_LOOP_482_13",
              "InstanceName": "grp_enc4_ir3_Pipeline_VITIS_LOOP_482_13_fu_305"
            }
          ]
        }
      ]
    },
    "Info": {
      "encoder0_c1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encoder0_c1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc1_ir0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_286_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc2_ir1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_386_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc3_ir2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_482_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc4_ir3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lane_seg_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "encoder0_c1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "153230",
          "LatencyAvg": "153230",
          "LatencyWorst": "153230",
          "PipelineII": "153230",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "2.110"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "153228",
            "Latency": "153228",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3": {
        "Latency": {
          "LatencyBest": "150532",
          "LatencyAvg": "150532",
          "LatencyWorst": "150532",
          "PipelineII": "150532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3",
            "TripCount": "150528",
            "Latency": "150530",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "92",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "366",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5": {
        "Latency": {
          "LatencyBest": "125472",
          "LatencyAvg": "125472",
          "LatencyWorst": "125472",
          "PipelineII": "125472",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_50_4_VITIS_LOOP_51_5",
            "TripCount": "12544",
            "Latency": "125470",
            "PipelineII": "10",
            "PipelineDepth": "41"
          }],
        "Area": {
          "DSP": "141",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "8",
          "FF": "26009",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "27995",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "encoder0_c1": {
        "Latency": {
          "LatencyBest": "429245",
          "LatencyAvg": "429245",
          "LatencyWorst": "429245",
          "PipelineII": "429245",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Area": {
          "BRAM_18K": "548",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "87",
          "DSP": "142",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "8",
          "FF": "26198",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "29666",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2": {
        "Latency": {
          "LatencyBest": "125465",
          "LatencyAvg": "125465",
          "LatencyWorst": "125465",
          "PipelineII": "125465",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.623"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_125_1_VITIS_LOOP_126_2",
            "TripCount": "12544",
            "Latency": "125463",
            "PipelineII": "10",
            "PipelineDepth": "34"
          }],
        "Area": {
          "DSP": "35",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "8499",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "30980",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7": {
        "Latency": {
          "LatencyBest": "125472",
          "LatencyAvg": "125472",
          "LatencyWorst": "125472",
          "PipelineII": "125472",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.064"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_165_6_VITIS_LOOP_166_7",
            "TripCount": "12544",
            "Latency": "125470",
            "PipelineII": "10",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "16174",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "12327",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc1_ir0": {
        "Latency": {
          "LatencyBest": "250940",
          "LatencyAvg": "250940",
          "LatencyWorst": "250940",
          "PipelineII": "250940",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.623"
        },
        "Area": {
          "BRAM_18K": "512",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "82",
          "DSP": "35",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "24679",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "47367",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3": {
        "Latency": {
          "LatencyBest": "1204243",
          "LatencyAvg": "1204243",
          "LatencyWorst": "1204243",
          "PipelineII": "1204243",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3",
            "TripCount": "1204224",
            "Latency": "1204241",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "FF": "504",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "658",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7": {
        "Latency": {
          "LatencyBest": "1505289",
          "LatencyAvg": "1505289",
          "LatencyWorst": "1505289",
          "PipelineII": "1505289",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7",
            "TripCount": "301056",
            "Latency": "1505287",
            "PipelineII": "5",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "703",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1623",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc2_ir1_Pipeline_VITIS_LOOP_286_13": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "100",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "10.627"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_286_13",
            "TripCount": "96",
            "Latency": "98",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "131",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "190",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc2_ir1": {
        "Latency": {
          "LatencyBest": "10461728",
          "LatencyAvg": "10461728",
          "LatencyWorst": "10461728",
          "PipelineII": "10461728",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_281_10_VITIS_LOOP_282_11_VITIS_LOOP_284_12",
            "TripCount": "75264",
            "Latency": "7752192",
            "PipelineII": "",
            "PipelineDepth": "103"
          }],
        "Area": {
          "BRAM_18K": "1415",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "226",
          "FF": "1463",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3378",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3": {
        "Latency": {
          "LatencyBest": "5419025",
          "LatencyAvg": "5419025",
          "LatencyWorst": "5419025",
          "PipelineII": "5419025",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3",
            "TripCount": "451584",
            "Latency": "5419023",
            "PipelineII": "12",
            "PipelineDepth": "28"
          }],
        "Area": {
          "BRAM_18K": "25",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "937",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2759",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7": {
        "Latency": {
          "LatencyBest": "2257929",
          "LatencyAvg": "2257929",
          "LatencyWorst": "2257929",
          "PipelineII": "2257929",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.266"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7",
            "TripCount": "451584",
            "Latency": "2257927",
            "PipelineII": "5",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "588",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1483",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc3_ir2_Pipeline_VITIS_LOOP_386_13": {
        "Latency": {
          "LatencyBest": "148",
          "LatencyAvg": "148",
          "LatencyWorst": "148",
          "PipelineII": "148",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "10.627"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_386_13",
            "TripCount": "144",
            "Latency": "146",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "132",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc3_ir2": {
        "Latency": {
          "LatencyBest": "19041822",
          "LatencyAvg": "19041822",
          "LatencyWorst": "19041822",
          "PipelineII": "19041822",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.266"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_381_10_VITIS_LOOP_383_11_VITIS_LOOP_384_12",
            "TripCount": "75264",
            "Latency": "11364864",
            "PipelineII": "",
            "PipelineDepth": "151"
          }],
        "Area": {
          "BRAM_18K": "875",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "140",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1783",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5090",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3": {
        "Latency": {
          "LatencyBest": "5419025",
          "LatencyAvg": "5419025",
          "LatencyWorst": "5419025",
          "PipelineII": "5419025",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3",
            "TripCount": "451584",
            "Latency": "5419023",
            "PipelineII": "12",
            "PipelineDepth": "28"
          }],
        "Area": {
          "BRAM_18K": "25",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "937",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2759",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7": {
        "Latency": {
          "LatencyBest": "564489",
          "LatencyAvg": "564489",
          "LatencyWorst": "564489",
          "PipelineII": "564489",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7",
            "TripCount": "112896",
            "Latency": "564487",
            "PipelineII": "5",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "556",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1476",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc4_ir3_Pipeline_VITIS_LOOP_482_13": {
        "Latency": {
          "LatencyBest": "149",
          "LatencyAvg": "149",
          "LatencyWorst": "149",
          "PipelineII": "149",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_482_13",
            "TripCount": "144",
            "Latency": "147",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "179",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc4_ir3": {
        "Latency": {
          "LatencyBest": "9796899",
          "LatencyAvg": "9796899",
          "LatencyWorst": "9796899",
          "PipelineII": "9796899",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_478_10_VITIS_LOOP_479_11_VITIS_LOOP_480_12",
            "TripCount": "25088",
            "Latency": "3813376",
            "PipelineII": "",
            "PipelineDepth": "152"
          }],
        "Area": {
          "BRAM_18K": "567",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "90",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1845",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5255",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lane_seg_top": {
        "Latency": {
          "LatencyBest": "39980644",
          "LatencyAvg": "39980644",
          "LatencyWorst": "39980644",
          "PipelineII": "39980645",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Area": {
          "BRAM_18K": "4831",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "774",
          "DSP": "387",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "22",
          "FF": "66341",
          "AVAIL_FF": "460800",
          "UTIL_FF": "14",
          "LUT": "108009",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "46",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-20 17:29:20 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
