Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y3): (0,64,150,199)            | (X1,Y3): (65,116,150,199)          
| (X0,Y2): (0,64,100,149)            | (X1,Y2): (65,116,100,149)          
| (X0,Y1): (0,64,50,99)              | (X1,Y1): (65,116,50,99)            
| (X0,Y0): (0,64,0,49)               | (X1,Y0): (65,116,0,49)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y3)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X1,Y0)               | 0           | 0           | 0        | 0         | 12       | 0         | 1400     | 500      | 30      | 40      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y3)               | 0           | 0           | 0        | 0         | 12       | 0         | 1275     | 475      | 25      | 40      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                 | Source Pin     | Source-Buffer Net                               | Buffer Input Pin     | Buffer  Name                                             | Buffer Output Pin     | Buffer-Load Net                        | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | u_ddr3_test_h/u_ddrphy_top/gpll_clkout0         | CLK                  | u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | core_clk                               |  ---                            |  ---            |  ---                     | (116,116,83,83)              | 4037            | 1                   
| pixclk_in_ibuf/opit_1                                        | DI_TO_CLK      | nt_pixclk_in                                    | CLK                  | clkbufg_0/gopclkbufg                                     | CLKOUT                | ntclkbufg_0                            |  ---                            |  ---            |  ---                     |  ---                         | 2500            | 0                   
| cfg_pll_inst/u_gpll/gpll_inst                                | CLKOUT0        | cfg_clk                                         | CLK                  | clkbufg_2/gopclkbufg                                     | CLKOUT                | ntclkbufg_2                            |  ---                            |  ---            |  ---                     |  ---                         | 173             | 0                   
| sys_clk_ibuf/opit_1                                          | DI_TO_CLK      | nt_sys_clk                                      | CLK                  | clkbufg_3/gopclkbufg                                     | CLKOUT                | ntclkbufg_3                            |  ---                            |  ---            |  ---                     |  ---                         | 125             | 0                   
| pll_gen_clk/u_gpll/gpll_inst                                 | CLKOUT0        | nt_pix_clk                                      | CLK                  | clkbufg_1/gopclkbufg                                     | CLKOUT                | ntclkbufg_1                            |  ---                            |  ---            |  ---                     |  ---                         | 436             | 0                   
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/rst_clk     |  ---                            |  ---            |  ---                     | (112,116,58,108)             | 120             | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                  | Source Pin     | Source-Load Net                                 | Clock Region Of Source Site     | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | u_ddr3_test_h/u_ddrphy_top/gpll_clkout0         | (X1,Y1)                         | GPLL_367_463      | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                        | DI_TO_CLK      | nt_pixclk_in                                    | (X0,Y2)                         | IOLHR_16_774      | 1                      | 0                          
| cfg_pll_inst/u_gpll/gpll_inst                                | CLKOUT0        | cfg_clk                                         | (X0,Y3)                         | GPLL_7_1075       | 1                      | 0                          
| sys_clk_ibuf/opit_1                                          | DI_TO_CLK      | nt_sys_clk                                      | (X0,Y3)                         | IOLHR_16_1080     | 1                      | 2                          
| pll_gen_clk/u_gpll/gpll_inst                                 | CLKOUT0        | nt_pix_clk                                      |  ---                            |  ---              | 1                      | 1                          
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0     |  ---                            |  ---              | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                          | Source Pin     | Source-Buffer Net                         | Buffer Input Pin     | Buffer  Name                                                                    | Buffer Output Pin     | Buffer-Load Net                                                | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3_test_h/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  ---                            |  ---            |  ---                     | (116,116,53,53)              | 1               | 0                   
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3_test_h/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  ---                            |  ---            |  ---                     | (116,116,103,103)            | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                           | Source Pin     | Source-Load Net                           | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3_test_h/u_ddrphy_top/pll_refclk     |  ---                            |  ---            | 2                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                 | Source  Pin     | Source-Buffer Net                               | Buffer Input Pin     | Buffer  Name                                             | Buffer Output Pin     | Buffer-Load Net                        | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pixclk_in_ibuf/opit_1                                        | DI_TO_CLK       | nt_pixclk_in                                    | CLK                  | clkbufg_0/gopclkbufg                                     | CLKOUT                | ntclkbufg_0                            | USCM_215_624     |  ---                     | (46,94,20,154)               | 2496            | 0                   
| pll_gen_clk/u_gpll/gpll_inst                                 | CLKOUT0         | nt_pix_clk                                      | CLK                  | clkbufg_1/gopclkbufg                                     | CLKOUT                | ntclkbufg_1                            | USCM_215_579     |  ---                     | (50,94,93,132)               | 434             | 0                   
| cfg_pll_inst/u_gpll/gpll_inst                                | CLKOUT0         | cfg_clk                                         | CLK                  | clkbufg_2/gopclkbufg                                     | CLKOUT                | ntclkbufg_2                            | USCM_215_627     |  ---                     | (4,13,79,165)                | 173             | 0                   
| sys_clk_ibuf/opit_1                                          | DI_TO_CLK       | nt_sys_clk                                      | CLK                  | clkbufg_3/gopclkbufg                                     | CLKOUT                | ntclkbufg_3                            | USCM_215_630     |  ---                     | (46,66,93,115)               | 125             | 0                   
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0         | u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/rst_clk     | USCM_215_582     |  ---                     | (104,116,52,109)             | 117             | 0                   
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0         | u_ddr3_test_h/u_ddrphy_top/gpll_clkout0         | CLK                  | u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | core_clk                               | USCM_215_576     |  ---                     | (0,116,28,143)               | 4019            | 1                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                  | Source  Pin     | Source-Load Net                                 | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pixclk_in_ibuf/opit_1                                        | DI_TO_CLK       | nt_pixclk_in                                    | IOLHR_16_774      | 1                      | 0                          
| pll_gen_clk/u_gpll/gpll_inst                                 | CLKOUT0         | nt_pix_clk                                      | GPLL_7_463        | 1                      | 1                          
| cfg_pll_inst/u_gpll/gpll_inst                                | CLKOUT0         | cfg_clk                                         | GPLL_7_1075       | 1                      | 0                          
| sys_clk_ibuf/opit_1                                          | DI_TO_CLK       | nt_sys_clk                                      | IOLHR_16_1080     | 1                      | 2                          
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0         | u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0     | GPLL_7_157        | 1                      | 0                          
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0         | u_ddr3_test_h/u_ddrphy_top/gpll_clkout0         | GPLL_367_463      | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                          | Source  Pin     | Source-Buffer Net                         | Buffer Input Pin     | Buffer  Name                                                                    | Buffer Output Pin     | Buffer-Load Net                                                | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3_test_h/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | RCKB_363_456     |  ---                     | (116,116,53,53)              | 1               | 0                   
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3_test_h/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | RCKB_363_762     |  ---                     | (116,116,103,103)            | 1               | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                           | Source  Pin     | Source-Load Net                           | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3_test_h/u_ddrphy_top/pll_refclk     | MRCKB_361_456     | 2                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

