{
    "debug_cores": [
        {
            "name": "la0",
            "type": "la",
            "uuid": "a14514093e044b9c92d9d23f93a3cef6",
            "trigin_en": false,
            "trigout_en": false,
            "auto_inserted": true,
            "capture_control": false,
            "data_depth": 4096,
            "input_pipeline": 1,
            "probes": [
                {
                    "name": "ddr_reset_sequencer_inst/r_ddr_axi_rstn",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/r_ddr_init_done",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/iSRST",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/rs",
                    "width": 2,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/rSeqMaxCke",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/r_ddr_cfg_seq_start",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/rSeqCnt",
                    "width": 8,
                    "probe_type": 1
                },
                {
                    "name": "ddr_reset_sequencer_inst/r_ddr_cfg_seq_rst",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "rClk[0]",
                    "width": 1,
                    "probe_type": 1
                }
            ]
        },
        {
            "name": "la1",
            "type": "la",
            "uuid": "01f13d3f99084128812f30a968ea586b",
            "trigin_en": false,
            "trigout_en": false,
            "auto_inserted": true,
            "capture_control": false,
            "data_depth": 4096,
            "input_pipeline": 1,
            "probes": [
                {
                    "name": "rClk[2]",
                    "width": 1,
                    "probe_type": 1
                }
            ]
        },
        {
            "name": "la2",
            "type": "la",
            "uuid": "db82276f69844d498d94880f99eb2fb2",
            "trigin_en": false,
            "trigout_en": false,
            "auto_inserted": true,
            "capture_control": false,
            "data_depth": 4096,
            "input_pipeline": 1,
            "probes": [
                {
                    "name": "rClk[1]",
                    "width": 1,
                    "probe_type": 1
                }
            ]
        },
        {
            "name": "la3",
            "type": "la",
            "uuid": "bc6ead3d75d24531bc88fe7e288f3bd2",
            "trigin_en": false,
            "trigout_en": false,
            "auto_inserted": true,
            "capture_control": false,
            "data_depth": 4096,
            "input_pipeline": 1,
            "probes": [
                {
                    "name": "rClk[3]",
                    "width": 1,
                    "probe_type": 1
                }
            ]
        }
    ],
    "connections": [
        {
            "command": "add_ports",
            "id": 1,
            "args": {
                "netlist": "MTopFmbTester",
                "ports": [
                    {
                        "name": "jtag_inst2_CAPTURE",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_DRCK",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_RESET",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_RUNTEST",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_SEL",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_SHIFT",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TCK",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TDI",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TMS",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_UPDATE",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TDO",
                        "dir": "out",
                        "width": 1
                    }
                ]
            }
        },
        {
            "command": "instantiate",
            "netlist": "edb_top",
            "id": 2,
            "instance": "edb_top_inst"
        },
        {
            "command": "connect",
            "id": 3,
            "args": {
                "instance": "edb_top_inst",
                "ports": [
                    {
                        "name": "bscan_CAPTURE",
                        "net": "jtag_inst2_CAPTURE"
                    },
                    {
                        "name": "bscan_DRCK",
                        "net": "jtag_inst2_DRCK"
                    },
                    {
                        "name": "bscan_RESET",
                        "net": "jtag_inst2_RESET"
                    },
                    {
                        "name": "bscan_RUNTEST",
                        "net": "jtag_inst2_RUNTEST"
                    },
                    {
                        "name": "bscan_SEL",
                        "net": "jtag_inst2_SEL"
                    },
                    {
                        "name": "bscan_SHIFT",
                        "net": "jtag_inst2_SHIFT"
                    },
                    {
                        "name": "bscan_TCK",
                        "net": "jtag_inst2_TCK"
                    },
                    {
                        "name": "bscan_TDI",
                        "net": "jtag_inst2_TDI"
                    },
                    {
                        "name": "bscan_TMS",
                        "net": "jtag_inst2_TMS"
                    },
                    {
                        "name": "bscan_UPDATE",
                        "net": "jtag_inst2_UPDATE"
                    },
                    {
                        "name": "bscan_TDO",
                        "net": "jtag_inst2_TDO"
                    },
                    {
                        "name": "la0_clk",
                        "net": "iSCLK",
                        "path": []
                    },
                    {
                        "name": "la0_probe0",
                        "net": "r_ddr_axi_rstn",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe1",
                        "net": "r_ddr_init_done",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe2",
                        "net": "iSRST",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe3[0]",
                        "net": "rs[0]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe3[1]",
                        "net": "rs[1]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe4",
                        "net": "rSeqMaxCke",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe5",
                        "net": "r_ddr_cfg_seq_start",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[0]",
                        "net": "rSeqCnt[0]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[1]",
                        "net": "rSeqCnt[1]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[2]",
                        "net": "rSeqCnt[2]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[3]",
                        "net": "rSeqCnt[3]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[4]",
                        "net": "rSeqCnt[4]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[5]",
                        "net": "rSeqCnt[5]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[6]",
                        "net": "rSeqCnt[6]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe6[7]",
                        "net": "rSeqCnt[7]",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe7",
                        "net": "r_ddr_cfg_seq_rst",
                        "path": [
                            "ddr_reset_sequencer_inst"
                        ]
                    },
                    {
                        "name": "la0_probe8",
                        "net": "rClk[0]",
                        "path": []
                    },
                    {
                        "name": "la1_clk",
                        "net": "iPLLCLK",
                        "path": []
                    },
                    {
                        "name": "la1_probe0",
                        "net": "rClk[2]",
                        "path": []
                    },
                    {
                        "name": "la2_clk",
                        "net": "iACLK",
                        "path": []
                    },
                    {
                        "name": "la2_probe0",
                        "net": "rClk[1]",
                        "path": []
                    },
                    {
                        "name": "la3_clk",
                        "net": "iDdrFCLK",
                        "path": []
                    },
                    {
                        "name": "la3_probe0",
                        "net": "rClk[3]",
                        "path": []
                    }
                ]
            }
        }
    ],
    "vdbs": [
        {
            "file": "debug_top.post.vdb",
            "instance": "edb_top_inst"
        }
    ],
    "session": {
        "wizard": {
            "data_depth": 4096,
            "capture_control": false,
            "selected_nets": [
                {
                    "name": "r_ddr_axi_rstn",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "r_ddr_init_done",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "iSRST",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "rs",
                    "width": 2,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ],
                    "net_idx_left": 1,
                    "net_idx_right": 0
                },
                {
                    "name": "rSeqMaxCke",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "r_ddr_cfg_seq_start",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "rSeqCnt",
                    "width": 8,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ],
                    "net_idx_left": 7,
                    "net_idx_right": 0
                },
                {
                    "name": "r_ddr_cfg_seq_rst",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "ddr_reset_sequencer_inst"
                    ]
                },
                {
                    "name": "rClk[2]",
                    "width": 1,
                    "clk_domain": "iPLLCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": []
                },
                {
                    "name": "rClk[1]",
                    "width": 1,
                    "clk_domain": "iACLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": []
                },
                {
                    "name": "rClk[0]",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": []
                },
                {
                    "name": "rClk[3]",
                    "width": 1,
                    "clk_domain": "iDdrFCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": []
                }
            ],
            "top_module": "MTopFmbTester",
            "db_checksum": "ba5fce12098a2c03e7bae2e9a172d1842464edfca8e284870b3519e987537970",
            "src": "elaborate",
            "jtag_user": "USER2",
            "input_pipeline": 1
        }
    }
}