Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/14.7/Contador/latch_d_tb_isim_beh.exe -prj C:/Xilinx/14.7/Contador/latch_d_tb_beh.prj work.latch_d_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/14.7/Contador/latch_d.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/Contador/latch_d_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arq_latch_d of entity latch_d [latch_d_default]
Compiling architecture behavior of entity latch_d_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Xilinx/14.7/Contador/latch_d_tb_isim_beh.exe
Fuse Memory Usage: 31892 KB
Fuse CPU Usage: 1061 ms
