--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml final_topmodule.twx final_topmodule.ncd -o
final_topmodule.twr final_topmodule.pcf -ucf puf_ucf.ucf

Design file:              final_topmodule.ncd
Physical constraint file: final_topmodule.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1662 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.483ns.
--------------------------------------------------------------------------------

Paths for end point Cntr_24 (SLICE_X53Y120.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_10 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_10 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y116.AQ     Tcko                  0.518   Cntr<12>
                                                       Cntr_10
    SLICE_X52Y117.D1     net (fanout=2)        0.831   Cntr<10>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.195ns logic, 4.225ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_17 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_17 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.BQ     Tcko                  0.456   Cntr<19>
                                                       Cntr_17
    SLICE_X52Y117.D2     net (fanout=2)        0.819   Cntr<17>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.133ns logic, 4.213ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y116.CQ     Tcko                  0.456   Cntr<9>
                                                       Cntr_8
    SLICE_X52Y117.D3     net (fanout=2)        0.791   Cntr<8>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.133ns logic, 4.185ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_25 (SLICE_X53Y120.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_10 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_10 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y116.AQ     Tcko                  0.518   Cntr<12>
                                                       Cntr_10
    SLICE_X52Y117.D1     net (fanout=2)        0.831   Cntr<10>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.195ns logic, 4.225ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_17 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_17 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.BQ     Tcko                  0.456   Cntr<19>
                                                       Cntr_17
    SLICE_X52Y117.D2     net (fanout=2)        0.819   Cntr<17>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.133ns logic, 4.213ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y116.CQ     Tcko                  0.456   Cntr<9>
                                                       Cntr_8
    SLICE_X52Y117.D3     net (fanout=2)        0.791   Cntr<8>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.133ns logic, 4.185ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_26 (SLICE_X53Y120.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_10 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_10 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y116.AQ     Tcko                  0.518   Cntr<12>
                                                       Cntr_10
    SLICE_X52Y117.D1     net (fanout=2)        0.831   Cntr<10>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.195ns logic, 4.225ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_17 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_17 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.BQ     Tcko                  0.456   Cntr<19>
                                                       Cntr_17
    SLICE_X52Y117.D2     net (fanout=2)        0.819   Cntr<17>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.133ns logic, 4.213ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.159 - 0.187)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y116.CQ     Tcko                  0.456   Cntr<9>
                                                       Cntr_8
    SLICE_X52Y117.D3     net (fanout=2)        0.791   Cntr<8>
    SLICE_X52Y117.D      Tilo                  0.124   Cntr<1>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>1
    SLICE_X32Y105.B1     net (fanout=12)       1.784   Cntr[26]_GND_6_o_equal_5_o<26>
    SLICE_X32Y105.B      Tilo                  0.124   Val<3>
                                                       Cntr[26]_GND_6_o_equal_5_o<26>6
    SLICE_X53Y120.SR     net (fanout=10)       1.610   Cntr[26]_GND_6_o_equal_5_o
    SLICE_X53Y120.CLK    Tsrck                 0.429   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.133ns logic, 4.185ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_1 (SLICE_X14Y104.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_1 (FF)
  Destination:          Val_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_1 to Val_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y104.BQ     Tcko                  0.164   Val<2>
                                                       Val_1
    SLICE_X14Y104.B6     net (fanout=14)       0.167   Val<1>
    SLICE_X14Y104.CLK    Tah         (-Th)     0.076   Val<2>
                                                       Val_1_rstpot
                                                       Val_1
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.088ns logic, 0.167ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point bit31/slow_clk_15 (SLICE_X38Y111.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bit31/slow_clk_15 (FF)
  Destination:          bit31/slow_clk_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bit31/slow_clk_15 to bit31/slow_clk_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.DQ     Tcko                  0.164   bit31/slow_clk<15>
                                                       bit31/slow_clk_15
    SLICE_X38Y111.D3     net (fanout=2)        0.148   bit31/slow_clk<15>
    SLICE_X38Y111.CLK    Tah         (-Th)     0.025   bit31/slow_clk<15>
                                                       bit31/slow_clk<15>_rt
                                                       bit31/Mcount_slow_clk_cy<15>
                                                       bit31/slow_clk_15
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.139ns logic, 0.148ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point bit31/slow_clk_23 (SLICE_X38Y113.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bit31/slow_clk_23 (FF)
  Destination:          bit31/slow_clk_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bit31/slow_clk_23 to bit31/slow_clk_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y113.DQ     Tcko                  0.164   bit31/slow_clk<23>
                                                       bit31/slow_clk_23
    SLICE_X38Y113.D3     net (fanout=2)        0.148   bit31/slow_clk<23>
    SLICE_X38Y113.CLK    Tah         (-Th)     0.025   bit31/slow_clk<23>
                                                       bit31/slow_clk<23>_rt
                                                       bit31/Mcount_slow_clk_cy<23>
                                                       bit31/slow_clk_23
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.139ns logic, 0.148ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<15>/CLK
  Logical resource: Cntr_13/CK
  Location pin: SLICE_X53Y117.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<15>/CLK
  Logical resource: Cntr_13/CK
  Location pin: SLICE_X53Y117.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Cntr<15>/CLK
  Logical resource: Cntr_13/CK
  Location pin: SLICE_X53Y117.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.483|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1662 paths, 0 nets, and 241 connections

Design statistics:
   Minimum period:   5.483ns{1}   (Maximum frequency: 182.382MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 29 16:39:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



