# **PWM RTL + UVM Verification Environment**

This repository contains a clean, parameterized RTL implementation of a simple edgeâ€‘aligned PWM (Pulse Width Modulation) generator, along with a complete UVMâ€‘based verification environment.  
The project is intentionally minimal, modular, and easy to extend â€” designed to serve as a foundation for learning, experimentation, and future feature expansion.

---

## **ğŸ“ Repository Structure**

```
.
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ .gitignore
â”œâ”€â”€ future_expansions.md
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ pwm_core.sv
â”‚   â””â”€â”€ top.sv
â”‚
â””â”€â”€ verification/
    â”œâ”€â”€ pwm_interface.sv
    â”œâ”€â”€ pwm_pkg.sv
    â”œâ”€â”€ pwm_sequence_item.sv
    â”œâ”€â”€ pwm_sequencer.sv
    â”œâ”€â”€ pwm_driver.sv
    â”œâ”€â”€ pwm_monitor.sv
    â”œâ”€â”€ pwm_agent.sv
    â”œâ”€â”€ pwm_env.sv
    â”œâ”€â”€ pwm_scoreboard.sv
    â”œâ”€â”€ pwm_coverage.sv
    â”œâ”€â”€ pwm_sequence.sv
    â”œâ”€â”€ pwm_reset_sequence.sv
    â”œâ”€â”€ pwm_duty_sweep_sequence.sv
    â”œâ”€â”€ pwm_zero_duty_sequence.sv
    â”œâ”€â”€ pwm_full_duty_sequence.sv
    â”œâ”€â”€ pwm_enable_toggle_sequence.sv
    â””â”€â”€ testbench.sv
```

---

## **ğŸ”§ RTL Overview**

### **`pwm_core.sv`**
A synthesizable, parameterized PWM generator featuring:

- Edgeâ€‘aligned PWM  
- Freeâ€‘running counter  
- Dutyâ€‘cycle comparator  
- Clean enable/reset behavior  
- Parameterized resolution (`WIDTH`)  

This module is intentionally minimal to keep the hardware mapping clear and extensible.

### **`top.sv`**
A thin wrapper around `pwm_core`, providing a stable integration boundary for:

- Testbench instantiation  
- Future register interfaces  
- Systemâ€‘level integration  

---

## **ğŸ§ª UVM Verification Environment**

The verification environment is a complete blockâ€‘level UVM setup, including:

### **âœ” Agent**
- **Driver**: Drives `rst_n`, `enable`, and `duty`  
- **Sequencer**: Supplies sequence items  
- **Monitor**: Samples DUT signals and publishes transactions  

### **âœ” Scoreboard**
Implements a cycleâ€‘accurate reference model of the PWM counter and compares expected vs. actual `pwm_out`.

### **âœ” Coverage**
Functional coverage includes:

- Duty bins (zero, low, mid, high, max)  
- Enable and reset behavior  
- PWM output  
- Cross coverage (duty Ã— enable)  

### **âœ” Sequences**
Multiple scenarios are included:

- Randomized stimulus  
- Reset sequence  
- Duty sweep (0 â†’ 255)  
- Zeroâ€‘duty test  
- Fullâ€‘duty test  
- Enable toggle test  

### **âœ” Testbench**
Instantiates:

- DUT (`top.sv`)  
- Interface (`pwm_intf`)  
- UVM environment  
- Clock generator  

Runs all sequences sequentially to achieve broad functional coverage.

---

## **â–¶ï¸ Running the Simulation**

This project is designed to run cleanly on:

- **EDA Playground** (Aldec Rivieraâ€‘Pro)  
- **Local Rivieraâ€‘Pro installations**  
- Any simulator with UVM IEEE 1800.2â€‘2017 support  

To run on EDA Playground:

1. Select **SystemVerilog / UVM IEEE 1800.2â€‘2017**  
2. Add all RTL and verification files in the correct order  
3. Use Rivieraâ€‘Pro as the simulator  
4. Run `testbench.sv` as the top module  

OR 

Use this URL for easy implementation

```
https://www.edaplayground.com/x/LSrV
```
---

## **ğŸŒ± Future Expansions**

A dedicated document, **future_expansions.md**, outlines how this project can evolve â€” from simple RTL enhancements to full verificationâ€‘architecture changes.

Examples include:

- Prescaler  
- Doubleâ€‘buffered duty registers  
- Multiâ€‘channel PWM  
- Deadâ€‘time insertion  
- Register interface (APB/AXIâ€‘Lite)  
- Fault handling  

Each feature is categorized by its impact on RTL and verification.

---

## **ğŸ“œ License**

This project is released under the **MIT License**.  
See the `LICENSE` file for details.

---

## **ğŸ™Œ Acknowledgements**

This project was built with a focus on:

- Clean RTL design  
- Modular UVM architecture  
- Scalability and clarity  
- Educational value  

It serves as a solid foundation for anyone learning UVM, RTL design, or blockâ€‘level verification.