// Seed: 1814538127
module module_0;
  assign id_1 = id_1;
  tri1 id_3, id_4 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_0 (
    input wire id_0,
    output wor id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    output wand id_5,
    output tri0 id_6
    , id_9,
    output supply0 id_7
);
  wire id_10;
  id_11(
      .id_0(1), .id_1(id_0 - 1), .id_2(module_1)
  );
  tri1 id_12;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    @(posedge id_11) id_5 = id_12;
  end
endmodule
