$date
	Wed Dec  4 00:38:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Test1 $end
$scope module ut $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 1 # Ci $end
$var wire 4 $ Sum [3:0] $end
$var wire 1 % Co $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ( Eb $end
$var wire 1 ) Ea $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uuut $end
$var wire 4 * A [3:0] $end
$var wire 1 % B $end
$var wire 1 + Ea $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uuuut $end
$var wire 4 , A [3:0] $end
$var wire 1 % B $end
$var wire 1 - Ea $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uuuuut $end
$var wire 4 . A [3:0] $end
$var wire 1 % B $end
$var wire 1 / Ea $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uuuuuut $end
$var wire 4 0 A [3:0] $end
$var wire 1 % B $end
$var wire 1 1 Ea $end
$upscope $end
$upscope $end
$scope module Test1 $end
$scope module uuuuuuut $end
$var wire 4 2 A [3:0] $end
$var wire 1 % B $end
$var wire 1 3 Ea $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
b0 2
01
b0 0
0/
b0 .
0-
b0 ,
1+
b0 *
1)
1(
b0 '
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#10
0(
0)
b11 $
b11 *
b11 ,
b11 .
b11 0
b11 2
b1 "
b1 '
b10 !
b10 &
#20
1-
0+
b1001 $
b1001 *
b1001 ,
b1001 .
b1001 0
b1001 2
b101 "
b101 '
b100 !
b100 &
#30
b1011 $
b1011 *
b1011 ,
b1011 .
b1011 0
b1011 2
b110 !
b110 &
#40
1/
0-
1)
b1100 $
b1100 *
b1100 ,
b1100 .
b1100 0
b1100 2
b1100 "
b1100 '
b0 !
b0 &
#50
01
0(
0)
b0 $
b0 *
b0 ,
b0 .
b0 0
b0 2
1%
b11 "
b11 '
b1101 !
b1101 &
#60
11
0/
b101 $
b101 *
b101 ,
b101 .
b101 0
b101 2
b110 "
b110 '
b1111 !
b1111 &
#70
0/
b110 $
b110 *
b110 ,
b110 .
b110 0
b110 2
b111 "
b111 '
#80
01
13
b1110 $
b1110 *
b1110 ,
b1110 .
b1110 0
b1110 2
b1111 "
b1111 '
#100
