
RX_UART_Lesson7_mode1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001314  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001420  08001420  00011420  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001448  08001448  00011448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800144c  0800144c  0001144c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f4  2000000c  0800145c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000100  0800145c  00020100  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006f2b  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000016ad  00000000  00000000  00026f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000027a0  00000000  00000000  0002860d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000548  00000000  00000000  0002adb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006f0  00000000  00000000  0002b2f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002ebb  00000000  00000000  0002b9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000216f  00000000  00000000  0002e8a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00030a12  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000d28  00000000  00000000  00030a90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001408 	.word	0x08001408

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001408 	.word	0x08001408

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f88e 	bl	8000284 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f842 	bl	8000200 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f81b 	bl	80001dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 f802 	bl	80011b4 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000028 	.word	0x20000028
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000028 	.word	0x20000028

080001dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	4a07      	ldr	r2, [pc, #28]	; (80001fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001de:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001e0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001ea:	041b      	lsls	r3, r3, #16
 80001ec:	0c1b      	lsrs	r3, r3, #16
 80001ee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80001f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80001f8:	60d3      	str	r3, [r2, #12]
 80001fa:	4770      	bx	lr
 80001fc:	e000ed00 	.word	0xe000ed00

08000200 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000200:	4b17      	ldr	r3, [pc, #92]	; (8000260 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000202:	b530      	push	{r4, r5, lr}
 8000204:	68dc      	ldr	r4, [r3, #12]
 8000206:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800020a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800020e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000210:	2b04      	cmp	r3, #4
 8000212:	bf28      	it	cs
 8000214:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000216:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000218:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800021c:	bf98      	it	ls
 800021e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000220:	fa05 f303 	lsl.w	r3, r5, r3
 8000224:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000228:	bf88      	it	hi
 800022a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800022c:	4019      	ands	r1, r3
 800022e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000230:	fa05 f404 	lsl.w	r4, r5, r4
 8000234:	3c01      	subs	r4, #1
 8000236:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000238:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023a:	ea42 0201 	orr.w	r2, r2, r1
 800023e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000242:	bfa9      	itett	ge
 8000244:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000248:	4b06      	ldrlt	r3, [pc, #24]	; (8000264 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024a:	b2d2      	uxtbge	r2, r2
 800024c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000250:	bfbb      	ittet	lt
 8000252:	f000 000f 	andlt.w	r0, r0, #15
 8000256:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025c:	541a      	strblt	r2, [r3, r0]
 800025e:	bd30      	pop	{r4, r5, pc}
 8000260:	e000ed00 	.word	0xe000ed00
 8000264:	e000ed14 	.word	0xe000ed14

08000268 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000268:	2800      	cmp	r0, #0
 800026a:	db08      	blt.n	800027e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800026c:	2301      	movs	r3, #1
 800026e:	0942      	lsrs	r2, r0, #5
 8000270:	f000 001f 	and.w	r0, r0, #31
 8000274:	fa03 f000 	lsl.w	r0, r3, r0
 8000278:	4b01      	ldr	r3, [pc, #4]	; (8000280 <HAL_NVIC_EnableIRQ+0x18>)
 800027a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800027e:	4770      	bx	lr
 8000280:	e000e100 	.word	0xe000e100

08000284 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000284:	3801      	subs	r0, #1
 8000286:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800028a:	d20a      	bcs.n	80002a2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800028e:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000292:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000298:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800029a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800029c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	e000e010 	.word	0xe000e010
 80002ac:	e000ed00 	.word	0xe000ed00

080002b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80002b0:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80002b2:	b330      	cbz	r0, 8000302 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80002b4:	2214      	movs	r2, #20
 80002b6:	6801      	ldr	r1, [r0, #0]
 80002b8:	4b13      	ldr	r3, [pc, #76]	; (8000308 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80002ba:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80002bc:	440b      	add	r3, r1
 80002be:	fbb3 f3f2 	udiv	r3, r3, r2
 80002c2:	009b      	lsls	r3, r3, #2
 80002c4:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80002c6:	4b11      	ldr	r3, [pc, #68]	; (800030c <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 80002c8:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80002ca:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80002cc:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80002ce:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80002d2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80002d4:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80002d6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80002da:	4323      	orrs	r3, r4
 80002dc:	6904      	ldr	r4, [r0, #16]
 80002de:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80002e0:	6944      	ldr	r4, [r0, #20]
 80002e2:	4323      	orrs	r3, r4
 80002e4:	6984      	ldr	r4, [r0, #24]
 80002e6:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80002e8:	69c4      	ldr	r4, [r0, #28]
 80002ea:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80002ec:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80002ee:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80002f0:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80002f2:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80002f4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80002f8:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80002fa:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 80002fe:	4618      	mov	r0, r3
 8000300:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000302:	2001      	movs	r0, #1
}
 8000304:	bd10      	pop	{r4, pc}
 8000306:	bf00      	nop
 8000308:	bffdfff8 	.word	0xbffdfff8
 800030c:	40020000 	.word	0x40020000

08000310 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000310:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000312:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000316:	2c01      	cmp	r4, #1
 8000318:	d035      	beq.n	8000386 <HAL_DMA_Start_IT+0x76>
 800031a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800031c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000320:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000324:	42a5      	cmp	r5, r4
 8000326:	f04f 0600 	mov.w	r6, #0
 800032a:	f04f 0402 	mov.w	r4, #2
 800032e:	d128      	bne.n	8000382 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000330:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000334:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000336:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000338:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800033a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800033c:	f026 0601 	bic.w	r6, r6, #1
 8000340:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000342:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000344:	40bd      	lsls	r5, r7
 8000346:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000348:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800034a:	6843      	ldr	r3, [r0, #4]
 800034c:	6805      	ldr	r5, [r0, #0]
 800034e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000350:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000352:	bf0b      	itete	eq
 8000354:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000356:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000358:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800035a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800035c:	b14b      	cbz	r3, 8000372 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800035e:	6823      	ldr	r3, [r4, #0]
 8000360:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000364:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000366:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000368:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	602b      	str	r3, [r5, #0]
 8000370:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000372:	6823      	ldr	r3, [r4, #0]
 8000374:	f023 0304 	bic.w	r3, r3, #4
 8000378:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800037a:	6823      	ldr	r3, [r4, #0]
 800037c:	f043 030a 	orr.w	r3, r3, #10
 8000380:	e7f0      	b.n	8000364 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000382:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000386:	2002      	movs	r0, #2
}
 8000388:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800038c <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800038c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000390:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000392:	2b02      	cmp	r3, #2
 8000394:	d003      	beq.n	800039e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000396:	2304      	movs	r3, #4
 8000398:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800039a:	2001      	movs	r0, #1
 800039c:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800039e:	6803      	ldr	r3, [r0, #0]
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	f022 020e 	bic.w	r2, r2, #14
 80003a6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80003a8:	681a      	ldr	r2, [r3, #0]
 80003aa:	f022 0201 	bic.w	r2, r2, #1
 80003ae:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003b0:	4a18      	ldr	r2, [pc, #96]	; (8000414 <HAL_DMA_Abort_IT+0x88>)
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d01f      	beq.n	80003f6 <HAL_DMA_Abort_IT+0x6a>
 80003b6:	3214      	adds	r2, #20
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d01e      	beq.n	80003fa <HAL_DMA_Abort_IT+0x6e>
 80003bc:	3214      	adds	r2, #20
 80003be:	4293      	cmp	r3, r2
 80003c0:	d01d      	beq.n	80003fe <HAL_DMA_Abort_IT+0x72>
 80003c2:	3214      	adds	r2, #20
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d01d      	beq.n	8000404 <HAL_DMA_Abort_IT+0x78>
 80003c8:	3214      	adds	r2, #20
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d01d      	beq.n	800040a <HAL_DMA_Abort_IT+0x7e>
 80003ce:	3214      	adds	r2, #20
 80003d0:	4293      	cmp	r3, r2
 80003d2:	bf0c      	ite	eq
 80003d4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80003d8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80003dc:	4a0e      	ldr	r2, [pc, #56]	; (8000418 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80003de:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003e0:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80003e2:	2301      	movs	r3, #1
 80003e4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80003e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003ea:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80003ee:	b17b      	cbz	r3, 8000410 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80003f0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80003f2:	4620      	mov	r0, r4
 80003f4:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003f6:	2301      	movs	r3, #1
 80003f8:	e7f0      	b.n	80003dc <HAL_DMA_Abort_IT+0x50>
 80003fa:	2310      	movs	r3, #16
 80003fc:	e7ee      	b.n	80003dc <HAL_DMA_Abort_IT+0x50>
 80003fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000402:	e7eb      	b.n	80003dc <HAL_DMA_Abort_IT+0x50>
 8000404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000408:	e7e8      	b.n	80003dc <HAL_DMA_Abort_IT+0x50>
 800040a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800040e:	e7e5      	b.n	80003dc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000410:	4618      	mov	r0, r3
}
 8000412:	bd10      	pop	{r4, pc}
 8000414:	40020008 	.word	0x40020008
 8000418:	40020000 	.word	0x40020000

0800041c <HAL_DMA_IRQHandler>:
{
 800041c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800041e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000420:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000422:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000424:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000426:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000428:	4095      	lsls	r5, r2
 800042a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 800042c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800042e:	d032      	beq.n	8000496 <HAL_DMA_IRQHandler+0x7a>
 8000430:	074d      	lsls	r5, r1, #29
 8000432:	d530      	bpl.n	8000496 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000438:	bf5e      	ittt	pl
 800043a:	681a      	ldrpl	r2, [r3, #0]
 800043c:	f022 0204 	bicpl.w	r2, r2, #4
 8000440:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000442:	4a3e      	ldr	r2, [pc, #248]	; (800053c <HAL_DMA_IRQHandler+0x120>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d019      	beq.n	800047c <HAL_DMA_IRQHandler+0x60>
 8000448:	3214      	adds	r2, #20
 800044a:	4293      	cmp	r3, r2
 800044c:	d018      	beq.n	8000480 <HAL_DMA_IRQHandler+0x64>
 800044e:	3214      	adds	r2, #20
 8000450:	4293      	cmp	r3, r2
 8000452:	d017      	beq.n	8000484 <HAL_DMA_IRQHandler+0x68>
 8000454:	3214      	adds	r2, #20
 8000456:	4293      	cmp	r3, r2
 8000458:	d017      	beq.n	800048a <HAL_DMA_IRQHandler+0x6e>
 800045a:	3214      	adds	r2, #20
 800045c:	4293      	cmp	r3, r2
 800045e:	d017      	beq.n	8000490 <HAL_DMA_IRQHandler+0x74>
 8000460:	3214      	adds	r2, #20
 8000462:	4293      	cmp	r3, r2
 8000464:	bf0c      	ite	eq
 8000466:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800046a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800046e:	4a34      	ldr	r2, [pc, #208]	; (8000540 <HAL_DMA_IRQHandler+0x124>)
 8000470:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000472:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000474:	2b00      	cmp	r3, #0
 8000476:	d05e      	beq.n	8000536 <HAL_DMA_IRQHandler+0x11a>
}
 8000478:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800047a:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800047c:	2304      	movs	r3, #4
 800047e:	e7f6      	b.n	800046e <HAL_DMA_IRQHandler+0x52>
 8000480:	2340      	movs	r3, #64	; 0x40
 8000482:	e7f4      	b.n	800046e <HAL_DMA_IRQHandler+0x52>
 8000484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000488:	e7f1      	b.n	800046e <HAL_DMA_IRQHandler+0x52>
 800048a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800048e:	e7ee      	b.n	800046e <HAL_DMA_IRQHandler+0x52>
 8000490:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000494:	e7eb      	b.n	800046e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000496:	2502      	movs	r5, #2
 8000498:	4095      	lsls	r5, r2
 800049a:	4225      	tst	r5, r4
 800049c:	d035      	beq.n	800050a <HAL_DMA_IRQHandler+0xee>
 800049e:	078d      	lsls	r5, r1, #30
 80004a0:	d533      	bpl.n	800050a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	0694      	lsls	r4, r2, #26
 80004a6:	d406      	bmi.n	80004b6 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80004a8:	681a      	ldr	r2, [r3, #0]
 80004aa:	f022 020a 	bic.w	r2, r2, #10
 80004ae:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80004b0:	2201      	movs	r2, #1
 80004b2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80004b6:	4a21      	ldr	r2, [pc, #132]	; (800053c <HAL_DMA_IRQHandler+0x120>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d019      	beq.n	80004f0 <HAL_DMA_IRQHandler+0xd4>
 80004bc:	3214      	adds	r2, #20
 80004be:	4293      	cmp	r3, r2
 80004c0:	d018      	beq.n	80004f4 <HAL_DMA_IRQHandler+0xd8>
 80004c2:	3214      	adds	r2, #20
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d017      	beq.n	80004f8 <HAL_DMA_IRQHandler+0xdc>
 80004c8:	3214      	adds	r2, #20
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d017      	beq.n	80004fe <HAL_DMA_IRQHandler+0xe2>
 80004ce:	3214      	adds	r2, #20
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d017      	beq.n	8000504 <HAL_DMA_IRQHandler+0xe8>
 80004d4:	3214      	adds	r2, #20
 80004d6:	4293      	cmp	r3, r2
 80004d8:	bf0c      	ite	eq
 80004da:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80004de:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80004e2:	4a17      	ldr	r2, [pc, #92]	; (8000540 <HAL_DMA_IRQHandler+0x124>)
 80004e4:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80004e6:	2300      	movs	r3, #0
 80004e8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80004ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80004ee:	e7c1      	b.n	8000474 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80004f0:	2302      	movs	r3, #2
 80004f2:	e7f6      	b.n	80004e2 <HAL_DMA_IRQHandler+0xc6>
 80004f4:	2320      	movs	r3, #32
 80004f6:	e7f4      	b.n	80004e2 <HAL_DMA_IRQHandler+0xc6>
 80004f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004fc:	e7f1      	b.n	80004e2 <HAL_DMA_IRQHandler+0xc6>
 80004fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000502:	e7ee      	b.n	80004e2 <HAL_DMA_IRQHandler+0xc6>
 8000504:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000508:	e7eb      	b.n	80004e2 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800050a:	2508      	movs	r5, #8
 800050c:	4095      	lsls	r5, r2
 800050e:	4225      	tst	r5, r4
 8000510:	d011      	beq.n	8000536 <HAL_DMA_IRQHandler+0x11a>
 8000512:	0709      	lsls	r1, r1, #28
 8000514:	d50f      	bpl.n	8000536 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000516:	6819      	ldr	r1, [r3, #0]
 8000518:	f021 010e 	bic.w	r1, r1, #14
 800051c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800051e:	2301      	movs	r3, #1
 8000520:	fa03 f202 	lsl.w	r2, r3, r2
 8000524:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000526:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000528:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800052c:	2300      	movs	r3, #0
 800052e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000532:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000534:	e79e      	b.n	8000474 <HAL_DMA_IRQHandler+0x58>
}
 8000536:	bc70      	pop	{r4, r5, r6}
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40020008 	.word	0x40020008
 8000540:	40020000 	.word	0x40020000

08000544 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000548:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800054a:	4626      	mov	r6, r4
 800054c:	4b66      	ldr	r3, [pc, #408]	; (80006e8 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800054e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 80006f8 <HAL_GPIO_Init+0x1b4>
 8000552:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80006fc <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000556:	680a      	ldr	r2, [r1, #0]
 8000558:	fa32 f506 	lsrs.w	r5, r2, r6
 800055c:	d102      	bne.n	8000564 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800055e:	b003      	add	sp, #12
 8000560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000564:	f04f 0801 	mov.w	r8, #1
 8000568:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800056c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000570:	4590      	cmp	r8, r2
 8000572:	d17f      	bne.n	8000674 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000574:	684d      	ldr	r5, [r1, #4]
 8000576:	2d12      	cmp	r5, #18
 8000578:	f000 80aa 	beq.w	80006d0 <HAL_GPIO_Init+0x18c>
 800057c:	f200 8083 	bhi.w	8000686 <HAL_GPIO_Init+0x142>
 8000580:	2d02      	cmp	r5, #2
 8000582:	f000 80a2 	beq.w	80006ca <HAL_GPIO_Init+0x186>
 8000586:	d877      	bhi.n	8000678 <HAL_GPIO_Init+0x134>
 8000588:	2d00      	cmp	r5, #0
 800058a:	f000 8089 	beq.w	80006a0 <HAL_GPIO_Init+0x15c>
 800058e:	2d01      	cmp	r5, #1
 8000590:	f000 8099 	beq.w	80006c6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000594:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000598:	2aff      	cmp	r2, #255	; 0xff
 800059a:	bf93      	iteet	ls
 800059c:	4682      	movls	sl, r0
 800059e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80005a2:	3d08      	subhi	r5, #8
 80005a4:	f8d0 b000 	ldrls.w	fp, [r0]
 80005a8:	bf92      	itee	ls
 80005aa:	00b5      	lslls	r5, r6, #2
 80005ac:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80005b0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005b2:	fa09 f805 	lsl.w	r8, r9, r5
 80005b6:	ea2b 0808 	bic.w	r8, fp, r8
 80005ba:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005be:	bf88      	it	hi
 80005c0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005c4:	ea48 0505 	orr.w	r5, r8, r5
 80005c8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005cc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80005d0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80005d4:	d04e      	beq.n	8000674 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005d6:	4d45      	ldr	r5, [pc, #276]	; (80006ec <HAL_GPIO_Init+0x1a8>)
 80005d8:	4f44      	ldr	r7, [pc, #272]	; (80006ec <HAL_GPIO_Init+0x1a8>)
 80005da:	69ad      	ldr	r5, [r5, #24]
 80005dc:	f026 0803 	bic.w	r8, r6, #3
 80005e0:	f045 0501 	orr.w	r5, r5, #1
 80005e4:	61bd      	str	r5, [r7, #24]
 80005e6:	69bd      	ldr	r5, [r7, #24]
 80005e8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80005ec:	f005 0501 	and.w	r5, r5, #1
 80005f0:	9501      	str	r5, [sp, #4]
 80005f2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005f6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005fa:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005fc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000600:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000604:	fa09 f90b 	lsl.w	r9, r9, fp
 8000608:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800060c:	4d38      	ldr	r5, [pc, #224]	; (80006f0 <HAL_GPIO_Init+0x1ac>)
 800060e:	42a8      	cmp	r0, r5
 8000610:	d063      	beq.n	80006da <HAL_GPIO_Init+0x196>
 8000612:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000616:	42a8      	cmp	r0, r5
 8000618:	d061      	beq.n	80006de <HAL_GPIO_Init+0x19a>
 800061a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800061e:	42a8      	cmp	r0, r5
 8000620:	d05f      	beq.n	80006e2 <HAL_GPIO_Init+0x19e>
 8000622:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000626:	42a8      	cmp	r0, r5
 8000628:	bf0c      	ite	eq
 800062a:	2503      	moveq	r5, #3
 800062c:	2504      	movne	r5, #4
 800062e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000632:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000636:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800063a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800063c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000640:	bf14      	ite	ne
 8000642:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000644:	4395      	biceq	r5, r2
 8000646:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000648:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800064a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800064e:	bf14      	ite	ne
 8000650:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000652:	4395      	biceq	r5, r2
 8000654:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000656:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000658:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800065c:	bf14      	ite	ne
 800065e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000660:	4395      	biceq	r5, r2
 8000662:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000664:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000666:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800066a:	bf14      	ite	ne
 800066c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800066e:	ea25 0202 	biceq.w	r2, r5, r2
 8000672:	60da      	str	r2, [r3, #12]
	position++;
 8000674:	3601      	adds	r6, #1
 8000676:	e76e      	b.n	8000556 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000678:	2d03      	cmp	r5, #3
 800067a:	d022      	beq.n	80006c2 <HAL_GPIO_Init+0x17e>
 800067c:	2d11      	cmp	r5, #17
 800067e:	d189      	bne.n	8000594 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000680:	68cc      	ldr	r4, [r1, #12]
 8000682:	3404      	adds	r4, #4
          break;
 8000684:	e786      	b.n	8000594 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000686:	4f1b      	ldr	r7, [pc, #108]	; (80006f4 <HAL_GPIO_Init+0x1b0>)
 8000688:	42bd      	cmp	r5, r7
 800068a:	d009      	beq.n	80006a0 <HAL_GPIO_Init+0x15c>
 800068c:	d812      	bhi.n	80006b4 <HAL_GPIO_Init+0x170>
 800068e:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000700 <HAL_GPIO_Init+0x1bc>
 8000692:	454d      	cmp	r5, r9
 8000694:	d004      	beq.n	80006a0 <HAL_GPIO_Init+0x15c>
 8000696:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800069a:	454d      	cmp	r5, r9
 800069c:	f47f af7a 	bne.w	8000594 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80006a0:	688c      	ldr	r4, [r1, #8]
 80006a2:	b1c4      	cbz	r4, 80006d6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80006a4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80006a6:	bf0c      	ite	eq
 80006a8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80006ac:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006b0:	2408      	movs	r4, #8
 80006b2:	e76f      	b.n	8000594 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80006b4:	4575      	cmp	r5, lr
 80006b6:	d0f3      	beq.n	80006a0 <HAL_GPIO_Init+0x15c>
 80006b8:	4565      	cmp	r5, ip
 80006ba:	d0f1      	beq.n	80006a0 <HAL_GPIO_Init+0x15c>
 80006bc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000704 <HAL_GPIO_Init+0x1c0>
 80006c0:	e7eb      	b.n	800069a <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80006c2:	2400      	movs	r4, #0
 80006c4:	e766      	b.n	8000594 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80006c6:	68cc      	ldr	r4, [r1, #12]
          break;
 80006c8:	e764      	b.n	8000594 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80006ca:	68cc      	ldr	r4, [r1, #12]
 80006cc:	3408      	adds	r4, #8
          break;
 80006ce:	e761      	b.n	8000594 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80006d0:	68cc      	ldr	r4, [r1, #12]
 80006d2:	340c      	adds	r4, #12
          break;
 80006d4:	e75e      	b.n	8000594 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80006d6:	2404      	movs	r4, #4
 80006d8:	e75c      	b.n	8000594 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80006da:	2500      	movs	r5, #0
 80006dc:	e7a7      	b.n	800062e <HAL_GPIO_Init+0xea>
 80006de:	2501      	movs	r5, #1
 80006e0:	e7a5      	b.n	800062e <HAL_GPIO_Init+0xea>
 80006e2:	2502      	movs	r5, #2
 80006e4:	e7a3      	b.n	800062e <HAL_GPIO_Init+0xea>
 80006e6:	bf00      	nop
 80006e8:	40010400 	.word	0x40010400
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40010800 	.word	0x40010800
 80006f4:	10210000 	.word	0x10210000
 80006f8:	10310000 	.word	0x10310000
 80006fc:	10320000 	.word	0x10320000
 8000700:	10110000 	.word	0x10110000
 8000704:	10220000 	.word	0x10220000

08000708 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000708:	b10a      	cbz	r2, 800070e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800070a:	6101      	str	r1, [r0, #16]
 800070c:	4770      	bx	lr
 800070e:	0409      	lsls	r1, r1, #16
 8000710:	e7fb      	b.n	800070a <HAL_GPIO_WritePin+0x2>
	...

08000714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000714:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000718:	4605      	mov	r5, r0
 800071a:	b908      	cbnz	r0, 8000720 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800071c:	2001      	movs	r0, #1
 800071e:	e03c      	b.n	800079a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000720:	6803      	ldr	r3, [r0, #0]
 8000722:	07db      	lsls	r3, r3, #31
 8000724:	d410      	bmi.n	8000748 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000726:	682b      	ldr	r3, [r5, #0]
 8000728:	079f      	lsls	r7, r3, #30
 800072a:	d45d      	bmi.n	80007e8 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800072c:	682b      	ldr	r3, [r5, #0]
 800072e:	0719      	lsls	r1, r3, #28
 8000730:	f100 8094 	bmi.w	800085c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000734:	682b      	ldr	r3, [r5, #0]
 8000736:	075a      	lsls	r2, r3, #29
 8000738:	f100 80be 	bmi.w	80008b8 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800073c:	69e8      	ldr	r0, [r5, #28]
 800073e:	2800      	cmp	r0, #0
 8000740:	f040 812c 	bne.w	800099c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000744:	2000      	movs	r0, #0
 8000746:	e028      	b.n	800079a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000748:	4c8f      	ldr	r4, [pc, #572]	; (8000988 <HAL_RCC_OscConfig+0x274>)
 800074a:	6863      	ldr	r3, [r4, #4]
 800074c:	f003 030c 	and.w	r3, r3, #12
 8000750:	2b04      	cmp	r3, #4
 8000752:	d007      	beq.n	8000764 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000754:	6863      	ldr	r3, [r4, #4]
 8000756:	f003 030c 	and.w	r3, r3, #12
 800075a:	2b08      	cmp	r3, #8
 800075c:	d109      	bne.n	8000772 <HAL_RCC_OscConfig+0x5e>
 800075e:	6863      	ldr	r3, [r4, #4]
 8000760:	03de      	lsls	r6, r3, #15
 8000762:	d506      	bpl.n	8000772 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000764:	6823      	ldr	r3, [r4, #0]
 8000766:	039c      	lsls	r4, r3, #14
 8000768:	d5dd      	bpl.n	8000726 <HAL_RCC_OscConfig+0x12>
 800076a:	686b      	ldr	r3, [r5, #4]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d1da      	bne.n	8000726 <HAL_RCC_OscConfig+0x12>
 8000770:	e7d4      	b.n	800071c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000772:	686b      	ldr	r3, [r5, #4]
 8000774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000778:	d112      	bne.n	80007a0 <HAL_RCC_OscConfig+0x8c>
 800077a:	6823      	ldr	r3, [r4, #0]
 800077c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000780:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000782:	f7ff fd25 	bl	80001d0 <HAL_GetTick>
 8000786:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000788:	6823      	ldr	r3, [r4, #0]
 800078a:	0398      	lsls	r0, r3, #14
 800078c:	d4cb      	bmi.n	8000726 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800078e:	f7ff fd1f 	bl	80001d0 <HAL_GetTick>
 8000792:	1b80      	subs	r0, r0, r6
 8000794:	2864      	cmp	r0, #100	; 0x64
 8000796:	d9f7      	bls.n	8000788 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000798:	2003      	movs	r0, #3
}
 800079a:	b002      	add	sp, #8
 800079c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007a0:	b99b      	cbnz	r3, 80007ca <HAL_RCC_OscConfig+0xb6>
 80007a2:	6823      	ldr	r3, [r4, #0]
 80007a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007a8:	6023      	str	r3, [r4, #0]
 80007aa:	6823      	ldr	r3, [r4, #0]
 80007ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007b2:	f7ff fd0d 	bl	80001d0 <HAL_GetTick>
 80007b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007b8:	6823      	ldr	r3, [r4, #0]
 80007ba:	0399      	lsls	r1, r3, #14
 80007bc:	d5b3      	bpl.n	8000726 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007be:	f7ff fd07 	bl	80001d0 <HAL_GetTick>
 80007c2:	1b80      	subs	r0, r0, r6
 80007c4:	2864      	cmp	r0, #100	; 0x64
 80007c6:	d9f7      	bls.n	80007b8 <HAL_RCC_OscConfig+0xa4>
 80007c8:	e7e6      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007ce:	6823      	ldr	r3, [r4, #0]
 80007d0:	d103      	bne.n	80007da <HAL_RCC_OscConfig+0xc6>
 80007d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007d6:	6023      	str	r3, [r4, #0]
 80007d8:	e7cf      	b.n	800077a <HAL_RCC_OscConfig+0x66>
 80007da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007de:	6023      	str	r3, [r4, #0]
 80007e0:	6823      	ldr	r3, [r4, #0]
 80007e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007e6:	e7cb      	b.n	8000780 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80007e8:	4c67      	ldr	r4, [pc, #412]	; (8000988 <HAL_RCC_OscConfig+0x274>)
 80007ea:	6863      	ldr	r3, [r4, #4]
 80007ec:	f013 0f0c 	tst.w	r3, #12
 80007f0:	d007      	beq.n	8000802 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007f2:	6863      	ldr	r3, [r4, #4]
 80007f4:	f003 030c 	and.w	r3, r3, #12
 80007f8:	2b08      	cmp	r3, #8
 80007fa:	d110      	bne.n	800081e <HAL_RCC_OscConfig+0x10a>
 80007fc:	6863      	ldr	r3, [r4, #4]
 80007fe:	03da      	lsls	r2, r3, #15
 8000800:	d40d      	bmi.n	800081e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000802:	6823      	ldr	r3, [r4, #0]
 8000804:	079b      	lsls	r3, r3, #30
 8000806:	d502      	bpl.n	800080e <HAL_RCC_OscConfig+0xfa>
 8000808:	692b      	ldr	r3, [r5, #16]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d186      	bne.n	800071c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800080e:	6823      	ldr	r3, [r4, #0]
 8000810:	696a      	ldr	r2, [r5, #20]
 8000812:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000816:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800081a:	6023      	str	r3, [r4, #0]
 800081c:	e786      	b.n	800072c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800081e:	692a      	ldr	r2, [r5, #16]
 8000820:	4b5a      	ldr	r3, [pc, #360]	; (800098c <HAL_RCC_OscConfig+0x278>)
 8000822:	b16a      	cbz	r2, 8000840 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000824:	2201      	movs	r2, #1
 8000826:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000828:	f7ff fcd2 	bl	80001d0 <HAL_GetTick>
 800082c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800082e:	6823      	ldr	r3, [r4, #0]
 8000830:	079f      	lsls	r7, r3, #30
 8000832:	d4ec      	bmi.n	800080e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000834:	f7ff fccc 	bl	80001d0 <HAL_GetTick>
 8000838:	1b80      	subs	r0, r0, r6
 800083a:	2802      	cmp	r0, #2
 800083c:	d9f7      	bls.n	800082e <HAL_RCC_OscConfig+0x11a>
 800083e:	e7ab      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000840:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000842:	f7ff fcc5 	bl	80001d0 <HAL_GetTick>
 8000846:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000848:	6823      	ldr	r3, [r4, #0]
 800084a:	0798      	lsls	r0, r3, #30
 800084c:	f57f af6e 	bpl.w	800072c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000850:	f7ff fcbe 	bl	80001d0 <HAL_GetTick>
 8000854:	1b80      	subs	r0, r0, r6
 8000856:	2802      	cmp	r0, #2
 8000858:	d9f6      	bls.n	8000848 <HAL_RCC_OscConfig+0x134>
 800085a:	e79d      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800085c:	69aa      	ldr	r2, [r5, #24]
 800085e:	4c4a      	ldr	r4, [pc, #296]	; (8000988 <HAL_RCC_OscConfig+0x274>)
 8000860:	4b4b      	ldr	r3, [pc, #300]	; (8000990 <HAL_RCC_OscConfig+0x27c>)
 8000862:	b1da      	cbz	r2, 800089c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000864:	2201      	movs	r2, #1
 8000866:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000868:	f7ff fcb2 	bl	80001d0 <HAL_GetTick>
 800086c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800086e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000870:	079b      	lsls	r3, r3, #30
 8000872:	d50d      	bpl.n	8000890 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000874:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000878:	4b46      	ldr	r3, [pc, #280]	; (8000994 <HAL_RCC_OscConfig+0x280>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000880:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000882:	bf00      	nop
  }
  while (Delay --);
 8000884:	9b01      	ldr	r3, [sp, #4]
 8000886:	1e5a      	subs	r2, r3, #1
 8000888:	9201      	str	r2, [sp, #4]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1f9      	bne.n	8000882 <HAL_RCC_OscConfig+0x16e>
 800088e:	e751      	b.n	8000734 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000890:	f7ff fc9e 	bl	80001d0 <HAL_GetTick>
 8000894:	1b80      	subs	r0, r0, r6
 8000896:	2802      	cmp	r0, #2
 8000898:	d9e9      	bls.n	800086e <HAL_RCC_OscConfig+0x15a>
 800089a:	e77d      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800089c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800089e:	f7ff fc97 	bl	80001d0 <HAL_GetTick>
 80008a2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008a6:	079f      	lsls	r7, r3, #30
 80008a8:	f57f af44 	bpl.w	8000734 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008ac:	f7ff fc90 	bl	80001d0 <HAL_GetTick>
 80008b0:	1b80      	subs	r0, r0, r6
 80008b2:	2802      	cmp	r0, #2
 80008b4:	d9f6      	bls.n	80008a4 <HAL_RCC_OscConfig+0x190>
 80008b6:	e76f      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008b8:	4c33      	ldr	r4, [pc, #204]	; (8000988 <HAL_RCC_OscConfig+0x274>)
 80008ba:	69e3      	ldr	r3, [r4, #28]
 80008bc:	00d8      	lsls	r0, r3, #3
 80008be:	d424      	bmi.n	800090a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80008c0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80008c2:	69e3      	ldr	r3, [r4, #28]
 80008c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c8:	61e3      	str	r3, [r4, #28]
 80008ca:	69e3      	ldr	r3, [r4, #28]
 80008cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008d4:	4e30      	ldr	r6, [pc, #192]	; (8000998 <HAL_RCC_OscConfig+0x284>)
 80008d6:	6833      	ldr	r3, [r6, #0]
 80008d8:	05d9      	lsls	r1, r3, #23
 80008da:	d518      	bpl.n	800090e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008dc:	68eb      	ldr	r3, [r5, #12]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d126      	bne.n	8000930 <HAL_RCC_OscConfig+0x21c>
 80008e2:	6a23      	ldr	r3, [r4, #32]
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80008ea:	f7ff fc71 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80008ee:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80008f2:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008f4:	6a23      	ldr	r3, [r4, #32]
 80008f6:	079b      	lsls	r3, r3, #30
 80008f8:	d53f      	bpl.n	800097a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 80008fa:	2f00      	cmp	r7, #0
 80008fc:	f43f af1e 	beq.w	800073c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000900:	69e3      	ldr	r3, [r4, #28]
 8000902:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000906:	61e3      	str	r3, [r4, #28]
 8000908:	e718      	b.n	800073c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800090a:	2700      	movs	r7, #0
 800090c:	e7e2      	b.n	80008d4 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800090e:	6833      	ldr	r3, [r6, #0]
 8000910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000914:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000916:	f7ff fc5b 	bl	80001d0 <HAL_GetTick>
 800091a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800091c:	6833      	ldr	r3, [r6, #0]
 800091e:	05da      	lsls	r2, r3, #23
 8000920:	d4dc      	bmi.n	80008dc <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000922:	f7ff fc55 	bl	80001d0 <HAL_GetTick>
 8000926:	eba0 0008 	sub.w	r0, r0, r8
 800092a:	2864      	cmp	r0, #100	; 0x64
 800092c:	d9f6      	bls.n	800091c <HAL_RCC_OscConfig+0x208>
 800092e:	e733      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000930:	b9ab      	cbnz	r3, 800095e <HAL_RCC_OscConfig+0x24a>
 8000932:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000934:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000938:	f023 0301 	bic.w	r3, r3, #1
 800093c:	6223      	str	r3, [r4, #32]
 800093e:	6a23      	ldr	r3, [r4, #32]
 8000940:	f023 0304 	bic.w	r3, r3, #4
 8000944:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000946:	f7ff fc43 	bl	80001d0 <HAL_GetTick>
 800094a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800094c:	6a23      	ldr	r3, [r4, #32]
 800094e:	0798      	lsls	r0, r3, #30
 8000950:	d5d3      	bpl.n	80008fa <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000952:	f7ff fc3d 	bl	80001d0 <HAL_GetTick>
 8000956:	1b80      	subs	r0, r0, r6
 8000958:	4540      	cmp	r0, r8
 800095a:	d9f7      	bls.n	800094c <HAL_RCC_OscConfig+0x238>
 800095c:	e71c      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800095e:	2b05      	cmp	r3, #5
 8000960:	6a23      	ldr	r3, [r4, #32]
 8000962:	d103      	bne.n	800096c <HAL_RCC_OscConfig+0x258>
 8000964:	f043 0304 	orr.w	r3, r3, #4
 8000968:	6223      	str	r3, [r4, #32]
 800096a:	e7ba      	b.n	80008e2 <HAL_RCC_OscConfig+0x1ce>
 800096c:	f023 0301 	bic.w	r3, r3, #1
 8000970:	6223      	str	r3, [r4, #32]
 8000972:	6a23      	ldr	r3, [r4, #32]
 8000974:	f023 0304 	bic.w	r3, r3, #4
 8000978:	e7b6      	b.n	80008e8 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800097a:	f7ff fc29 	bl	80001d0 <HAL_GetTick>
 800097e:	eba0 0008 	sub.w	r0, r0, r8
 8000982:	42b0      	cmp	r0, r6
 8000984:	d9b6      	bls.n	80008f4 <HAL_RCC_OscConfig+0x1e0>
 8000986:	e707      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
 8000988:	40021000 	.word	0x40021000
 800098c:	42420000 	.word	0x42420000
 8000990:	42420480 	.word	0x42420480
 8000994:	20000008 	.word	0x20000008
 8000998:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800099c:	4b2a      	ldr	r3, [pc, #168]	; (8000a48 <HAL_RCC_OscConfig+0x334>)
 800099e:	685a      	ldr	r2, [r3, #4]
 80009a0:	461c      	mov	r4, r3
 80009a2:	f002 020c 	and.w	r2, r2, #12
 80009a6:	2a08      	cmp	r2, #8
 80009a8:	d03d      	beq.n	8000a26 <HAL_RCC_OscConfig+0x312>
 80009aa:	2300      	movs	r3, #0
 80009ac:	4e27      	ldr	r6, [pc, #156]	; (8000a4c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009ae:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80009b0:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009b2:	d12b      	bne.n	8000a0c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80009b4:	f7ff fc0c 	bl	80001d0 <HAL_GetTick>
 80009b8:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009ba:	6823      	ldr	r3, [r4, #0]
 80009bc:	0199      	lsls	r1, r3, #6
 80009be:	d41f      	bmi.n	8000a00 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80009c0:	6a2b      	ldr	r3, [r5, #32]
 80009c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009c6:	d105      	bne.n	80009d4 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009c8:	6862      	ldr	r2, [r4, #4]
 80009ca:	68a9      	ldr	r1, [r5, #8]
 80009cc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80009d0:	430a      	orrs	r2, r1
 80009d2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009d4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009d6:	6862      	ldr	r2, [r4, #4]
 80009d8:	430b      	orrs	r3, r1
 80009da:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80009de:	4313      	orrs	r3, r2
 80009e0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80009e2:	2301      	movs	r3, #1
 80009e4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80009e6:	f7ff fbf3 	bl	80001d0 <HAL_GetTick>
 80009ea:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009ec:	6823      	ldr	r3, [r4, #0]
 80009ee:	019a      	lsls	r2, r3, #6
 80009f0:	f53f aea8 	bmi.w	8000744 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80009f4:	f7ff fbec 	bl	80001d0 <HAL_GetTick>
 80009f8:	1b40      	subs	r0, r0, r5
 80009fa:	2802      	cmp	r0, #2
 80009fc:	d9f6      	bls.n	80009ec <HAL_RCC_OscConfig+0x2d8>
 80009fe:	e6cb      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a00:	f7ff fbe6 	bl	80001d0 <HAL_GetTick>
 8000a04:	1bc0      	subs	r0, r0, r7
 8000a06:	2802      	cmp	r0, #2
 8000a08:	d9d7      	bls.n	80009ba <HAL_RCC_OscConfig+0x2a6>
 8000a0a:	e6c5      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000a0c:	f7ff fbe0 	bl	80001d0 <HAL_GetTick>
 8000a10:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a12:	6823      	ldr	r3, [r4, #0]
 8000a14:	019b      	lsls	r3, r3, #6
 8000a16:	f57f ae95 	bpl.w	8000744 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a1a:	f7ff fbd9 	bl	80001d0 <HAL_GetTick>
 8000a1e:	1b40      	subs	r0, r0, r5
 8000a20:	2802      	cmp	r0, #2
 8000a22:	d9f6      	bls.n	8000a12 <HAL_RCC_OscConfig+0x2fe>
 8000a24:	e6b8      	b.n	8000798 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a26:	2801      	cmp	r0, #1
 8000a28:	f43f aeb7 	beq.w	800079a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000a2c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a2e:	6a2b      	ldr	r3, [r5, #32]
 8000a30:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000a34:	429a      	cmp	r2, r3
 8000a36:	f47f ae71 	bne.w	800071c <HAL_RCC_OscConfig+0x8>
 8000a3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000a3c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000a40:	1ac0      	subs	r0, r0, r3
 8000a42:	bf18      	it	ne
 8000a44:	2001      	movne	r0, #1
 8000a46:	e6a8      	b.n	800079a <HAL_RCC_OscConfig+0x86>
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	42420060 	.word	0x42420060

08000a50 <HAL_RCC_GetSysClockFreq>:
{
 8000a50:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a52:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000a54:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a56:	ac02      	add	r4, sp, #8
 8000a58:	f103 0510 	add.w	r5, r3, #16
 8000a5c:	4622      	mov	r2, r4
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	6859      	ldr	r1, [r3, #4]
 8000a62:	3308      	adds	r3, #8
 8000a64:	c203      	stmia	r2!, {r0, r1}
 8000a66:	42ab      	cmp	r3, r5
 8000a68:	4614      	mov	r4, r2
 8000a6a:	d1f7      	bne.n	8000a5c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	f88d 3004 	strb.w	r3, [sp, #4]
 8000a72:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000a74:	4911      	ldr	r1, [pc, #68]	; (8000abc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a76:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000a7a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a7c:	f003 020c 	and.w	r2, r3, #12
 8000a80:	2a08      	cmp	r2, #8
 8000a82:	d117      	bne.n	8000ab4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a84:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000a88:	a806      	add	r0, sp, #24
 8000a8a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a8c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a8e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a92:	d50c      	bpl.n	8000aae <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a94:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a96:	480a      	ldr	r0, [pc, #40]	; (8000ac0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a98:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a9c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a9e:	aa06      	add	r2, sp, #24
 8000aa0:	4413      	add	r3, r2
 8000aa2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000aa6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000aaa:	b007      	add	sp, #28
 8000aac:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <HAL_RCC_GetSysClockFreq+0x74>)
 8000ab0:	4350      	muls	r0, r2
 8000ab2:	e7fa      	b.n	8000aaa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000ab4:	4802      	ldr	r0, [pc, #8]	; (8000ac0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000ab6:	e7f8      	b.n	8000aaa <HAL_RCC_GetSysClockFreq+0x5a>
 8000ab8:	08001420 	.word	0x08001420
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	007a1200 	.word	0x007a1200
 8000ac4:	003d0900 	.word	0x003d0900

08000ac8 <HAL_RCC_ClockConfig>:
{
 8000ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000acc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000ace:	4604      	mov	r4, r0
 8000ad0:	b910      	cbnz	r0, 8000ad8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ad8:	4a45      	ldr	r2, [pc, #276]	; (8000bf0 <HAL_RCC_ClockConfig+0x128>)
 8000ada:	6813      	ldr	r3, [r2, #0]
 8000adc:	f003 0307 	and.w	r3, r3, #7
 8000ae0:	428b      	cmp	r3, r1
 8000ae2:	d329      	bcc.n	8000b38 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ae4:	6821      	ldr	r1, [r4, #0]
 8000ae6:	078e      	lsls	r6, r1, #30
 8000ae8:	d431      	bmi.n	8000b4e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000aea:	07ca      	lsls	r2, r1, #31
 8000aec:	d444      	bmi.n	8000b78 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000aee:	4a40      	ldr	r2, [pc, #256]	; (8000bf0 <HAL_RCC_ClockConfig+0x128>)
 8000af0:	6813      	ldr	r3, [r2, #0]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	429d      	cmp	r5, r3
 8000af8:	d367      	bcc.n	8000bca <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000afa:	6822      	ldr	r2, [r4, #0]
 8000afc:	4d3d      	ldr	r5, [pc, #244]	; (8000bf4 <HAL_RCC_ClockConfig+0x12c>)
 8000afe:	f012 0f04 	tst.w	r2, #4
 8000b02:	d16e      	bne.n	8000be2 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b04:	0713      	lsls	r3, r2, #28
 8000b06:	d506      	bpl.n	8000b16 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b08:	686b      	ldr	r3, [r5, #4]
 8000b0a:	6922      	ldr	r2, [r4, #16]
 8000b0c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b14:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000b16:	f7ff ff9b 	bl	8000a50 <HAL_RCC_GetSysClockFreq>
 8000b1a:	686b      	ldr	r3, [r5, #4]
 8000b1c:	4a36      	ldr	r2, [pc, #216]	; (8000bf8 <HAL_RCC_ClockConfig+0x130>)
 8000b1e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b22:	5cd3      	ldrb	r3, [r2, r3]
 8000b24:	40d8      	lsrs	r0, r3
 8000b26:	4b35      	ldr	r3, [pc, #212]	; (8000bfc <HAL_RCC_ClockConfig+0x134>)
 8000b28:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000b2a:	4b35      	ldr	r3, [pc, #212]	; (8000c00 <HAL_RCC_ClockConfig+0x138>)
 8000b2c:	6818      	ldr	r0, [r3, #0]
 8000b2e:	f7ff fb0d 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000b32:	2000      	movs	r0, #0
 8000b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b38:	6813      	ldr	r3, [r2, #0]
 8000b3a:	f023 0307 	bic.w	r3, r3, #7
 8000b3e:	430b      	orrs	r3, r1
 8000b40:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b42:	6813      	ldr	r3, [r2, #0]
 8000b44:	f003 0307 	and.w	r3, r3, #7
 8000b48:	4299      	cmp	r1, r3
 8000b4a:	d1c2      	bne.n	8000ad2 <HAL_RCC_ClockConfig+0xa>
 8000b4c:	e7ca      	b.n	8000ae4 <HAL_RCC_ClockConfig+0x1c>
 8000b4e:	4b29      	ldr	r3, [pc, #164]	; (8000bf4 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b50:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b54:	bf1e      	ittt	ne
 8000b56:	685a      	ldrne	r2, [r3, #4]
 8000b58:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b5c:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b5e:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b60:	bf42      	ittt	mi
 8000b62:	685a      	ldrmi	r2, [r3, #4]
 8000b64:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000b68:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	68a0      	ldr	r0, [r4, #8]
 8000b6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000b72:	4302      	orrs	r2, r0
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	e7b8      	b.n	8000aea <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b78:	6862      	ldr	r2, [r4, #4]
 8000b7a:	4e1e      	ldr	r6, [pc, #120]	; (8000bf4 <HAL_RCC_ClockConfig+0x12c>)
 8000b7c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b7e:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b80:	d11b      	bne.n	8000bba <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b82:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b86:	d0a4      	beq.n	8000ad2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b88:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b8a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b8e:	f023 0303 	bic.w	r3, r3, #3
 8000b92:	4313      	orrs	r3, r2
 8000b94:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000b96:	f7ff fb1b 	bl	80001d0 <HAL_GetTick>
 8000b9a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b9c:	6873      	ldr	r3, [r6, #4]
 8000b9e:	6862      	ldr	r2, [r4, #4]
 8000ba0:	f003 030c 	and.w	r3, r3, #12
 8000ba4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ba8:	d0a1      	beq.n	8000aee <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000baa:	f7ff fb11 	bl	80001d0 <HAL_GetTick>
 8000bae:	1bc0      	subs	r0, r0, r7
 8000bb0:	4540      	cmp	r0, r8
 8000bb2:	d9f3      	bls.n	8000b9c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000bb4:	2003      	movs	r0, #3
}
 8000bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bba:	2a02      	cmp	r2, #2
 8000bbc:	d102      	bne.n	8000bc4 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bbe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bc2:	e7e0      	b.n	8000b86 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc4:	f013 0f02 	tst.w	r3, #2
 8000bc8:	e7dd      	b.n	8000b86 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bca:	6813      	ldr	r3, [r2, #0]
 8000bcc:	f023 0307 	bic.w	r3, r3, #7
 8000bd0:	432b      	orrs	r3, r5
 8000bd2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bd4:	6813      	ldr	r3, [r2, #0]
 8000bd6:	f003 0307 	and.w	r3, r3, #7
 8000bda:	429d      	cmp	r5, r3
 8000bdc:	f47f af79 	bne.w	8000ad2 <HAL_RCC_ClockConfig+0xa>
 8000be0:	e78b      	b.n	8000afa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000be2:	686b      	ldr	r3, [r5, #4]
 8000be4:	68e1      	ldr	r1, [r4, #12]
 8000be6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000bea:	430b      	orrs	r3, r1
 8000bec:	606b      	str	r3, [r5, #4]
 8000bee:	e789      	b.n	8000b04 <HAL_RCC_ClockConfig+0x3c>
 8000bf0:	40022000 	.word	0x40022000
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	08001430 	.word	0x08001430
 8000bfc:	20000008 	.word	0x20000008
 8000c00:	20000004 	.word	0x20000004

08000c04 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000c04:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c06:	4a05      	ldr	r2, [pc, #20]	; (8000c1c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000c0e:	5cd3      	ldrb	r3, [r2, r3]
 8000c10:	4a03      	ldr	r2, [pc, #12]	; (8000c20 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c12:	6810      	ldr	r0, [r2, #0]
}
 8000c14:	40d8      	lsrs	r0, r3
 8000c16:	4770      	bx	lr
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	08001440 	.word	0x08001440
 8000c20:	20000008 	.word	0x20000008

08000c24 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000c24:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c26:	4a05      	ldr	r2, [pc, #20]	; (8000c3c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000c2e:	5cd3      	ldrb	r3, [r2, r3]
 8000c30:	4a03      	ldr	r2, [pc, #12]	; (8000c40 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c32:	6810      	ldr	r0, [r2, #0]
}
 8000c34:	40d8      	lsrs	r0, r3
 8000c36:	4770      	bx	lr
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	08001440 	.word	0x08001440
 8000c40:	20000008 	.word	0x20000008

08000c44 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000c44:	6803      	ldr	r3, [r0, #0]
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000c4c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000c4e:	695a      	ldr	r2, [r3, #20]
 8000c50:	f022 0201 	bic.w	r2, r2, #1
 8000c54:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000c56:	2320      	movs	r3, #32
 8000c58:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000c5c:	4770      	bx	lr
	...

08000c60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000c60:	b538      	push	{r3, r4, r5, lr}
 8000c62:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000c64:	6803      	ldr	r3, [r0, #0]
 8000c66:	68c1      	ldr	r1, [r0, #12]
 8000c68:	691a      	ldr	r2, [r3, #16]
 8000c6a:	2419      	movs	r4, #25
 8000c6c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c70:	430a      	orrs	r2, r1
 8000c72:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000c74:	6882      	ldr	r2, [r0, #8]
 8000c76:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000c78:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000c7a:	4302      	orrs	r2, r0
 8000c7c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000c7e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8000c82:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000c86:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000c8c:	695a      	ldr	r2, [r3, #20]
 8000c8e:	69a9      	ldr	r1, [r5, #24]
 8000c90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000c94:	430a      	orrs	r2, r1
 8000c96:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <UART_SetConfig+0x70>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d114      	bne.n	8000cc8 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000c9e:	f7ff ffc1 	bl	8000c24 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000ca2:	4360      	muls	r0, r4
 8000ca4:	686c      	ldr	r4, [r5, #4]
 8000ca6:	2264      	movs	r2, #100	; 0x64
 8000ca8:	00a4      	lsls	r4, r4, #2
 8000caa:	fbb0 f0f4 	udiv	r0, r0, r4
 8000cae:	fbb0 f4f2 	udiv	r4, r0, r2
 8000cb2:	fb02 0314 	mls	r3, r2, r4, r0
 8000cb6:	011b      	lsls	r3, r3, #4
 8000cb8:	3332      	adds	r3, #50	; 0x32
 8000cba:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cbe:	6829      	ldr	r1, [r5, #0]
 8000cc0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000cc4:	608b      	str	r3, [r1, #8]
 8000cc6:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000cc8:	f7ff ff9c 	bl	8000c04 <HAL_RCC_GetPCLK1Freq>
 8000ccc:	e7e9      	b.n	8000ca2 <UART_SetConfig+0x42>
 8000cce:	bf00      	nop
 8000cd0:	40013800 	.word	0x40013800

08000cd4 <HAL_UART_Init>:
{
 8000cd4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000cd6:	4604      	mov	r4, r0
 8000cd8:	b340      	cbz	r0, 8000d2c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000cda:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000cde:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ce2:	b91b      	cbnz	r3, 8000cec <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000ce4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000ce8:	f000 fa86 	bl	80011f8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000cec:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000cee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000cf0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000cf4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000cf6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000cf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000cfc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000cfe:	f7ff ffaf 	bl	8000c60 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000d02:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d04:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000d06:	691a      	ldr	r2, [r3, #16]
 8000d08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000d0e:	695a      	ldr	r2, [r3, #20]
 8000d10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000d14:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000d16:	68da      	ldr	r2, [r3, #12]
 8000d18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000d1c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000d1e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d20:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000d22:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000d26:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000d2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d2c:	2001      	movs	r0, #1
}
 8000d2e:	bd10      	pop	{r4, pc}

08000d30 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8000d30:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8000d34:	2b20      	cmp	r3, #32
 8000d36:	d120      	bne.n	8000d7a <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8000d38:	b1e9      	cbz	r1, 8000d76 <HAL_UART_Receive_IT+0x46>
 8000d3a:	b1e2      	cbz	r2, 8000d76 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8000d3c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d01a      	beq.n	8000d7a <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8000d44:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8000d46:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d48:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000d4a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d4c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000d4e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000d52:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8000d54:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000d56:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8000d58:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000d5c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000d60:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000d62:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8000d64:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000d66:	f041 0101 	orr.w	r1, r1, #1
 8000d6a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8000d6c:	68d1      	ldr	r1, [r2, #12]
 8000d6e:	f041 0120 	orr.w	r1, r1, #32
 8000d72:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8000d74:	4770      	bx	lr
      return HAL_ERROR;
 8000d76:	2001      	movs	r0, #1
 8000d78:	4770      	bx	lr
    return HAL_BUSY;
 8000d7a:	2002      	movs	r0, #2
}
 8000d7c:	4770      	bx	lr
	...

08000d80 <HAL_UART_Transmit_DMA>:
{
 8000d80:	b538      	push	{r3, r4, r5, lr}
 8000d82:	4604      	mov	r4, r0
 8000d84:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8000d86:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000d8a:	2a20      	cmp	r2, #32
 8000d8c:	d12a      	bne.n	8000de4 <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8000d8e:	b339      	cbz	r1, 8000de0 <HAL_UART_Transmit_DMA+0x60>
 8000d90:	b333      	cbz	r3, 8000de0 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8000d92:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8000d96:	2a01      	cmp	r2, #1
 8000d98:	d024      	beq.n	8000de4 <HAL_UART_Transmit_DMA+0x64>
 8000d9a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d9c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8000d9e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000da2:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8000da4:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000da6:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000da8:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000daa:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000dae:	4a0e      	ldr	r2, [pc, #56]	; (8000de8 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8000db0:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8000db2:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8000db4:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8000db6:	4a0d      	ldr	r2, [pc, #52]	; (8000dec <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8000db8:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8000dba:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8000dbc:	4a0c      	ldr	r2, [pc, #48]	; (8000df0 <HAL_UART_Transmit_DMA+0x70>)
 8000dbe:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8000dc0:	6822      	ldr	r2, [r4, #0]
 8000dc2:	3204      	adds	r2, #4
 8000dc4:	f7ff faa4 	bl	8000310 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8000dc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000dcc:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8000dce:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8000dd0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8000dd2:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8000dd4:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8000dd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ddc:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8000dde:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8000de0:	2001      	movs	r0, #1
 8000de2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8000de4:	2002      	movs	r0, #2
}
 8000de6:	bd38      	pop	{r3, r4, r5, pc}
 8000de8:	08000df7 	.word	0x08000df7
 8000dec:	08000e25 	.word	0x08000e25
 8000df0:	08000ead 	.word	0x08000ead

08000df4 <HAL_UART_TxCpltCallback>:
 8000df4:	4770      	bx	lr

08000df6 <UART_DMATransmitCplt>:
{
 8000df6:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000df8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000dfa:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f013 0320 	ands.w	r3, r3, #32
 8000e02:	d10a      	bne.n	8000e1a <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 8000e04:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8000e06:	6813      	ldr	r3, [r2, #0]
 8000e08:	695a      	ldr	r2, [r3, #20]
 8000e0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e0e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8000e10:	68da      	ldr	r2, [r3, #12]
 8000e12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8000e1a:	4610      	mov	r0, r2
 8000e1c:	f7ff ffea 	bl	8000df4 <HAL_UART_TxCpltCallback>
 8000e20:	bd08      	pop	{r3, pc}

08000e22 <HAL_UART_TxHalfCpltCallback>:
 8000e22:	4770      	bx	lr

08000e24 <UART_DMATxHalfCplt>:
{
 8000e24:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8000e26:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000e28:	f7ff fffb 	bl	8000e22 <HAL_UART_TxHalfCpltCallback>
 8000e2c:	bd08      	pop	{r3, pc}

08000e2e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000e2e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8000e32:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000e34:	2b22      	cmp	r3, #34	; 0x22
 8000e36:	d136      	bne.n	8000ea6 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000e38:	6883      	ldr	r3, [r0, #8]
 8000e3a:	6901      	ldr	r1, [r0, #16]
 8000e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000e40:	6802      	ldr	r2, [r0, #0]
 8000e42:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e44:	d123      	bne.n	8000e8e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000e46:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000e48:	b9e9      	cbnz	r1, 8000e86 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000e4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e4e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8000e52:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8000e54:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8000e56:	3c01      	subs	r4, #1
 8000e58:	b2a4      	uxth	r4, r4
 8000e5a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8000e5c:	b98c      	cbnz	r4, 8000e82 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000e5e:	6803      	ldr	r3, [r0, #0]
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	f022 0220 	bic.w	r2, r2, #32
 8000e66:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000e68:	68da      	ldr	r2, [r3, #12]
 8000e6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e6e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000e70:	695a      	ldr	r2, [r3, #20]
 8000e72:	f022 0201 	bic.w	r2, r2, #1
 8000e76:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8000e78:	2320      	movs	r3, #32
 8000e7a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8000e7e:	f000 f8e5 	bl	800104c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8000e82:	2000      	movs	r0, #0
}
 8000e84:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	f823 2b01 	strh.w	r2, [r3], #1
 8000e8c:	e7e1      	b.n	8000e52 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000e8e:	b921      	cbnz	r1, 8000e9a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000e90:	1c59      	adds	r1, r3, #1
 8000e92:	6852      	ldr	r2, [r2, #4]
 8000e94:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000e96:	701a      	strb	r2, [r3, #0]
 8000e98:	e7dc      	b.n	8000e54 <UART_Receive_IT+0x26>
 8000e9a:	6852      	ldr	r2, [r2, #4]
 8000e9c:	1c59      	adds	r1, r3, #1
 8000e9e:	6281      	str	r1, [r0, #40]	; 0x28
 8000ea0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000ea4:	e7f7      	b.n	8000e96 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8000ea6:	2002      	movs	r0, #2
 8000ea8:	bd10      	pop	{r4, pc}

08000eaa <HAL_UART_ErrorCallback>:
 8000eaa:	4770      	bx	lr

08000eac <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000eac:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8000eae:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8000eb0:	680b      	ldr	r3, [r1, #0]
 8000eb2:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8000eb4:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8000eb8:	2821      	cmp	r0, #33	; 0x21
 8000eba:	d10a      	bne.n	8000ed2 <UART_DMAError+0x26>
 8000ebc:	0612      	lsls	r2, r2, #24
 8000ebe:	d508      	bpl.n	8000ed2 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8000ec4:	68da      	ldr	r2, [r3, #12]
 8000ec6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000eca:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000ecc:	2220      	movs	r2, #32
 8000ece:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000ed2:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8000ed4:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8000ed8:	2a22      	cmp	r2, #34	; 0x22
 8000eda:	d106      	bne.n	8000eea <UART_DMAError+0x3e>
 8000edc:	065b      	lsls	r3, r3, #25
 8000ede:	d504      	bpl.n	8000eea <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8000ee0:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8000ee2:	4608      	mov	r0, r1
    huart->RxXferCount = 0x00U;
 8000ee4:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8000ee6:	f7ff fead 	bl	8000c44 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8000eea:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8000eec:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8000eee:	f043 0310 	orr.w	r3, r3, #16
 8000ef2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8000ef4:	f7ff ffd9 	bl	8000eaa <HAL_UART_ErrorCallback>
 8000ef8:	bd08      	pop	{r3, pc}
	...

08000efc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000efc:	6803      	ldr	r3, [r0, #0]
{
 8000efe:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000f00:	681a      	ldr	r2, [r3, #0]
{
 8000f02:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8000f04:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000f06:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000f08:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8000f0a:	d107      	bne.n	8000f1c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f0c:	0696      	lsls	r6, r2, #26
 8000f0e:	d55a      	bpl.n	8000fc6 <HAL_UART_IRQHandler+0xca>
 8000f10:	068d      	lsls	r5, r1, #26
 8000f12:	d558      	bpl.n	8000fc6 <HAL_UART_IRQHandler+0xca>
}
 8000f14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8000f18:	f7ff bf89 	b.w	8000e2e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8000f1c:	f015 0501 	ands.w	r5, r5, #1
 8000f20:	d102      	bne.n	8000f28 <HAL_UART_IRQHandler+0x2c>
 8000f22:	f411 7f90 	tst.w	r1, #288	; 0x120
 8000f26:	d04e      	beq.n	8000fc6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8000f28:	07d3      	lsls	r3, r2, #31
 8000f2a:	d505      	bpl.n	8000f38 <HAL_UART_IRQHandler+0x3c>
 8000f2c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000f2e:	bf42      	ittt	mi
 8000f30:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8000f32:	f043 0301 	orrmi.w	r3, r3, #1
 8000f36:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f38:	0750      	lsls	r0, r2, #29
 8000f3a:	d504      	bpl.n	8000f46 <HAL_UART_IRQHandler+0x4a>
 8000f3c:	b11d      	cbz	r5, 8000f46 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000f3e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f46:	0793      	lsls	r3, r2, #30
 8000f48:	d504      	bpl.n	8000f54 <HAL_UART_IRQHandler+0x58>
 8000f4a:	b11d      	cbz	r5, 8000f54 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000f4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f4e:	f043 0304 	orr.w	r3, r3, #4
 8000f52:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f54:	0716      	lsls	r6, r2, #28
 8000f56:	d504      	bpl.n	8000f62 <HAL_UART_IRQHandler+0x66>
 8000f58:	b11d      	cbz	r5, 8000f62 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000f5a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f5c:	f043 0308 	orr.w	r3, r3, #8
 8000f60:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000f62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d066      	beq.n	8001036 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f68:	0695      	lsls	r5, r2, #26
 8000f6a:	d504      	bpl.n	8000f76 <HAL_UART_IRQHandler+0x7a>
 8000f6c:	0688      	lsls	r0, r1, #26
 8000f6e:	d502      	bpl.n	8000f76 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8000f70:	4620      	mov	r0, r4
 8000f72:	f7ff ff5c 	bl	8000e2e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000f76:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8000f78:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000f7a:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8000f7c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000f7e:	0711      	lsls	r1, r2, #28
 8000f80:	d402      	bmi.n	8000f88 <HAL_UART_IRQHandler+0x8c>
 8000f82:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8000f86:	d01a      	beq.n	8000fbe <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8000f88:	f7ff fe5c 	bl	8000c44 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000f8c:	6823      	ldr	r3, [r4, #0]
 8000f8e:	695a      	ldr	r2, [r3, #20]
 8000f90:	0652      	lsls	r2, r2, #25
 8000f92:	d510      	bpl.n	8000fb6 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000f94:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000f96:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f9c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000f9e:	b150      	cbz	r0, 8000fb6 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8000fa0:	4b25      	ldr	r3, [pc, #148]	; (8001038 <HAL_UART_IRQHandler+0x13c>)
 8000fa2:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8000fa4:	f7ff f9f2 	bl	800038c <HAL_DMA_Abort_IT>
 8000fa8:	2800      	cmp	r0, #0
 8000faa:	d044      	beq.n	8001036 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000fac:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8000fae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000fb2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000fb4:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	f7ff ff77 	bl	8000eaa <HAL_UART_ErrorCallback>
 8000fbc:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8000fbe:	f7ff ff74 	bl	8000eaa <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fc2:	63e5      	str	r5, [r4, #60]	; 0x3c
 8000fc4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000fc6:	0616      	lsls	r6, r2, #24
 8000fc8:	d527      	bpl.n	800101a <HAL_UART_IRQHandler+0x11e>
 8000fca:	060d      	lsls	r5, r1, #24
 8000fcc:	d525      	bpl.n	800101a <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000fce:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000fd2:	2a21      	cmp	r2, #33	; 0x21
 8000fd4:	d12f      	bne.n	8001036 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000fd6:	68a2      	ldr	r2, [r4, #8]
 8000fd8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000fdc:	6a22      	ldr	r2, [r4, #32]
 8000fde:	d117      	bne.n	8001010 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000fe0:	8811      	ldrh	r1, [r2, #0]
 8000fe2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000fe6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000fe8:	6921      	ldr	r1, [r4, #16]
 8000fea:	b979      	cbnz	r1, 800100c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8000fec:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8000fee:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8000ff0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8000ff2:	3a01      	subs	r2, #1
 8000ff4:	b292      	uxth	r2, r2
 8000ff6:	84e2      	strh	r2, [r4, #38]	; 0x26
 8000ff8:	b9ea      	cbnz	r2, 8001036 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000ffa:	68da      	ldr	r2, [r3, #12]
 8000ffc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001000:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800100c:	3201      	adds	r2, #1
 800100e:	e7ee      	b.n	8000fee <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001010:	1c51      	adds	r1, r2, #1
 8001012:	6221      	str	r1, [r4, #32]
 8001014:	7812      	ldrb	r2, [r2, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	e7ea      	b.n	8000ff0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800101a:	0650      	lsls	r0, r2, #25
 800101c:	d50b      	bpl.n	8001036 <HAL_UART_IRQHandler+0x13a>
 800101e:	064a      	lsls	r2, r1, #25
 8001020:	d509      	bpl.n	8001036 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001022:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001024:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800102a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800102c:	2320      	movs	r3, #32
 800102e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001032:	f7ff fedf 	bl	8000df4 <HAL_UART_TxCpltCallback>
 8001036:	bd70      	pop	{r4, r5, r6, pc}
 8001038:	0800103d 	.word	0x0800103d

0800103c <UART_DMAAbortOnError>:
{
 800103c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800103e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001040:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001042:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001044:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001046:	f7ff ff30 	bl	8000eaa <HAL_UART_ErrorCallback>
 800104a:	bd08      	pop	{r3, pc}

0800104c <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800104c:	b538      	push	{r3, r4, r5, lr}
	HAL_UART_Transmit_DMA(&huart1,rx_buffer,10);
 800104e:	4d07      	ldr	r5, [pc, #28]	; (800106c <HAL_UART_RxCpltCallback+0x20>)
 8001050:	4c07      	ldr	r4, [pc, #28]	; (8001070 <HAL_UART_RxCpltCallback+0x24>)
 8001052:	4629      	mov	r1, r5
 8001054:	220a      	movs	r2, #10
 8001056:	4620      	mov	r0, r4
 8001058:	f7ff fe92 	bl	8000d80 <HAL_UART_Transmit_DMA>
	HAL_UART_Receive_IT(&huart1,rx_buffer,10);
 800105c:	4629      	mov	r1, r5
 800105e:	4620      	mov	r0, r4
}
 8001060:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_UART_Receive_IT(&huart1,rx_buffer,10);
 8001064:	220a      	movs	r2, #10
 8001066:	f7ff be63 	b.w	8000d30 <HAL_UART_Receive_IT>
 800106a:	bf00      	nop
 800106c:	2000002c 	.word	0x2000002c
 8001070:	200000c0 	.word	0x200000c0

08001074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001074:	b510      	push	{r4, lr}
 8001076:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001078:	2228      	movs	r2, #40	; 0x28
 800107a:	2100      	movs	r1, #0
 800107c:	a806      	add	r0, sp, #24
 800107e:	f000 f9bb 	bl	80013f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001082:	2100      	movs	r1, #0
 8001084:	2214      	movs	r2, #20
 8001086:	a801      	add	r0, sp, #4
 8001088:	f000 f9b6 	bl	80013f8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800108c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001090:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001092:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001094:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001096:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001098:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800109e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010a2:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a4:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a6:	f7ff fb35 	bl	8000714 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b4:	4621      	mov	r1, r4
 80010b6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b8:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ba:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010bc:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010be:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c0:	f7ff fd02 	bl	8000ac8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80010c4:	b010      	add	sp, #64	; 0x40
 80010c6:	bd10      	pop	{r4, pc}

080010c8 <main>:
{
 80010c8:	b500      	push	{lr}
 80010ca:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80010cc:	f7ff f862 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80010d0:	f7ff ffd0 	bl	8001074 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	2210      	movs	r2, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d6:	4c31      	ldr	r4, [pc, #196]	; (800119c <main+0xd4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	2100      	movs	r1, #0
 80010da:	eb0d 0002 	add.w	r0, sp, r2
 80010de:	f000 f98b 	bl	80013f8 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	61a3      	str	r3, [r4, #24]
 80010ec:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	f003 0310 	and.w	r3, r3, #16
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fa:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010fc:	4828      	ldr	r0, [pc, #160]	; (80011a0 <main+0xd8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fe:	f043 0320 	orr.w	r3, r3, #32
 8001102:	61a3      	str	r3, [r4, #24]
 8001104:	69a3      	ldr	r3, [r4, #24]

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001108:	f003 0320 	and.w	r3, r3, #32
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001110:	69a3      	ldr	r3, [r4, #24]
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	61a3      	str	r3, [r4, #24]
 8001118:	69a3      	ldr	r3, [r4, #24]
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	9303      	str	r3, [sp, #12]
 8001120:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001122:	f7ff faf1 	bl	8000708 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Pin;
 8001126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800112a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2302      	movs	r3, #2
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001132:	a904      	add	r1, sp, #16
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <main+0xd8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800113a:	f7ff fa03 	bl	8000544 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800113e:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001140:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	6163      	str	r3, [r4, #20]
 8001148:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800114a:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001152:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001154:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001156:	f7ff f853 	bl	8000200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800115a:	200e      	movs	r0, #14
 800115c:	f7ff f884 	bl	8000268 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001160:	4629      	mov	r1, r5
 8001162:	462a      	mov	r2, r5
 8001164:	200f      	movs	r0, #15
 8001166:	f7ff f84b 	bl	8000200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800116a:	200f      	movs	r0, #15
 800116c:	f7ff f87c 	bl	8000268 <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 115200;
 8001170:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 8001174:	4c0b      	ldr	r4, [pc, #44]	; (80011a4 <main+0xdc>)
  huart1.Init.BaudRate = 115200;
 8001176:	4a0c      	ldr	r2, [pc, #48]	; (80011a8 <main+0xe0>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001178:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 115200;
 800117a:	e884 000c 	stmia.w	r4, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800117e:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001180:	60a5      	str	r5, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001182:	60e5      	str	r5, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001184:	6125      	str	r5, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001186:	6163      	str	r3, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001188:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800118a:	61e5      	str	r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800118c:	f7ff fda2 	bl	8000cd4 <HAL_UART_Init>
HAL_UART_Receive_IT(&huart1,rx_buffer,10);
 8001190:	220a      	movs	r2, #10
 8001192:	4906      	ldr	r1, [pc, #24]	; (80011ac <main+0xe4>)
 8001194:	4620      	mov	r0, r4
 8001196:	f7ff fdcb 	bl	8000d30 <HAL_UART_Receive_IT>
 800119a:	e7fe      	b.n	800119a <main+0xd2>
 800119c:	40021000 	.word	0x40021000
 80011a0:	40011000 	.word	0x40011000
 80011a4:	200000c0 	.word	0x200000c0
 80011a8:	40013800 	.word	0x40013800
 80011ac:	2000002c 	.word	0x2000002c

080011b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b0:	4770      	bx	lr
	...

080011b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011b4:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <HAL_MspInit+0x3c>)
{
 80011b6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80011b8:	699a      	ldr	r2, [r3, #24]
 80011ba:	f042 0201 	orr.w	r2, r2, #1
 80011be:	619a      	str	r2, [r3, #24]
 80011c0:	699a      	ldr	r2, [r3, #24]
 80011c2:	f002 0201 	and.w	r2, r2, #1
 80011c6:	9200      	str	r2, [sp, #0]
 80011c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	69da      	ldr	r2, [r3, #28]
 80011cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011d0:	61da      	str	r2, [r3, #28]
 80011d2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011d4:	4a07      	ldr	r2, [pc, #28]	; (80011f4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011de:	6853      	ldr	r3, [r2, #4]
 80011e0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ea:	b002      	add	sp, #8
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010000 	.word	0x40010000

080011f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011f8:	b570      	push	{r4, r5, r6, lr}
 80011fa:	4606      	mov	r6, r0
 80011fc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	2210      	movs	r2, #16
 8001200:	2100      	movs	r1, #0
 8001202:	a802      	add	r0, sp, #8
 8001204:	f000 f8f8 	bl	80013f8 <memset>
  if(huart->Instance==USART1)
 8001208:	6832      	ldr	r2, [r6, #0]
 800120a:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <HAL_UART_MspInit+0xd0>)
 800120c:	429a      	cmp	r2, r3
 800120e:	d159      	bne.n	80012c4 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001210:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001214:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001218:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800121c:	619a      	str	r2, [r3, #24]
 800121e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	482a      	ldr	r0, [pc, #168]	; (80012cc <HAL_UART_MspInit+0xd4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001222:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001226:	9200      	str	r2, [sp, #0]
 8001228:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122c:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	f042 0204 	orr.w	r2, r2, #4
 8001232:	619a      	str	r2, [r3, #24]
 8001234:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001236:	4c26      	ldr	r4, [pc, #152]	; (80012d0 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001240:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001244:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124a:	2303      	movs	r3, #3
 800124c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f7ff f979 	bl	8000544 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001252:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	481d      	ldr	r0, [pc, #116]	; (80012cc <HAL_UART_MspInit+0xd4>)
 8001258:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800125a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125c:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f7ff f970 	bl	8000544 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <HAL_UART_MspInit+0xdc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001266:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001268:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800126c:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126e:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001270:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001272:	6125      	str	r5, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001274:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001276:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001278:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800127a:	f7ff f819 	bl	80002b0 <HAL_DMA_Init>
 800127e:	b108      	cbz	r0, 8001284 <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8001280:	f7ff ff96 	bl	80011b0 <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001284:	f04f 0c10 	mov.w	ip, #16
 8001288:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <HAL_UART_MspInit+0xe0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800128a:	6374      	str	r4, [r6, #52]	; 0x34
 800128c:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800128e:	4c13      	ldr	r4, [pc, #76]	; (80012dc <HAL_UART_MspInit+0xe4>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001290:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001292:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001296:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001298:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800129a:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800129c:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129e:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a0:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80012a2:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80012a6:	f7ff f803 	bl	80002b0 <HAL_DMA_Init>
 80012aa:	b108      	cbz	r0, 80012b0 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 80012ac:	f7ff ff80 	bl	80011b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80012b4:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012b6:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80012b8:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012ba:	f7fe ffa1 	bl	8000200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012be:	2025      	movs	r0, #37	; 0x25
 80012c0:	f7fe ffd2 	bl	8000268 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80012c4:	b006      	add	sp, #24
 80012c6:	bd70      	pop	{r4, r5, r6, pc}
 80012c8:	40013800 	.word	0x40013800
 80012cc:	40010800 	.word	0x40010800
 80012d0:	2000007c 	.word	0x2000007c
 80012d4:	40020058 	.word	0x40020058
 80012d8:	40020044 	.word	0x40020044
 80012dc:	20000038 	.word	0x20000038

080012e0 <NMI_Handler>:
 80012e0:	4770      	bx	lr

080012e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e2:	e7fe      	b.n	80012e2 <HardFault_Handler>

080012e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e4:	e7fe      	b.n	80012e4 <MemManage_Handler>

080012e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e6:	e7fe      	b.n	80012e6 <BusFault_Handler>

080012e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e8:	e7fe      	b.n	80012e8 <UsageFault_Handler>

080012ea <SVC_Handler>:
 80012ea:	4770      	bx	lr

080012ec <DebugMon_Handler>:
 80012ec:	4770      	bx	lr

080012ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f7fe bf62 	b.w	80001b8 <HAL_IncTick>

080012f4 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012f4:	4801      	ldr	r0, [pc, #4]	; (80012fc <DMA1_Channel4_IRQHandler+0x8>)
 80012f6:	f7ff b891 	b.w	800041c <HAL_DMA_IRQHandler>
 80012fa:	bf00      	nop
 80012fc:	20000038 	.word	0x20000038

08001300 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001300:	4801      	ldr	r0, [pc, #4]	; (8001308 <DMA1_Channel5_IRQHandler+0x8>)
 8001302:	f7ff b88b 	b.w	800041c <HAL_DMA_IRQHandler>
 8001306:	bf00      	nop
 8001308:	2000007c 	.word	0x2000007c

0800130c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800130c:	4801      	ldr	r0, [pc, #4]	; (8001314 <USART1_IRQHandler+0x8>)
 800130e:	f7ff bdf5 	b.w	8000efc <HAL_UART_IRQHandler>
 8001312:	bf00      	nop
 8001314:	200000c0 	.word	0x200000c0

08001318 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <SystemInit+0x40>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	f042 0201 	orr.w	r2, r2, #1
 8001320:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001322:	6859      	ldr	r1, [r3, #4]
 8001324:	4a0d      	ldr	r2, [pc, #52]	; (800135c <SystemInit+0x44>)
 8001326:	400a      	ands	r2, r1
 8001328:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001330:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001334:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800133c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001344:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001346:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800134a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800134c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001350:	4b03      	ldr	r3, [pc, #12]	; (8001360 <SystemInit+0x48>)
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000
 800135c:	f8ff0000 	.word	0xf8ff0000
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001364:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001366:	e003      	b.n	8001370 <LoopCopyDataInit>

08001368 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800136a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800136c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800136e:	3104      	adds	r1, #4

08001370 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001370:	480a      	ldr	r0, [pc, #40]	; (800139c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001374:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001376:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001378:	d3f6      	bcc.n	8001368 <CopyDataInit>
  ldr r2, =_sbss
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800137c:	e002      	b.n	8001384 <LoopFillZerobss>

0800137e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001380:	f842 3b04 	str.w	r3, [r2], #4

08001384 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001386:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001388:	d3f9      	bcc.n	800137e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800138a:	f7ff ffc5 	bl	8001318 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800138e:	f000 f80f 	bl	80013b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001392:	f7ff fe99 	bl	80010c8 <main>
  bx lr
 8001396:	4770      	bx	lr
  ldr r3, =_sidata
 8001398:	08001450 	.word	0x08001450
  ldr r0, =_sdata
 800139c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80013a4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80013a8:	20000100 	.word	0x20000100

080013ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013ac:	e7fe      	b.n	80013ac <ADC1_2_IRQHandler>
	...

080013b0 <__libc_init_array>:
 80013b0:	b570      	push	{r4, r5, r6, lr}
 80013b2:	2500      	movs	r5, #0
 80013b4:	4e0c      	ldr	r6, [pc, #48]	; (80013e8 <__libc_init_array+0x38>)
 80013b6:	4c0d      	ldr	r4, [pc, #52]	; (80013ec <__libc_init_array+0x3c>)
 80013b8:	1ba4      	subs	r4, r4, r6
 80013ba:	10a4      	asrs	r4, r4, #2
 80013bc:	42a5      	cmp	r5, r4
 80013be:	d109      	bne.n	80013d4 <__libc_init_array+0x24>
 80013c0:	f000 f822 	bl	8001408 <_init>
 80013c4:	2500      	movs	r5, #0
 80013c6:	4e0a      	ldr	r6, [pc, #40]	; (80013f0 <__libc_init_array+0x40>)
 80013c8:	4c0a      	ldr	r4, [pc, #40]	; (80013f4 <__libc_init_array+0x44>)
 80013ca:	1ba4      	subs	r4, r4, r6
 80013cc:	10a4      	asrs	r4, r4, #2
 80013ce:	42a5      	cmp	r5, r4
 80013d0:	d105      	bne.n	80013de <__libc_init_array+0x2e>
 80013d2:	bd70      	pop	{r4, r5, r6, pc}
 80013d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013d8:	4798      	blx	r3
 80013da:	3501      	adds	r5, #1
 80013dc:	e7ee      	b.n	80013bc <__libc_init_array+0xc>
 80013de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013e2:	4798      	blx	r3
 80013e4:	3501      	adds	r5, #1
 80013e6:	e7f2      	b.n	80013ce <__libc_init_array+0x1e>
 80013e8:	08001448 	.word	0x08001448
 80013ec:	08001448 	.word	0x08001448
 80013f0:	08001448 	.word	0x08001448
 80013f4:	0800144c 	.word	0x0800144c

080013f8 <memset>:
 80013f8:	4603      	mov	r3, r0
 80013fa:	4402      	add	r2, r0
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d100      	bne.n	8001402 <memset+0xa>
 8001400:	4770      	bx	lr
 8001402:	f803 1b01 	strb.w	r1, [r3], #1
 8001406:	e7f9      	b.n	80013fc <memset+0x4>

08001408 <_init>:
 8001408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140a:	bf00      	nop
 800140c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800140e:	bc08      	pop	{r3}
 8001410:	469e      	mov	lr, r3
 8001412:	4770      	bx	lr

08001414 <_fini>:
 8001414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001416:	bf00      	nop
 8001418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141a:	bc08      	pop	{r3}
 800141c:	469e      	mov	lr, r3
 800141e:	4770      	bx	lr
