set_property SRC_FILE_INFO {cfile:C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.srcs/constrs_1/new/Tutorial.xdc rfile:../../../Tutorial.srcs/constrs_1/new/Tutorial.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B10 IOSTANDARD LVCMOS33} [get_ports {GPIO_0_tri_i[0]}] ;# Bank  45 VCCO - som240_1_b13 - IO_L9N_AD11N_45   PMOD_HDA15->som240_1_B20->B10 2
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN E12 IOSTANDARD LVCMOS33} [get_ports {GPIO_0_tri_i[1]}] ;# Bank  45 VCCO - som240_1_b13 - IO_L8P_HDGC_45 PMOD_HDA16_CC->som240_1_B21->E12 4
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D11 IOSTANDARD LVCMOS33} [get_ports {GPIO_0_tri_i[2]}] ;# Bank  45 VCCO - som240_1_b13 - IO_L8N_HDGC_45    PMOD_HDA17->som240_1_B22->D11 6
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B11 IOSTANDARD LVCMOS33} [get_ports {GPIO_0_tri_i[3]}] ;# Bank  45 VCCO - som240_1_b13 - IO_L10P_AD10P_45  PMOD_HDA18->som240_1_C22->B11 8
