{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755567453182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755567453182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 22:37:33 2025 " "Processing started: Mon Aug 18 22:37:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755567453182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567453182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567453182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755567453351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755567453351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instr_Mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instr_Mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Instr_Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "/home/vini/Downloads/sprint_8/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file Ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.sv" "" { Text "/home/vini/Downloads/sprint_8/Ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "/home/vini/Downloads/sprint_8/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Data_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458941 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Mod_Teste.sv(72) " "Verilog HDL Module Instantiation warning at Mod_Teste.sv(72): ignored dangling comma in List of Port Connections" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1755567458941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fio_rd fio_RD Mod_Teste.sv(38) " "Verilog HDL Declaration information at Mod_Teste.sv(38): object \"fio_rd\" differs only in case from object \"fio_RD\" in the same scope" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755567458941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mod_Teste.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mod_Teste.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/sprint_8/extend.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "/home/vini/Downloads/sprint_8/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ControlUnit.sv(15) " "Verilog HDL Expression warning at ControlUnit.sv(15): truncated literal to match 1 bits" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ControlUnit.sv(16) " "Verilog HDL Expression warning at ControlUnit.sv(16): truncated literal to match 1 bits" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ControlUnit.sv(17) " "Verilog HDL Expression warning at ControlUnit.sv(17): truncated literal to match 1 bits" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ControlUnit.sv(18) " "Verilog HDL Expression warning at ControlUnit.sv(18): truncated literal to match 1 bits" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ControlUnit.sv(19) " "Verilog HDL Expression warning at ControlUnit.sv(19): truncated literal to match 1 bits" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1755567458942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_50.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_50 " "Found entity 1: clock_50" {  } { { "clock_50.sv" "" { Text "/home/vini/Downloads/sprint_8/clock_50.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_TEST2.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_TEST2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_display7seg " "Found entity 1: decodificador_display7seg" {  } { { "decodificador_display7seg.v" "" { Text "/home/vini/Downloads/sprint_8/decodificador_display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x2 " "Found entity 1: mux4x2" {  } { { "mux4x2.sv" "" { Text "/home/vini/Downloads/sprint_8/mux4x2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.sv 1 1 " "Found 1 design units, including 1 entities, in source file somador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.sv" "" { Text "/home/vini/Downloads/sprint_8/somador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755567458945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567458945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755567458976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Mod_Teste.sv(193) " "Verilog HDL assignment warning at Mod_Teste.sv(193): truncated value with size 3 to match size of target (2)" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567458980 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] Mod_Teste.sv(10) " "Output port \"LEDG\[7..0\]\" at Mod_Teste.sv(10) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755567458980 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.sv(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.sv(11) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755567458980 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.sv(13) " "Output port \"UART_TXD\" at Mod_Teste.sv(13) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755567458980 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.sv" "MyLCD" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567458996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567458997 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567458997 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567458997 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "/home/vini/Downloads/sprint_8/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "/home/vini/Downloads/sprint_8/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567459007 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_50 clock_50:testess " "Elaborating entity \"clock_50\" for hierarchy \"clock_50:testess\"" {  } { { "Mod_Teste.sv" "testess" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_50.sv(18) " "Verilog HDL assignment warning at clock_50.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "clock_50.sv" "" { Text "/home/vini/Downloads/sprint_8/clock_50.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567459011 "|Mod_Teste|clock_50:testess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador_pc " "Elaborating entity \"somador\" for hierarchy \"somador:somador_pc\"" {  } { { "Mod_Teste.sv" "somador_pc" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:muxpc " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:muxpc\"" {  } { { "Mod_Teste.sv" "muxpc" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:tes " "Elaborating entity \"pc\" for hierarchy \"pc:tes\"" {  } { { "Mod_Teste.sv" "tes" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem Instr_Mem:teste " "Elaborating entity \"Instr_Mem\" for hierarchy \"Instr_Mem:teste\"" {  } { { "Mod_Teste.sv" "teste" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459019 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instr_Mem.sv(8) " "Net \"memory.data_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755567459020 "|Mod_Teste|Instr_Mem:teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instr_Mem.sv(8) " "Net \"memory.waddr_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755567459020 "|Mod_Teste|Instr_Mem:teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instr_Mem.sv(8) " "Net \"memory.we_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755567459020 "|Mod_Teste|Instr_Mem:teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:teste2 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:teste2\"" {  } { { "Mod_Teste.sv" "teste2" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459022 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.sv(13) " "Verilog HDL Always Construct warning at ControlUnit.sv(13): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755567459023 "|Mod_Teste|ControlUnit:teste2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.sv(13) " "Inferred latch for \"Branch\" at ControlUnit.sv(13)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/sprint_8/ControlUnit.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567459023 "|Mod_Teste|ControlUnit:teste2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:teste3 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:teste3\"" {  } { { "Mod_Teste.sv" "teste3" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x2 mux4x2:testes2 " "Elaborating entity \"mux4x2\" for hierarchy \"mux4x2:testes2\"" {  } { { "Mod_Teste.sv" "testes2" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:teste4 " "Elaborating entity \"extend\" for hierarchy \"extend:teste4\"" {  } { { "Mod_Teste.sv" "teste4" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 extend.sv(25) " "Verilog HDL assignment warning at extend.sv(25): truncated value with size 33 to match size of target (32)" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/sprint_8/extend.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567459092 "|Mod_Teste|extend:teste4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 extend.sv(27) " "Verilog HDL assignment warning at extend.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/sprint_8/extend.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567459092 "|Mod_Teste|extend:teste4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:test " "Elaborating entity \"Ula\" for hierarchy \"Ula:test\"" {  } { { "Mod_Teste.sv" "test" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:test6 " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:test6\"" {  } { { "Mod_Teste.sv" "test6" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567459098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1023 32 Data_Mem.sv(36) " "Verilog HDL assignment warning at Data_Mem.sv(36): truncated value with size 1023 to match size of target (32)" {  } { { "Data_Mem.sv" "" { Text "/home/vini/Downloads/sprint_8/Data_Mem.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755567459300 "|Mod_Teste|Data_Mem:test6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_display7seg decodificador_display7seg:teste6 " "Elaborating entity \"decodificador_display7seg\" for hierarchy \"decodificador_display7seg:teste6\"" {  } { { "Mod_Teste.sv" "teste6" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567462705 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Z test " "Port \"Z\" does not exist in macrofunction \"test\"" {  } { { "Mod_Teste.sv" "test" { Text "/home/vini/Downloads/sprint_8/Mod_Teste.sv" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755567464204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755567464210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755567464288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 18 22:37:44 2025 " "Processing ended: Mon Aug 18 22:37:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755567464288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755567464288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755567464288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567464288 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755567464900 ""}
