\hypertarget{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal_8h}{}\doxysection{nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32l4xx\+\_\+hal.h File Reference}
\label{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal_8h}\index{nucleo-\/l432kc\_9dof-\/imu-\/click/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal.h@{nucleo-\/l432kc\_9dof-\/imu-\/click/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal.h}}


This file contains all the functions prototypes for the HAL module driver.  


{\ttfamily \#include \char`\"{}stm32l4xx\+\_\+hal\+\_\+conf.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_ga1cfa68f41fcdf064fe4f57424067581c}{SYSCFG\+\_\+\+BOOT\+\_\+\+MAINFLASH}}~0U
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_ga603891dcd1d145e4ffbaa2873181974a}{SYSCFG\+\_\+\+BOOT\+\_\+\+SYSTEMFLASH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_gab5f9d82b9c7af24984cb807d22ea0996}{SYSCFG\+\_\+\+BOOT\+\_\+\+SRAM}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___boot_mode_gad093cc2124dd188c234ff36bd1458ffb}{SYSCFG\+\_\+\+BOOT\+\_\+\+QUADSPI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_ga097dd569bd638ce8ad517b385d2e5b76}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+IOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_gafff2d9114aabc6cad60ee19f909ea92e}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+DZC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_gaa395020cb096a915c6fe6dfc3c09ea3e}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+UFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_gaa5c5389d31cec41bcc571f2b830075f1}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+OFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_ga24571405ea5d07e185e4accea693cf1d}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+IDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___f_p_u___interrupts_ga77b9b95b0728e9190cbe4ea23b5e5445}{SYSCFG\+\_\+\+IT\+\_\+\+FPU\+\_\+\+IXC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_gabf00114107366b86ecc895eb8f446678}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e369a9d753a147d6edbc6561847bab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_gaeab24454164565d0c7d0804e662d5cf0}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f465abe61aeb9d54f96f61a26dbcba}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga160dc565b877c28c5fd48100c0ac7e0e}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab048295a0b4ee0900e91a41dc68fa}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga4e0674a0159075b369331ddc45aaad3e}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978517b95be487a0b51c54cb04a5e1e4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga04709d7e7342fa629018c108d852f91b}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2436f2c3268b8cc74c1f92c8130fb6a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga03dc5630579fa65b1f76479c0a602836}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9ab12f7ddde4d8932a2581ffac341f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga821fde4958a1969d030e57e2b0c27e40}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c45b97c76927de3be62599c6057d5c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga10a84fcc662c8fa4231866df804a74c5}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910f8ca93c564c395a4292ef88b0cfc3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_gab6c17a7ed209fc6f988b21925c581083}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81415c135dbdf0e231976ea32e46c9ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga197fa949939da9833495acb9ad0ef6bc}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b118edf79214c51c85b761ee65b8e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga27546c7bc5af1a57bef19044441cdb83}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048c2339b904f6441a46d8c6453455d5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga0c5ed2b18a68d5ba9d0bafb5eb53d951}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5270bddc08a881712b88e5f437567f31}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_gaec862b4239d0fe86978dc390d4832e7a}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f08edc0a4ad0a2282f50596afe77ac8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga14d023d5066f32742438ad70330c61f8}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa7360a8bec9a1cdcd1625aac70cf6e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga6e15abac64d43b73c5b00185671fd858}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6eadeeb74de0fd0f0f0a56257e8a4b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___s_r_a_m2_w_r_p_ga3744d7dec2d221402d7ded02cbb50905}{SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6acf9084f1f326f9febba1cc1109d883}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g__flags__definition_gab050de5b3d4ada293e70d19414183b04}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}
\begin{DoxyCompactList}\small\item\em Fast-\/mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}})
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga59782d94690fd538b25def536c81c3ed}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}}()~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}})
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}}()~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}))
\begin{DoxyCompactList}\small\item\em Embedded SRAM mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga0a96bfcb32921f2819cd40b2acd8c354}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+QUADSPI}}()~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}))
\begin{DoxyCompactList}\small\item\em QUADSPI mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}}()~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$MEMRMP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}})
\begin{DoxyCompactList}\small\item\em Return the boot mode as configured by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga129e5247d26f46eba8fc7be41cd1d087}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+1\+\_\+31\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+SRAM2\+WRP\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em SRAM2 page 0 to 31 write protection enable macro. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gab381eee41325e7d983bd18101d06b443}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+\+UNLOCK}}()
\begin{DoxyCompactList}\small\item\em SRAM2 page write protection unlock prior to erase. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga11762a9476301c5e2623053aba3acbb8}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+ERASE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$SCSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2980c87d46dca95c2670581abee8e3c}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER}})
\begin{DoxyCompactList}\small\item\em SRAM2 erase. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga5eb3af3fdab913ed132afd9db241e6b9}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FPU\+\_\+\+INTERRUPT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Floating Point Unit interrupt enable/disable macros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga324c2649ac0c3758a4d037546da558ab}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FPU\+\_\+\+INTERRUPT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gab24317e13f473c7c93771ac11ad893c3}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1/8/15/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gaf8339b79c4009bcc95d2582b990d56ec}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break Cortex-\/\+M4 Lockup lock. Enable and lock the connection of Cortex-\/\+M4 LOCKUP (Hardfault) output to TIM1/8/15/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gadfaca1cb2ee6df46e27aead12fe01e0c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+PVD\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break PVD lock. Enable and lock the PVD connection to Timer1/8/15/16/17 Break input, as well as the PVDE and PLS\mbox{[}2\+:0\mbox{]} in the PWR\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga39c538c18927e8123f43301cae843f3a}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAM2\+PARITY\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break SRAM2 parity lock. Enable and lock the SRAM2 parity error signal connection to TIM1/8/15/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga558077cbd3fbb7ed10ff16f58eaebf77}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}})? \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$SCSR \+: \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))!= 0U) ? 1U \+: 0U)
\begin{DoxyCompactList}\small\item\em Check SYSCFG flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga78c5423e17aa4c8cda0872ca3003e71c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}})
\begin{DoxyCompactList}\small\item\em Set the SPF bit to clear the SRAM Parity Error Flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga61181f4b4955f17858475485f8cd366c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Fast-\/mode Plus driving capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga5f20cbc8ad78101d527209003dc014f2}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_gae83d9d982572786717aea190c25c1767}{IS\+\_\+\+SYSCFG\+\_\+\+FPU\+\_\+\+INTERRUPT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga123b29e8d38b29577a004e3b0f97d624}{IS\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+CONFIG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_gace31099042c6246a1f42521a3be73a86}{IS\+\_\+\+SYSCFG\+\_\+\+SRAM2\+WRP\+\_\+\+PAGE}}(\+\_\+\+\_\+\+PAGE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+PAGE\+\_\+\+\_\+) $>$ 0U) \&\& ((\+\_\+\+\_\+\+PAGE\+\_\+\+\_\+) $<$= 0x\+FFFFFFFFUL))
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga2d44c67961ec9f4feecec777364c13a0}{IS\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS}}(\+\_\+\+\_\+\+PIN\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabf4d022d85adb437a57c1f45d6345092}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+10\+HZ}} = 100U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aacb1ef3a0e9632aafe0fd162e2cd88408}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+100\+HZ}} = 10U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ}} = 1U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aa94e043d780eb1c36291338f6d6314e42}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+\+DEFAULT}} = HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ
, \newline
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabf4d022d85adb437a57c1f45d6345092}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+10\+HZ}} = 100U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aacb1ef3a0e9632aafe0fd162e2cd88408}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+100\+HZ}} = 10U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ}} = 1U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aa94e043d780eb1c36291338f6d6314e42}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+\+DEFAULT}} = HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ
, \newline
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabf4d022d85adb437a57c1f45d6345092}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+10\+HZ}} = 100U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aacb1ef3a0e9632aafe0fd162e2cd88408}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+100\+HZ}} = 10U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ}} = 1U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aa94e043d780eb1c36291338f6d6314e42}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+\+DEFAULT}} = HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ
, \newline
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabf4d022d85adb437a57c1f45d6345092}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+10\+HZ}} = 100U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aacb1ef3a0e9632aafe0fd162e2cd88408}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+100\+HZ}} = 10U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aabef41c8ee13ca1d48eb49dac912f9689}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ}} = 1U
, \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_ggab36ec81674817249c46734772ff3b73aa94e043d780eb1c36291338f6d6314e42}{HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+\+DEFAULT}} = HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gaecac54d350c3730e6831eb404e557dc4}{HAL\+\_\+\+Init}} (void)
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga95911129a26afb05232caaaefa31956f}{HAL\+\_\+\+De\+Init}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gae4fb8e66865c87d0ebab74a726a6891f}{HAL\+\_\+\+Msp\+Init}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gadd10d026ef02d00e32e80c9eab9db830}{HAL\+\_\+\+Msp\+De\+Init}} (void)
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga879cdb21ef051eb81ec51c18147397d5}{HAL\+\_\+\+Init\+Tick}} (uint32\+\_\+t Tick\+Priority)
\begin{DoxyCompactList}\small\item\em This function configures the TIM6 as a time base source. The time source is configured to have 1ms time base with a dedicated Tick interrupt priority. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaa8361d44d76b7f6256834f828165837a}{HAL\+\_\+\+Inc\+Tick}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gae63b34eea12780ca2e1100c2402da18e}{HAL\+\_\+\+Delay}} (uint32\+\_\+t Delay)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\+\_\+\+Get\+Tick}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}{HAL\+\_\+\+Get\+Tick\+Prio}} (void)
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga47f2dd240b2aed823a76b11496f37690}{HAL\+\_\+\+Set\+Tick\+Freq}} (\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} Freq)
\item 
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga803cdbcc0883bcf5f5c98c50024c97e6}{HAL\+\_\+\+Get\+Tick\+Freq}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaaf651af2afe688a991c657f64f8fa5f9}{HAL\+\_\+\+Suspend\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Suspend Tick increment. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga24e0ee9dae1ec0f9d19200f5575ff790}{HAL\+\_\+\+Resume\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Resume Tick increment. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gafb139b375512ad2a234e4619b129b966}{HAL\+\_\+\+Get\+Hal\+Version}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gae051ef9e932404b21f5877c7186406b8}{HAL\+\_\+\+Get\+REVID}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaff785f069ed650de77ff82ac407f7c84}{HAL\+\_\+\+Get\+DEVID}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf982aa0a575eef3758c0840a24077506}{HAL\+\_\+\+Get\+UIDw0}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga52720dd92ed2bd4314a2a129855d766c}{HAL\+\_\+\+Get\+UIDw1}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga5785ae5ec8d4c5a7dadb1359f0778700}{HAL\+\_\+\+Get\+UIDw2}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gaf031bcc71ebad9b7edf405547efd762b}{HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGSleep\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gac7820d0561f19999a68d714655b901b5}{HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGSleep\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_gadf25043b17de4bef38a95a75fd03e5c4}{HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStop\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga2c93dcee35e5983d74f1000de7c042d5}{HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStop\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga28a1323b2eeb0a408c1cfdbfa0db5ead}{HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStandby\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group3_ga7faa58d8508ea3123b9f247a70379779}{HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStandby\+Mode}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group4_gaa1bda45e550d89db1bc107c1249cf4c8}{HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+Erase}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga4de8f9428b2e1dee765628c0a6bc7e69}{HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+Memory\+Swapping\+Bank}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga71d9863788eefedea43a32e10fd93b0b}{HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+Memory\+Swapping\+Bank}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group4_gac22593c32829479d739cf1e17e3eee9b}{HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+IOAnalog\+Switch\+Booster}} (void)
\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group4_ga82d49eb550bc6c4357b570acfd6aed1c}{HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+IOAnalog\+Switch\+Booster}} (void)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___variables_ga9d411ea525781e633bf7ea7ef2f90728}{uw\+Tick}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uw\+Tick\+Prio}}
\item 
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___variables_ga84a0c55c4d0bff06a085b4fcfd6531cd}{uw\+Tick\+Freq}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the HAL module driver. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 