// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sigmoid_activation_L_HH_
#define _sigmoid_activation_L_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mlp_mul_mul_18s_1eOg.h"

namespace ap_rtl {

struct sigmoid_activation_L : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<18> > input_V_q0;
    sc_out< sc_lv<4> > result_V_address0;
    sc_out< sc_logic > result_V_ce0;
    sc_out< sc_logic > result_V_we0;
    sc_out< sc_lv<18> > result_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    sigmoid_activation_L(sc_module_name name);
    SC_HAS_PROCESS(sigmoid_activation_L);

    ~sigmoid_activation_L();

    sc_trace_file* mVcdFile;

    mlp_mul_mul_18s_1eOg<1,3,18,18,33>* mlp_mul_mul_18s_1eOg_U478;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_1_fu_107_p2;
    sc_signal< sc_lv<4> > i_1_reg_224;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > tmp_1_fu_113_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_229;
    sc_signal< sc_lv<1> > tmp_fu_101_p2;
    sc_signal< sc_lv<18> > p_Val2_s_reg_240;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_2_reg_246;
    sc_signal< sc_lv<18> > p_Val2_2_fu_131_p3;
    sc_signal< sc_lv<18> > p_Val2_2_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_7_fu_137_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_256;
    sc_signal< sc_lv<15> > tmp_3_reg_261;
    sc_signal< sc_lv<33> > OP1_V_cast_fu_153_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<33> > grp_fu_215_p2;
    sc_signal< sc_lv<33> > tmp_8_reg_272;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<18> > p_Val2_5_fu_163_p2;
    sc_signal< sc_lv<18> > p_Val2_5_reg_277;
    sc_signal< sc_lv<18> > p_Val2_4_fu_201_p3;
    sc_signal< sc_lv<18> > p_Val2_4_reg_282;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > i_reg_90;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > result_V_addr_gep_fu_82_p3;
    sc_signal< sc_lv<18> > p_Val2_7_fu_209_p2;
    sc_signal< sc_lv<18> > p_Val2_1_fu_126_p2;
    sc_signal< sc_lv<18> > tmp_s_fu_156_p3;
    sc_signal< sc_lv<28> > tmp_4_fu_169_p3;
    sc_signal< sc_lv<28> > tmp_11_cast_fu_176_p4;
    sc_signal< sc_lv<28> > p_Val2_3_fu_185_p2;
    sc_signal< sc_lv<18> > tmp_9_fu_191_p4;
    sc_signal< sc_lv<18> > grp_fu_215_p0;
    sc_signal< sc_lv<18> > grp_fu_215_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<18> ap_const_lv18_8000;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<18> ap_const_lv18_10000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_153_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_215_p0();
    void thread_grp_fu_215_p1();
    void thread_i_1_fu_107_p2();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_p_Val2_1_fu_126_p2();
    void thread_p_Val2_2_fu_131_p3();
    void thread_p_Val2_3_fu_185_p2();
    void thread_p_Val2_4_fu_201_p3();
    void thread_p_Val2_5_fu_163_p2();
    void thread_p_Val2_7_fu_209_p2();
    void thread_result_V_addr_gep_fu_82_p3();
    void thread_result_V_address0();
    void thread_result_V_ce0();
    void thread_result_V_d0();
    void thread_result_V_we0();
    void thread_tmp_11_cast_fu_176_p4();
    void thread_tmp_1_fu_113_p1();
    void thread_tmp_4_fu_169_p3();
    void thread_tmp_7_fu_137_p2();
    void thread_tmp_9_fu_191_p4();
    void thread_tmp_fu_101_p2();
    void thread_tmp_s_fu_156_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
