<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_R_U_ae95c430</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_ae95c430'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_R_U_ae95c430')">rsnoc_z_H_R_G_G2_R_U_ae95c430</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.80</td>
<td class="s5 cl rt"><a href="mod539.html#Line" > 55.26</a></td>
<td class="s4 cl rt"><a href="mod539.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod539.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod539.html#Branch" > 43.59</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod539.html#inst_tag_187461"  onclick="showContent('inst_tag_187461')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ir</a></td>
<td class="s3 cl rt"> 34.80</td>
<td class="s5 cl rt"><a href="mod539.html#Line" > 55.26</a></td>
<td class="s4 cl rt"><a href="mod539.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod539.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod539.html#Branch" > 43.59</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_R_U_ae95c430'>
<hr>
<a name="inst_tag_187461"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_187461" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ir</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.80</td>
<td class="s5 cl rt"><a href="mod539.html#Line" > 55.26</a></td>
<td class="s4 cl rt"><a href="mod539.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod539.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod539.html#Branch" > 43.59</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.81</td>
<td class="s5 cl rt"> 55.26</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.37</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.68</td>
<td class="wht cl rt"></td>
<td><a href="mod878.html#inst_tag_292357" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254359" id="tag_urg_inst_254359">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254360" id="tag_urg_inst_254360">ud27</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254358" id="tag_urg_inst_254358">ud62</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod116.html#inst_tag_22323" id="tag_urg_inst_22323">unc4b9b294</a></td>
<td class="s0 cl rt">  1.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_159703" id="tag_urg_inst_159703">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_ae95c430'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod539.html" >rsnoc_z_H_R_G_G2_R_U_ae95c430</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>21</td><td>55.26</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107079</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>107085</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107098</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107104</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>107123</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>107198</td><td>7</td><td>2</td><td>28.57</td></tr>
</table>
<pre class="code"><br clear=all>
107078                  	output        GenTx_Req_BurstType    ;
107079     1/1          	output [31:0] GenTx_Req_Data         ;
107080     1/1          	output        GenTx_Req_Last         ;
107081     1/1          	output [5:0]  GenTx_Req_Len1         ;
107082     <font color = "red">0/1     ==>  	output        GenTx_Req_Lock         ;</font>
                        MISSING_ELSE
107083                  	output [2:0]  GenTx_Req_Opc          ;
107084                  	input         GenTx_Req_Rdy          ;
107085     1/1          	output [3:0]  GenTx_Req_SeqId        ;
107086     <font color = "red">0/1     ==>  	output        GenTx_Req_SeqUnOrdered ;</font>
107087     <font color = "red">0/1     ==>  	output        GenTx_Req_SeqUnique    ;</font>
107088     <font color = "red">0/1     ==>  	output [7:0]  GenTx_Req_User         ;</font>
107089     1/1          	output        GenTx_Req_Vld          ;
107090                  	input         Sys_Clk                ;
107091                  	input         Sys_Clk_ClkS           ;
107092                  	input         Sys_Clk_En             ;
107093     1/1          	input         Sys_Clk_EnS            ;
107094     1/1          	input         Sys_Clk_RetRstN        ;
107095     1/1          	input         Sys_Clk_RstN           ;
107096     <font color = "red">0/1     ==>  	input         Sys_Clk_Tm             ;</font>
                        MISSING_ELSE
107097                  	output        Sys_Pwr_Idle           ;
107098     1/1          	output        Sys_Pwr_WakeUp         ;
107099     1/1          	input         Translation_Found      ;
107100     1/1          	output [29:0] Translation_Key        ;
107101     <font color = "red">0/1     ==>  	input  [3:0]  Translation_MatchId    ;</font>
                        MISSING_ELSE
107102                  	wire [14:0] u_221                ;
107103                  	reg  [3:0]  u_3873               ;
107104     1/1          	wire [14:0] u_64                 ;
107105     1/1          	wire        u_6afb               ;
107106     1/1          	reg         u_9b73               ;
107107     <font color = "red">0/1     ==>  	wire [3:0]  u_b175               ;</font>
                        MISSING_ELSE
107108                  	wire        u_fa7a               ;
107109                  	reg  [31:0] Acc_Addr             ;
107110                  	reg  [62:0] Acc_CrossB1          ;
107111     1/1          	reg  [5:0]  Acc_Len1             ;
107112     1/1          	wire [3:0]  Acc_MatchId          ;
107113     1/1          	reg  [11:0] Acc_MaxLen1          ;
107114     <font color = "red">0/1     ==>  	reg  [7:0]  Acc_Width1           ;</font>
                        MISSING_ELSE
107115                  	wire        Bypass               ;
107116                  	wire [31:0] Cur_Addr             ;
107117                  	wire [11:0] Cur_AddrInc          ;
107118                  	wire        Cur_BurstAlign       ;
107119                  	wire [62:0] Cur_CrossB1          ;
107120                  	wire [5:0]  Cur_Len1             ;
107121                  	wire [5:0]  Cur_Len1Dec          ;
107122                  	reg  [5:0]  Cur_Len1S            ;
107123     1/1          	wire [11:0] Cur_MaxLen1          ;
107124     1/1          	wire [31:0] Cur_NextAddr         ;
107125     <font color = "red">0/1     ==>  	wire [5:0]  Cur_NextLen1         ;</font>
107126     <font color = "red">0/1     ==>  	wire        Cur_Strm             ;</font>
107127     <font color = "red">0/1     ==>  	wire [7:0]  Cur_Width1           ;</font>
107128     <font color = "red">0/1     ==>  	wire        CurSplit             ;</font>
107129                  	wire        End                  ;
107130                  	wire        Err                  ;
107131                  	reg  [62:0] Gen_CrossB1          ;
107132                  	reg  [11:0] Gen_MaxLen1          ;
107133                  	reg  [7:0]  Gen_Width1           ;
107134                  	reg         Idle                 ;
107135                  	wire [5:0]  Len1S_Cross          ;
107136                  	wire        NextTx               ;
107137                  	wire        Pwr_Split_Idle       ;
107138                  	reg         Ret_BurstType        ;
107139                  	reg         Ret_Lock             ;
107140                  	reg  [2:0]  Ret_Opc              ;
107141                  	reg  [3:0]  Ret_SeqId            ;
107142                  	reg         Ret_SeqUnOrdered     ;
107143                  	reg  [7:0]  Ret_User             ;
107144                  	wire        RxPre                ;
107145                  	wire        RxPreStrm            ;
107146                  	wire        RxWrap               ;
107147                  	wire        Split_Cross          ;
107148                  	wire [3:0]  WdCnt                ;
107149                  	wire [13:0] uAcc_CrossB1_caseSel ;
107150                  	wire [13:0] uAcc_MaxLen1_caseSel ;
107151                  	wire [13:0] uAcc_Width1_caseSel  ;
107152                  	wire        uCur_Len1S_caseSel   ;
107153                  	wire [13:0] uGen_CrossB1_caseSel ;
107154                  	wire [13:0] uGen_MaxLen1_caseSel ;
107155                  	wire [13:0] uGen_Width1_caseSel  ;
107156                  	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
107157                  	assign u_6afb = GenRx_Req_Opc == 3'b010;
107158                  	assign u_fa7a = GenRx_Req_Opc == 3'b101;
107159                  	assign GenTx_Req_Vld =
107160                  		( Idle &amp; GenRx_Req_Vld | ~ Idle &amp; Ret_Opc == 3'b000 | ~ Idle &amp; Ret_Opc == 3'b100 &amp; GenRx_Req_Vld );
107161                  	assign NextTx = GenTx_Req_Vld &amp; GenTx_Req_Rdy;
107162                  	assign RxPre = GenRx_Req_Opc == 3'b110;
107163                  	assign u_b175 = GenRx_Req_Data [31:28];
107164                  	assign RxPreStrm = RxPre &amp; u_b175 == 4'b1101;
107165                  	assign End = ~ CurSplit | Idle &amp; CmdRx_Vld &amp; ( u_6afb | u_fa7a | Cur_Strm );
107166                  	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
107167                  	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
107168                  	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
107169                  	assign Acc_MatchId = Translation_MatchId | { 4 { ( ~ Translation_Found ) }  };
107170                  	assign Cur_CrossB1 = Idle ? Gen_CrossB1 : Acc_CrossB1;
107171                  	assign Cur_Len1Dec = Cur_Len1 - 6'b000001;
107172                  	assign Cur_NextLen1 = Cur_Len1Dec - Cur_Len1S;
107173                  	assign Cur_Len1 = Idle ? GenRx_Req_Len1 : Acc_Len1;
107174                  	assign Cur_MaxLen1 = Idle ? Gen_MaxLen1 : Acc_MaxLen1;
107175                  	assign Cur_Width1 = Idle ? Gen_Width1 : Acc_Width1;
107176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107177                  		if ( ! Sys_Clk_RstN )
107178                  			Acc_Addr &lt;= #1.0 ( 32'b0 );
107179                  		else if ( CmdTx_Vld &amp; NextTx )
107180                  			Acc_Addr &lt;= #1.0 ( Cur_NextAddr );
107181                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t15 ud222( .I( Acc_MatchId ) , .O( u_221 ) );
107182                  	assign uAcc_CrossB1_caseSel =
107183                  		{		u_221 [14]
107184                  			,	u_221 [13]
107185                  			,	u_221 [12]
107186                  			,	u_221 [11]
107187                  			,	u_221 [10]
107188                  			,	u_221 [9]
107189                  			,	u_221 [8]
107190                  			,	u_221 [7]
107191                  			,	u_221 [6]
107192                  			,	u_221 [5]
107193                  			,	u_221 [4]
107194                  			,	u_221 [3]
107195                  			,	u_221 [2]
107196                  			,	u_221 [1]
107197                  		}
107198     1/1          		;
107199     <font color = "red">0/1     ==>  	always @( uAcc_CrossB1_caseSel ) begin</font>
107200     <font color = "red">0/1     ==>  		case ( uAcc_CrossB1_caseSel )</font>
107201     <font color = "red">0/1     ==>  			14'b00000000000001 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;</font>
107202     <font color = "red">0/1     ==>  			14'b00000000000010 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
107203     <font color = "red">0/1     ==>  			14'b00000000000100 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
107204     1/1          			14'b00000000001000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod539.html" >rsnoc_z_H_R_G_G2_R_U_ae95c430</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107022
 EXPRESSION (u_fdc2 ? u_4f86 : u_edef)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107035
 EXPRESSION (u_ba23 ? u_7d1d : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107041
 EXPRESSION (RxHead ? u_8ebf : u_dfc9)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107073
 EXPRESSION (u_d54f ? u_4d3d : u_44bc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107096
 EXPRESSION (RxHead ? ((u_8ebf - 5'b1)) : ((RdCnt - 5'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod539.html" >rsnoc_z_H_R_G_G2_R_U_ae95c430</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">147</td>
<td class="rt">2</td>
<td class="rt">1.36  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2124</td>
<td class="rt">7</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1062</td>
<td class="rt">4</td>
<td class="rt">0.38  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1062</td>
<td class="rt">3</td>
<td class="rt">0.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">560</td>
<td class="rt">7</td>
<td class="rt">1.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">280</td>
<td class="rt">4</td>
<td class="rt">1.43  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">280</td>
<td class="rt">3</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">107</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1564</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">782</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">782</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_2e4d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2fa3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38dd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4217[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d3d[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e74[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f86[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_526f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5464[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_4[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_66d3[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_700d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7377</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b5de[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc66</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_4[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dfc9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_edef[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f102[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc0a[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fdc2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Expand</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenData[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LastWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxFail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxUrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxVldResponseP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrRet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenTx_Rsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Opc_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Status_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod539.html" >rsnoc_z_H_R_G_G2_R_U_ae95c430</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">17</td>
<td class="rt">43.59 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107022</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107041</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107079</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">107085</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">107093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107098</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107104</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">107111</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">107123</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">107198</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107022     ,	GenTx_Req_Last
            	              
107023     ,	GenTx_Req_Len1
            	              
107024     ,	GenTx_Req_Lock
            	              
107025     ,	GenTx_Req_Opc
            	             
107026     ,	GenTx_Req_Rdy
            	             
107027     ,	GenTx_Req_SeqId
            	               
107028     ,	GenTx_Req_SeqUnOrdered
            	                      
107029     ,	GenTx_Req_SeqUnique
            	                   
107030     ,	GenTx_Req_User
            	              
107031     ,	GenTx_Req_Vld
            	             
107032     ,	Sys_Clk
            	       
107033     ,	Sys_Clk_ClkS
            	            
107034     ,	Sys_Clk_En
            	          
107035     ,	Sys_Clk_EnS
            	           
107036     ,	Sys_Clk_RetRstN
            	               
107037     ,	Sys_Clk_RstN
            	            
107038     ,	Sys_Clk_Tm
            	          
107039     ,	Sys_Pwr_Idle
            	            
107040     ,	Sys_Pwr_WakeUp
            	              
107041     ,	Translation_Found
            	                 
107042     ,	Translation_Key
            	               
107043     ,	Translation_MatchId
            	                   
107044     );
             
107045     	input         CmdRx_CurIsWrite       ;
           	                                      
107046     	input  [3:0]  CmdRx_MatchId          ;
           	                                      
107047     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
107048     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
107049     	input         CmdRx_StrmType         ;
           	                                      
107050     	input         CmdRx_StrmValid        ;
           	                                      
107051     	input         CmdRx_Vld              ;
           	                                      
107052     	output        CmdTx_CurIsWrite       ;
           	                                      
107053     	output        CmdTx_Err              ;
           	                                      
107054     	output [3:0]  CmdTx_MatchId          ;
           	                                      
107055     	output        CmdTx_Split            ;
           	                                      
107056     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
107057     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
107058     	output        CmdTx_StrmType         ;
           	                                      
107059     	output        CmdTx_StrmValid        ;
           	                                      
107060     	output        CmdTx_SubWord          ;
           	                                      
107061     	output        CmdTx_Vld              ;
           	                                      
107062     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
107063     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
107064     	input         GenRx_Req_BurstType    ;
           	                                      
107065     	input  [31:0] GenRx_Req_Data         ;
           	                                      
107066     	input         GenRx_Req_Last         ;
           	                                      
107067     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
107068     	input         GenRx_Req_Lock         ;
           	                                      
107069     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
107070     	output        GenRx_Req_Rdy          ;
           	                                      
107071     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
107072     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
107073     	input         GenRx_Req_SeqUnique    ;
           	                                      
107074     	input  [7:0]  GenRx_Req_User         ;
           	                                      
107075     	input         GenRx_Req_Vld          ;
           	                                      
107076     	output [31:0] GenTx_Req_Addr         ;
           	                                      
107077     	output [3:0]  GenTx_Req_Be           ;
           	                                      
107078     	output        GenTx_Req_BurstType    ;
           	                                      
107079     	output [31:0] GenTx_Req_Data         ;
           	                                      
107080     	output        GenTx_Req_Last         ;
           	                                      
107081     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
107082     	output        GenTx_Req_Lock         ;
           	                                      
107083     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
107084     	input         GenTx_Req_Rdy          ;
           	                                      
107085     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
107086     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
107087     	output        GenTx_Req_SeqUnique    ;
           	                                      
107088     	output [7:0]  GenTx_Req_User         ;
           	                                      
107089     	output        GenTx_Req_Vld          ;
           	                                      
107090     	input         Sys_Clk                ;
           	                                      
107091     	input         Sys_Clk_ClkS           ;
           	                                      
107092     	input         Sys_Clk_En             ;
           	                                      
107093     	input         Sys_Clk_EnS            ;
           	                                      
107094     	input         Sys_Clk_RetRstN        ;
           	                                      
107095     	input         Sys_Clk_RstN           ;
           	                                      
107096     	input         Sys_Clk_Tm             ;
           	                                      
107097     	output        Sys_Pwr_Idle           ;
           	                                      
107098     	output        Sys_Pwr_WakeUp         ;
           	                                      
107099     	input         Translation_Found      ;
           	                                      
107100     	output [29:0] Translation_Key        ;
           	                                      
107101     	input  [3:0]  Translation_MatchId    ;
           	                                      
107102     	wire [14:0] u_221                ;
           	                                  
107103     	reg  [3:0]  u_3873               ;
           	                                  
107104     	wire [14:0] u_64                 ;
           	                                  
107105     	wire        u_6afb               ;
           	                                  
107106     	reg         u_9b73               ;
           	                                  
107107     	wire [3:0]  u_b175               ;
           	                                  
107108     	wire        u_fa7a               ;
           	                                  
107109     	reg  [31:0] Acc_Addr             ;
           	                                  
107110     	reg  [62:0] Acc_CrossB1          ;
           	                                  
107111     	reg  [5:0]  Acc_Len1             ;
           	                                  
107112     	wire [3:0]  Acc_MatchId          ;
           	                                  
107113     	reg  [11:0] Acc_MaxLen1          ;
           	                                  
107114     	reg  [7:0]  Acc_Width1           ;
           	                                  
107115     	wire        Bypass               ;
           	                                  
107116     	wire [31:0] Cur_Addr             ;
           	                                  
107117     	wire [11:0] Cur_AddrInc          ;
           	                                  
107118     	wire        Cur_BurstAlign       ;
           	                                  
107119     	wire [62:0] Cur_CrossB1          ;
           	                                  
107120     	wire [5:0]  Cur_Len1             ;
           	                                  
107121     	wire [5:0]  Cur_Len1Dec          ;
           	                                  
107122     	reg  [5:0]  Cur_Len1S            ;
           	                                  
107123     	wire [11:0] Cur_MaxLen1          ;
           	                                  
107124     	wire [31:0] Cur_NextAddr         ;
           	                                  
107125     	wire [5:0]  Cur_NextLen1         ;
           	                                  
107126     	wire        Cur_Strm             ;
           	                                  
107127     	wire [7:0]  Cur_Width1           ;
           	                                  
107128     	wire        CurSplit             ;
           	                                  
107129     	wire        End                  ;
           	                                  
107130     	wire        Err                  ;
           	                                  
107131     	reg  [62:0] Gen_CrossB1          ;
           	                                  
107132     	reg  [11:0] Gen_MaxLen1          ;
           	                                  
107133     	reg  [7:0]  Gen_Width1           ;
           	                                  
107134     	reg         Idle                 ;
           	                                  
107135     	wire [5:0]  Len1S_Cross          ;
           	                                  
107136     	wire        NextTx               ;
           	                                  
107137     	wire        Pwr_Split_Idle       ;
           	                                  
107138     	reg         Ret_BurstType        ;
           	                                  
107139     	reg         Ret_Lock             ;
           	                                  
107140     	reg  [2:0]  Ret_Opc              ;
           	                                  
107141     	reg  [3:0]  Ret_SeqId            ;
           	                                  
107142     	reg         Ret_SeqUnOrdered     ;
           	                                  
107143     	reg  [7:0]  Ret_User             ;
           	                                  
107144     	wire        RxPre                ;
           	                                  
107145     	wire        RxPreStrm            ;
           	                                  
107146     	wire        RxWrap               ;
           	                                  
107147     	wire        Split_Cross          ;
           	                                  
107148     	wire [3:0]  WdCnt                ;
           	                                  
107149     	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
107150     	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
107151     	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
107152     	wire        uCur_Len1S_caseSel   ;
           	                                  
107153     	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
107154     	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
107155     	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
107156     	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
107157     	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
107158     	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
107159     	assign GenTx_Req_Vld =
           	                      
107160     		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
107161     	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
107162     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
107163     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
107164     	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
107165     	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
107166     	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
107167     	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
107168     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107035     ,	Sys_Clk_EnS
            	           
107036     ,	Sys_Clk_RetRstN
            	               
107037     ,	Sys_Clk_RstN
            	            
107038     ,	Sys_Clk_Tm
            	          
107039     ,	Sys_Pwr_Idle
            	            
107040     ,	Sys_Pwr_WakeUp
            	              
107041     ,	Translation_Found
            	                 
107042     ,	Translation_Key
            	               
107043     ,	Translation_MatchId
            	                   
107044     );
             
107045     	input         CmdRx_CurIsWrite       ;
           	                                      
107046     	input  [3:0]  CmdRx_MatchId          ;
           	                                      
107047     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
107048     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
107049     	input         CmdRx_StrmType         ;
           	                                      
107050     	input         CmdRx_StrmValid        ;
           	                                      
107051     	input         CmdRx_Vld              ;
           	                                      
107052     	output        CmdTx_CurIsWrite       ;
           	                                      
107053     	output        CmdTx_Err              ;
           	                                      
107054     	output [3:0]  CmdTx_MatchId          ;
           	                                      
107055     	output        CmdTx_Split            ;
           	                                      
107056     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
107057     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
107058     	output        CmdTx_StrmType         ;
           	                                      
107059     	output        CmdTx_StrmValid        ;
           	                                      
107060     	output        CmdTx_SubWord          ;
           	                                      
107061     	output        CmdTx_Vld              ;
           	                                      
107062     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
107063     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
107064     	input         GenRx_Req_BurstType    ;
           	                                      
107065     	input  [31:0] GenRx_Req_Data         ;
           	                                      
107066     	input         GenRx_Req_Last         ;
           	                                      
107067     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
107068     	input         GenRx_Req_Lock         ;
           	                                      
107069     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
107070     	output        GenRx_Req_Rdy          ;
           	                                      
107071     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
107072     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
107073     	input         GenRx_Req_SeqUnique    ;
           	                                      
107074     	input  [7:0]  GenRx_Req_User         ;
           	                                      
107075     	input         GenRx_Req_Vld          ;
           	                                      
107076     	output [31:0] GenTx_Req_Addr         ;
           	                                      
107077     	output [3:0]  GenTx_Req_Be           ;
           	                                      
107078     	output        GenTx_Req_BurstType    ;
           	                                      
107079     	output [31:0] GenTx_Req_Data         ;
           	                                      
107080     	output        GenTx_Req_Last         ;
           	                                      
107081     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
107082     	output        GenTx_Req_Lock         ;
           	                                      
107083     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
107084     	input         GenTx_Req_Rdy          ;
           	                                      
107085     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
107086     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
107087     	output        GenTx_Req_SeqUnique    ;
           	                                      
107088     	output [7:0]  GenTx_Req_User         ;
           	                                      
107089     	output        GenTx_Req_Vld          ;
           	                                      
107090     	input         Sys_Clk                ;
           	                                      
107091     	input         Sys_Clk_ClkS           ;
           	                                      
107092     	input         Sys_Clk_En             ;
           	                                      
107093     	input         Sys_Clk_EnS            ;
           	                                      
107094     	input         Sys_Clk_RetRstN        ;
           	                                      
107095     	input         Sys_Clk_RstN           ;
           	                                      
107096     	input         Sys_Clk_Tm             ;
           	                                      
107097     	output        Sys_Pwr_Idle           ;
           	                                      
107098     	output        Sys_Pwr_WakeUp         ;
           	                                      
107099     	input         Translation_Found      ;
           	                                      
107100     	output [29:0] Translation_Key        ;
           	                                      
107101     	input  [3:0]  Translation_MatchId    ;
           	                                      
107102     	wire [14:0] u_221                ;
           	                                  
107103     	reg  [3:0]  u_3873               ;
           	                                  
107104     	wire [14:0] u_64                 ;
           	                                  
107105     	wire        u_6afb               ;
           	                                  
107106     	reg         u_9b73               ;
           	                                  
107107     	wire [3:0]  u_b175               ;
           	                                  
107108     	wire        u_fa7a               ;
           	                                  
107109     	reg  [31:0] Acc_Addr             ;
           	                                  
107110     	reg  [62:0] Acc_CrossB1          ;
           	                                  
107111     	reg  [5:0]  Acc_Len1             ;
           	                                  
107112     	wire [3:0]  Acc_MatchId          ;
           	                                  
107113     	reg  [11:0] Acc_MaxLen1          ;
           	                                  
107114     	reg  [7:0]  Acc_Width1           ;
           	                                  
107115     	wire        Bypass               ;
           	                                  
107116     	wire [31:0] Cur_Addr             ;
           	                                  
107117     	wire [11:0] Cur_AddrInc          ;
           	                                  
107118     	wire        Cur_BurstAlign       ;
           	                                  
107119     	wire [62:0] Cur_CrossB1          ;
           	                                  
107120     	wire [5:0]  Cur_Len1             ;
           	                                  
107121     	wire [5:0]  Cur_Len1Dec          ;
           	                                  
107122     	reg  [5:0]  Cur_Len1S            ;
           	                                  
107123     	wire [11:0] Cur_MaxLen1          ;
           	                                  
107124     	wire [31:0] Cur_NextAddr         ;
           	                                  
107125     	wire [5:0]  Cur_NextLen1         ;
           	                                  
107126     	wire        Cur_Strm             ;
           	                                  
107127     	wire [7:0]  Cur_Width1           ;
           	                                  
107128     	wire        CurSplit             ;
           	                                  
107129     	wire        End                  ;
           	                                  
107130     	wire        Err                  ;
           	                                  
107131     	reg  [62:0] Gen_CrossB1          ;
           	                                  
107132     	reg  [11:0] Gen_MaxLen1          ;
           	                                  
107133     	reg  [7:0]  Gen_Width1           ;
           	                                  
107134     	reg         Idle                 ;
           	                                  
107135     	wire [5:0]  Len1S_Cross          ;
           	                                  
107136     	wire        NextTx               ;
           	                                  
107137     	wire        Pwr_Split_Idle       ;
           	                                  
107138     	reg         Ret_BurstType        ;
           	                                  
107139     	reg         Ret_Lock             ;
           	                                  
107140     	reg  [2:0]  Ret_Opc              ;
           	                                  
107141     	reg  [3:0]  Ret_SeqId            ;
           	                                  
107142     	reg         Ret_SeqUnOrdered     ;
           	                                  
107143     	reg  [7:0]  Ret_User             ;
           	                                  
107144     	wire        RxPre                ;
           	                                  
107145     	wire        RxPreStrm            ;
           	                                  
107146     	wire        RxWrap               ;
           	                                  
107147     	wire        Split_Cross          ;
           	                                  
107148     	wire [3:0]  WdCnt                ;
           	                                  
107149     	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
107150     	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
107151     	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
107152     	wire        uCur_Len1S_caseSel   ;
           	                                  
107153     	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
107154     	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
107155     	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
107156     	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
107157     	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
107158     	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
107159     	assign GenTx_Req_Vld =
           	                      
107160     		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
107161     	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
107162     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
107163     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
107164     	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
107165     	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
107166     	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
107167     	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
107168     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107041     ,	Translation_Found
            	                 
107042     ,	Translation_Key
            	               
107043     ,	Translation_MatchId
            	                   
107044     );
             
107045     	input         CmdRx_CurIsWrite       ;
           	                                      
107046     	input  [3:0]  CmdRx_MatchId          ;
           	                                      
107047     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
107048     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
107049     	input         CmdRx_StrmType         ;
           	                                      
107050     	input         CmdRx_StrmValid        ;
           	                                      
107051     	input         CmdRx_Vld              ;
           	                                      
107052     	output        CmdTx_CurIsWrite       ;
           	                                      
107053     	output        CmdTx_Err              ;
           	                                      
107054     	output [3:0]  CmdTx_MatchId          ;
           	                                      
107055     	output        CmdTx_Split            ;
           	                                      
107056     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
107057     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
107058     	output        CmdTx_StrmType         ;
           	                                      
107059     	output        CmdTx_StrmValid        ;
           	                                      
107060     	output        CmdTx_SubWord          ;
           	                                      
107061     	output        CmdTx_Vld              ;
           	                                      
107062     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
107063     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
107064     	input         GenRx_Req_BurstType    ;
           	                                      
107065     	input  [31:0] GenRx_Req_Data         ;
           	                                      
107066     	input         GenRx_Req_Last         ;
           	                                      
107067     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
107068     	input         GenRx_Req_Lock         ;
           	                                      
107069     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
107070     	output        GenRx_Req_Rdy          ;
           	                                      
107071     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
107072     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
107073     	input         GenRx_Req_SeqUnique    ;
           	                                      
107074     	input  [7:0]  GenRx_Req_User         ;
           	                                      
107075     	input         GenRx_Req_Vld          ;
           	                                      
107076     	output [31:0] GenTx_Req_Addr         ;
           	                                      
107077     	output [3:0]  GenTx_Req_Be           ;
           	                                      
107078     	output        GenTx_Req_BurstType    ;
           	                                      
107079     	output [31:0] GenTx_Req_Data         ;
           	                                      
107080     	output        GenTx_Req_Last         ;
           	                                      
107081     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
107082     	output        GenTx_Req_Lock         ;
           	                                      
107083     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
107084     	input         GenTx_Req_Rdy          ;
           	                                      
107085     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
107086     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
107087     	output        GenTx_Req_SeqUnique    ;
           	                                      
107088     	output [7:0]  GenTx_Req_User         ;
           	                                      
107089     	output        GenTx_Req_Vld          ;
           	                                      
107090     	input         Sys_Clk                ;
           	                                      
107091     	input         Sys_Clk_ClkS           ;
           	                                      
107092     	input         Sys_Clk_En             ;
           	                                      
107093     	input         Sys_Clk_EnS            ;
           	                                      
107094     	input         Sys_Clk_RetRstN        ;
           	                                      
107095     	input         Sys_Clk_RstN           ;
           	                                      
107096     	input         Sys_Clk_Tm             ;
           	                                      
107097     	output        Sys_Pwr_Idle           ;
           	                                      
107098     	output        Sys_Pwr_WakeUp         ;
           	                                      
107099     	input         Translation_Found      ;
           	                                      
107100     	output [29:0] Translation_Key        ;
           	                                      
107101     	input  [3:0]  Translation_MatchId    ;
           	                                      
107102     	wire [14:0] u_221                ;
           	                                  
107103     	reg  [3:0]  u_3873               ;
           	                                  
107104     	wire [14:0] u_64                 ;
           	                                  
107105     	wire        u_6afb               ;
           	                                  
107106     	reg         u_9b73               ;
           	                                  
107107     	wire [3:0]  u_b175               ;
           	                                  
107108     	wire        u_fa7a               ;
           	                                  
107109     	reg  [31:0] Acc_Addr             ;
           	                                  
107110     	reg  [62:0] Acc_CrossB1          ;
           	                                  
107111     	reg  [5:0]  Acc_Len1             ;
           	                                  
107112     	wire [3:0]  Acc_MatchId          ;
           	                                  
107113     	reg  [11:0] Acc_MaxLen1          ;
           	                                  
107114     	reg  [7:0]  Acc_Width1           ;
           	                                  
107115     	wire        Bypass               ;
           	                                  
107116     	wire [31:0] Cur_Addr             ;
           	                                  
107117     	wire [11:0] Cur_AddrInc          ;
           	                                  
107118     	wire        Cur_BurstAlign       ;
           	                                  
107119     	wire [62:0] Cur_CrossB1          ;
           	                                  
107120     	wire [5:0]  Cur_Len1             ;
           	                                  
107121     	wire [5:0]  Cur_Len1Dec          ;
           	                                  
107122     	reg  [5:0]  Cur_Len1S            ;
           	                                  
107123     	wire [11:0] Cur_MaxLen1          ;
           	                                  
107124     	wire [31:0] Cur_NextAddr         ;
           	                                  
107125     	wire [5:0]  Cur_NextLen1         ;
           	                                  
107126     	wire        Cur_Strm             ;
           	                                  
107127     	wire [7:0]  Cur_Width1           ;
           	                                  
107128     	wire        CurSplit             ;
           	                                  
107129     	wire        End                  ;
           	                                  
107130     	wire        Err                  ;
           	                                  
107131     	reg  [62:0] Gen_CrossB1          ;
           	                                  
107132     	reg  [11:0] Gen_MaxLen1          ;
           	                                  
107133     	reg  [7:0]  Gen_Width1           ;
           	                                  
107134     	reg         Idle                 ;
           	                                  
107135     	wire [5:0]  Len1S_Cross          ;
           	                                  
107136     	wire        NextTx               ;
           	                                  
107137     	wire        Pwr_Split_Idle       ;
           	                                  
107138     	reg         Ret_BurstType        ;
           	                                  
107139     	reg         Ret_Lock             ;
           	                                  
107140     	reg  [2:0]  Ret_Opc              ;
           	                                  
107141     	reg  [3:0]  Ret_SeqId            ;
           	                                  
107142     	reg         Ret_SeqUnOrdered     ;
           	                                  
107143     	reg  [7:0]  Ret_User             ;
           	                                  
107144     	wire        RxPre                ;
           	                                  
107145     	wire        RxPreStrm            ;
           	                                  
107146     	wire        RxWrap               ;
           	                                  
107147     	wire        Split_Cross          ;
           	                                  
107148     	wire [3:0]  WdCnt                ;
           	                                  
107149     	wire [13:0] uAcc_CrossB1_caseSel ;
           	                                  
107150     	wire [13:0] uAcc_MaxLen1_caseSel ;
           	                                  
107151     	wire [13:0] uAcc_Width1_caseSel  ;
           	                                  
107152     	wire        uCur_Len1S_caseSel   ;
           	                                  
107153     	wire [13:0] uGen_CrossB1_caseSel ;
           	                                  
107154     	wire [13:0] uGen_MaxLen1_caseSel ;
           	                                  
107155     	wire [13:0] uGen_Width1_caseSel  ;
           	                                  
107156     	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
107157     	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
107158     	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
107159     	assign GenTx_Req_Vld =
           	                      
107160     		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
107161     	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
107162     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
107163     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
107164     	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
107165     	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
107166     	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
107167     	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
107168     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107073     	input         GenRx_Req_SeqUnique    ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_d54f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107079     	output [31:0] GenTx_Req_Data         ;
           	<font color = "green">-1-</font>                                      
107080     	output        GenTx_Req_Last         ;
           <font color = "green">	==></font>
107081     	output [5:0]  GenTx_Req_Len1         ;
           	<font color = "red">-2-</font>                                      
107082     	output        GenTx_Req_Lock         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107085     	output [3:0]  GenTx_Req_SeqId        ;
           	<font color = "red">-1-</font>                                      
107086     	output        GenTx_Req_SeqUnOrdered ;
           <font color = "red">	==></font>
107087     	output        GenTx_Req_SeqUnique    ;
           <font color = "red">	==></font>
107088     	output [7:0]  GenTx_Req_User         ;
           <font color = "red">	==></font>
107089     	output        GenTx_Req_Vld          ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107093     	input         Sys_Clk_EnS            ;
           	<font color = "green">-1-</font>                                      
107094     	input         Sys_Clk_RetRstN        ;
           <font color = "green">	==></font>
107095     	input         Sys_Clk_RstN           ;
           	<font color = "red">-2-</font>                                      
107096     	input         Sys_Clk_Tm             ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (RxHead) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107098     	output        Sys_Pwr_WakeUp         ;
           	<font color = "green">-1-</font>                                      
107099     	input         Translation_Found      ;
           <font color = "green">	==></font>
107100     	output [29:0] Translation_Key        ;
           	<font color = "red">-2-</font>                                      
107101     	input  [3:0]  Translation_MatchId    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107104     	wire [14:0] u_64                 ;
           	<font color = "green">-1-</font>                                  
107105     	wire        u_6afb               ;
           <font color = "green">	==></font>
107106     	reg         u_9b73               ;
           	<font color = "red">-2-</font>                                  
107107     	wire [3:0]  u_b175               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107111     	reg  [5:0]  Acc_Len1             ;
           	<font color = "green">-1-</font>                                  
107112     	wire [3:0]  Acc_MatchId          ;
           <font color = "green">	==></font>
107113     	reg  [11:0] Acc_MaxLen1          ;
           	<font color = "red">-2-</font>                                  
107114     	reg  [7:0]  Acc_Width1           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107123     	wire [11:0] Cur_MaxLen1          ;
           	<font color = "red">-1-</font>                                  
107124     	wire [31:0] Cur_NextAddr         ;
           <font color = "green">	==></font>
107125     	wire [5:0]  Cur_NextLen1         ;
           <font color = "red">	==></font>
107126     	wire        Cur_Strm             ;
           <font color = "red">	==></font>
107127     	wire [7:0]  Cur_Width1           ;
           <font color = "red">	==></font>
107128     	wire        CurSplit             ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107198     		;
           		<font color = "red">-1-</font> 
107199     	always @( uAcc_CrossB1_caseSel ) begin
           <font color = "red">	==></font>
107200     		case ( uAcc_CrossB1_caseSel )
           <font color = "red">		==></font>
107201     			14'b00000000000001 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;
           <font color = "red">			==></font>
107202     			14'b00000000000010 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
           <font color = "red">			==></font>
107203     			14'b00000000000100 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
           <font color = "red">			==></font>
107204     			14'b00000000001000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_187461">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_R_U_ae95c430">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
