NET "clk50" TNM_NET = clk50;
TIMESPEC TS_clk50 = PERIOD "clk50" 50 MHz HIGH 50%;

##############################################################################################################
## This paths are constrained to get rid of unconstrained paths.
##############################################################################################################
NET "clk100_0" TNM_NET = "clk0";
NET "U_4/top_00/data_path0/dqs_delayed_col*" TNM_NET = "dqs_clk";
TIMESPEC "TS_CLK" = FROM "clk0" TO "dqs_clk"  18 ns DATAPATHONLY;

NET "clk100_90" TNM_NET = "clk90";
TIMESPEC "TS_CLK90" = FROM "dqs_clk" TO "clk90" 18 ns DATAPATHONLY;

NET "U_4/top_00/data_path0/data_read0/strobe*/wclk*" TNM_NET = "fifo_clk";
TIMESPEC "TS_DQS_CLK" = FROM "dqs_clk" TO "fifo_clk"  5 ns DATAPATHONLY;

NET "U_4/top_00/data_path0/data_read_controller0/gen_wr_en*fifo*_wr_en_inst/clk" TNM_NET = "fifo_we_clk";
TIMESPEC "TS_WE_CLK" = FROM "dqs_clk" TO "fifo_we_clk"  5 ns DATAPATHONLY;

NET "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr*fifo*_wr_addr_inst/clk" TNM_NET = "fifo_waddr_clk";
TIMESPEC "TS_WADDR_CLK" = FROM "dqs_clk" TO "fifo_waddr_clk"  5 ns DATAPATHONLY;

#############################################################################################################
## Calibration Circuit Constraints
#############################################################################################################
## Placement constraints for LUTS in tap delay ckt
#############################################################################################################
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l0" RLOC=X0Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l0" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l1" RLOC=X0Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l1" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l2" RLOC=X0Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l2" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l3" RLOC=X0Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l3" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l4" RLOC=X1Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l4" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l5" RLOC=X1Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l5" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l6" RLOC=X1Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l6" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l7" RLOC=X1Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l7" U_SET = delay_calibration_chain;
  
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l8" RLOC=X0Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l8" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l9" RLOC=X0Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l9" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l10" RLOC=X0Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l10" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l11" RLOC=X0Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l11" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l12" RLOC=X1Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l12" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l13" RLOC=X1Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l13" U_SET = delay_calibration_chain;
 
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l14" RLOC=X1Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l14" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l15" RLOC=X1Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l15" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l16" RLOC=X0Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l16" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l17" RLOC=X0Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l17" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l18" RLOC=X0Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l18" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l19" RLOC=X0Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l19" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l20" RLOC=X1Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l20" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l21" RLOC=X1Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l21" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l22" RLOC=X1Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l22" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l23" RLOC=X1Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l23" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l24" RLOC=X0Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l24" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l25" RLOC=X0Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l25" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l26" RLOC=X0Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l26" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l27" RLOC=X0Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l27" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l28" RLOC=X1Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l28" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l29" RLOC=X1Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l29" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l30" RLOC=X1Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l30" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l31" RLOC=X1Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l31" U_SET = delay_calibration_chain;

#################################################################################################################
# Placement constraints for first stage flops in tap delay ckt
#################################################################################################################
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" RLOC=X0Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" RLOC=X0Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" RLOC=X0Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" RLOC=X0Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" RLOC=X1Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" RLOC=X1Y6;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" RLOC=X1Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" RLOC=X1Y7;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" RLOC=X0Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" RLOC=X0Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" RLOC=X0Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" RLOC=X0Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" RLOC=X1Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" RLOC=X1Y4;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" RLOC=X1Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" RLOC=X1Y5;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" RLOC=X0Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" RLOC=X0Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" RLOC=X0Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" RLOC=X0Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" RLOC=X1Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" RLOC=X1Y2;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" RLOC=X1Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" RLOC=X1Y3;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" RLOC=X0Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" RLOC=X0Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" RLOC=X0Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" RLOC=X0Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" RLOC=X1Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" RLOC=X1Y0;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" RLOC=X1Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" U_SET = delay_calibration_chain;

INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" RLOC=X1Y1;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" U_SET = delay_calibration_chain;

#####################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#####################################################################################################################
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l0"  BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l1"  BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l2"  BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l3"  BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l4"  BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l5"  BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l6"  BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l7"  BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l8"  BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l9"  BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l10" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l11" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l12" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l13" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l14" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l15" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l16" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l17" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l18" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l19" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l20" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l21" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l22" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l23" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l24" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l25" BEL= F;  
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l26" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l27" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l28" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l29" BEL= F;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l30" BEL= G;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0/l31" BEL= F;

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.
##############################################################################################################
INST "U_4/infrastructure_top0/cal_top0/cal_ctl0" AREA_GROUP = cal_ctl;
INST "U_4/infrastructure_top0/cal_top0/tap_dly0" AREA_GROUP = cal_ctl;
AREA_GROUP "cal_ctl" RANGE = SLICE_X28Y70:SLICE_X39Y83;
AREA_GROUP "cal_ctl" GROUP = CLOSED;

##############################################################################################################
# I/O STANDARDS                                                        
##############################################################################################################
NET  "ddr_dq[*]"                                     IOSTANDARD = SSTL2_I;
NET  "ddr_a[*]"                                      IOSTANDARD = SSTL2_I;
NET  "ddr_ba[*]"                                     IOSTANDARD = SSTL2_I;
NET  "ddr_ck"                                     	  IOSTANDARD = DIFF_SSTL2_I;
NET  "ddr_ck_n"                                      IOSTANDARD = DIFF_SSTL2_I;
NET  "ddr_cke"                                       IOSTANDARD = SSTL2_I;
NET  "ddr_cs_n"                                      IOSTANDARD = SSTL2_I;
NET  "ddr_ras_n"                                     IOSTANDARD = SSTL2_I;
NET  "ddr_cas_n"                                     IOSTANDARD = SSTL2_I;
NET  "ddr_we_n"                                      IOSTANDARD = SSTL2_I;
NET  "clk50"                                         IOSTANDARD = LVCMOS33;
NET  "rst"                                    		  IOSTANDARD = LVCMOS33;
NET  "strt_pb"                                    	  IOSTANDARD = LVCMOS33;
NET  "leds[*]"                             			  IOSTANDARD = LVCMOS33;
NET  "ddr_dqs[*]"                                    IOSTANDARD = SSTL2_I;

##############################################################################################################
# Banks 0
# Pin Location Constraints for System clock signals
##############################################################################################################
NET  "clk50"	LOC = "C9";  	 #On board clock

##############################################################################################################
# Banks 0123
# Pin Location Constraints for Clock,Masks, Address, and Controls 
##############################################################################################################
NET  "ddr_ck"          			LOC = "J5" ;
NET  "ddr_ck_n"        			LOC = "J4" ;
NET  "ddr_dm[0]"          		LOC = "J2" ;
NET  "ddr_dm[1]"          		LOC = "J1" ;
NET  "ddr_a[12]"	         		LOC = "P2" ;
NET  "ddr_a[11]"	         		LOC = "N5" ;
NET  "ddr_a[10]"	         		LOC = "T2" ;
NET  "ddr_a[9]"	         			LOC = "N4" ;
NET  "ddr_a[8]"	         			LOC = "H2" ;
NET  "ddr_a[7]"	         			LOC = "H1" ;
NET  "ddr_a[6]"	         			LOC = "H3" ;
NET  "ddr_a[5]"	         			LOC = "H4" ;
NET  "ddr_a[4]"	         			LOC = "F4" ;
NET  "ddr_a[3]"	         			LOC = "P1" ;
NET  "ddr_a[2]"	         			LOC = "R2" ;
NET  "ddr_a[1]"	         			LOC = "R3" ;
NET  "ddr_a[0]"	         			LOC = "T1" ;
NET  "ddr_ba[1]"	         		LOC = "K6" ;
NET  "ddr_ba[0]"	         		LOC = "K5" ;
NET  "ddr_cke"	         			LOC = "K3" | PULLDOWN ;
NET  "ddr_cs_n"	         			LOC = "K4" ;
NET  "ddr_ras_n"	         		LOC = "C1" ;
NET  "ddr_cas_n"	         		LOC = "C2" ;
NET  "ddr_we_n"	         			LOC = "D1" ;
NET  "rst"	         					LOC = "D18" | IOSTANDARD = LVCMOS33 | PULLDOWN ;
NET  "strt_pb"  							LOC = "H13" | IOSTANDARD = LVCMOS33 | PULLDOWN ;
NET  "leds[0]"  							LOC = "F12" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[1]"  							LOC = "E12" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[2]"  							LOC = "E11" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[3]"  							LOC = "F11" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[4]"  							LOC = "C11" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[5]"  							LOC = "D11" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[6]"  							LOC = "E9" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
NET  "leds[7]"  							LOC = "F9" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;

##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "U_4/infrastructure_top0/cal_top0/tap_dly0/tap[7]"  																MAXDELAY = 400 ps;
NET "U_4/infrastructure_top0/cal_top0/tap_dly0/tap[15]"  															MAXDELAY = 400 ps;
NET "U_4/infrastructure_top0/cal_top0/tap_dly0/tap[23]"  															MAXDELAY = 400 ps;

##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the 
## wire delays between the LUTs.
##############################################################################################################
NET "U_4/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*"  		MAXDELAY = 200 ps;
NET "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*"  					MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "U_4/top_00/dqs_int_delay_in*" 																										MAXDELAY = 460 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "U_4/top_00/dqs_div_rst" 																													MAXDELAY = 460 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div"  												MAXDELAY = 3703 ps;
NET "U_4/top_00/data_path0/data_read0/fifo*_wr_en*"                    								MAXDELAY = 3703 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is 
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "U_4/top_00/data_path0/data_read0/fifo*_wr_addr[*]"           											MAXDELAY = 7870 ps;

##############################################################################################################

##############################################################################################################
##  constraints for bit DDR_DQ, 1, location in tile: 1
##############################################################################################################
NET "ddr_dq[1]" LOC = L1;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit1" LOC = SLICE_X2Y36;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit1" LOC = SLICE_X2Y37;

##############################################################################################################
##  constraints for bit DDR_DQ, 0, location in tile: 0
NET "ddr_dq[0]" LOC = L2;
##############################################################################################################
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit0" LOC = SLICE_X0Y36;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit0" LOC = SLICE_X0Y37;

##############################################################################################################
##  constraints for bit DDR_DQ, 2, location in tile: 0
##############################################################################################################
NET "ddr_dq[2]" LOC = L3;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit2" LOC = SLICE_X2Y32;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit2" LOC = SLICE_X2Y33;

##############################################################################################################
##  constraints for bit DDR_DQ, 3, location in tile: 1
##############################################################################################################
NET "ddr_dq[3]" LOC = L4;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit3" LOC = SLICE_X0Y32;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit3" LOC = SLICE_X0Y33;

##############################################################################################################
##  constraints for bit DDR_DQS, 0, location in tile: 0
##############################################################################################################
NET "ddr_dqs[0]" LOC = L6;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one"   LOC = SLICE_X0Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two"   LOC = SLICE_X0Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two"   BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" LOC = SLICE_X0Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four"  LOC = SLICE_X0Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four"  BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five"  LOC = SLICE_X1Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five"  BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six"   LOC = SLICE_X1Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six"   BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one"   LOC = SLICE_X2Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two"   LOC = SLICE_X2Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two"   BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" LOC = SLICE_X2Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four"  LOC = SLICE_X2Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four"  BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five"  LOC = SLICE_X3Y29;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five"  BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six"   LOC = SLICE_X3Y28;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six"   BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X3Y30;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X3Y30;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X3Y31;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X3Y31;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X1Y30;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X1Y30;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X1Y31;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X1Y31;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst" LOC = SLICE_X3Y33;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst" LOC = SLICE_X1Y33;

##############################################################################################################
##  constraints for bit DDR_DQ, 5, location in tile: 1
##############################################################################################################
NET "ddr_dq[5]" LOC = M4;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit5" LOC = SLICE_X2Y24;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit5" LOC = SLICE_X2Y25;

##############################################################################################################
##  constraints for bit DDR_DQ, 4, location in tile: 0
##############################################################################################################
NET "ddr_dq[4]" LOC = M3;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit4" LOC = SLICE_X0Y24;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit4" LOC = SLICE_X0Y25;

##############################################################################################################
##  constraints for bit DDR_DQ, 7, location in tile: 1
##############################################################################################################
NET "ddr_dq[7]" LOC = M6;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit7" LOC = SLICE_X0Y20;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit7" LOC = SLICE_X0Y21;

##############################################################################################################
##  constraints for bit DDR_DQ, 6, location in tile: 0
##############################################################################################################
NET "ddr_dq[6]" LOC = M5;
INST "U_4/top_00/data_path0/data_read0/strobe0/fifo_bit6" LOC = SLICE_X2Y20;
INST "U_4/top_00/data_path0/data_read0/strobe0_n/fifo_bit6" LOC = SLICE_X2Y21;

##############################################################################################################
##  constraints for bit DDR_DQ, 9, location in tile: 1
##############################################################################################################
NET "ddr_dq[9]" LOC = E1;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit1" LOC = SLICE_X0Y82;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit1" LOC = SLICE_X0Y83;

##############################################################################################################
##  constraints for bit DDR_DQ, 8, location in tile: 0
##############################################################################################################
NET "ddr_dq[8]" LOC = E2;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit0" LOC = SLICE_X2Y82;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit0" LOC = SLICE_X2Y83;

##############################################################################################################
##  constraints for bit DDR_DQ, 11, location in tile: 1
##############################################################################################################
NET "ddr_dq[11]" LOC = F2;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit3" LOC = SLICE_X0Y76;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit3" LOC = SLICE_X0Y77;

##############################################################################################################
##  constraints for bit DDR_DQ, 10, location in tile: 0
##############################################################################################################
NET "ddr_dq[10]" LOC = F1;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit2" LOC = SLICE_X2Y76;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit2" LOC = SLICE_X2Y77;

##############################################################################################################
##  constraints for bit DDR_DQS, 1, location in tile: 1
##############################################################################################################
NET "ddr_dqs[1]" LOC = G3;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one"   LOC = SLICE_X0Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two"   LOC = SLICE_X0Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two"   BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" LOC = SLICE_X0Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four"  LOC = SLICE_X0Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four"  BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five"  LOC = SLICE_X1Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five"  BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six"   LOC = SLICE_X1Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six"   BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one"   LOC = SLICE_X2Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two"   LOC = SLICE_X2Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two"   BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" LOC = SLICE_X2Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four"  LOC = SLICE_X2Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four"  BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five"  LOC = SLICE_X3Y73;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five"  BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six"   LOC = SLICE_X3Y72;
INST "U_4/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six"   BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X3Y74;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X3Y74;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X3Y75;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X3Y75;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X1Y74;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X1Y74;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X1Y75;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X1Y75;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst" LOC = SLICE_X3Y77;
INST "U_4/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst" LOC = SLICE_X1Y77;

##############################################################################################################
##  constraints for bit DDR_DQ, 13, location in tile: 1
##############################################################################################################
NET "ddr_dq[13]" LOC = G5;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit5" LOC = SLICE_X0Y68;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit5" LOC = SLICE_X0Y69;

##############################################################################################################
##  constraints for bit DDR_DQ, 12, location in tile: 0
##############################################################################################################
NET "ddr_dq[12]" LOC = G6;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit4" LOC = SLICE_X2Y68;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit4" LOC = SLICE_X2Y69;

##############################################################################################################
##  constraints for bit DDR_DQ, 15, location in tile: 1
##############################################################################################################
NET "ddr_dq[15]" LOC = H5;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit7" LOC = SLICE_X0Y64;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit7" LOC = SLICE_X0Y65;

##############################################################################################################
##  constraints for bit DDR_DQ, 14, location in tile: 0
##############################################################################################################
NET "ddr_dq[14]" LOC = H6;
INST "U_4/top_00/data_path0/data_read0/strobe1/fifo_bit6" LOC = SLICE_X2Y64;
INST "U_4/top_00/data_path0/data_read0/strobe1_n/fifo_bit6" LOC = SLICE_X2Y65;

##############################################################################################################
##  constraints for bit rst_dqs_div_in, 1, location in tile: 0
##  S3E_STARTER: changed div_in and div_out to just div
##############################################################################################################
NET "rst_dqs_div" LOC = P13 ;

##############################################################################################################
## LUT location constraints for rst_dqs_div
##############################################################################################################
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one"   LOC = SLICE_X0Y9;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two"   LOC = SLICE_X0Y8;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two"   BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" LOC = SLICE_X0Y9;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four"  LOC = SLICE_X1Y8;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four"  BEL = F;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five"  LOC = SLICE_X1Y8;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five"  BEL = G;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six"   LOC = SLICE_X1Y9;
INST "U_4/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six"   BEL = G;
