#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5601ff834a30 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
RS_0x7f3b0295f438 .resolv tri, L_0x5601ff8997e0, v0x5601ff8750e0_0;
v0x5601ff8863e0_0 .net8 "Datos", 15 0, RS_0x7f3b0295f438;  2 drivers
v0x5601ff8864c0_0 .net "Direcciones", 17 0, v0x5601ff8752a0_0;  1 drivers
v0x5601ff886580_0 .var "buttons", 3 0;
v0x5601ff886620_0 .var "clk", 0 0;
v0x5601ff8866c0_0 .net "g_led", 7 0, L_0x5601ff89a790;  1 drivers
v0x5601ff8867b0_0 .net "r_led", 9 0, L_0x5601ff89a6f0;  1 drivers
v0x5601ff8868c0_0 .var/i "regid", 31 0;
v0x5601ff8869a0 .array/s "registros", 0 15, 15 0;
v0x5601ff886a60_0 .var "reset", 0 0;
v0x5601ff886b90_0 .net "sram_control", 4 0, v0x5601ff875640_0;  1 drivers
v0x5601ff886c50_0 .var "switches", 9 0;
S_0x5601ff842480 .scope module, "micpu" "dataloger" 2 27, 3 1 0, S_0x5601ff834a30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "buttons";
    .port_info 3 /INPUT 10 "switches";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 8 "g_led";
    .port_info 6 /OUTPUT 10 "r_led";
    .port_info 7 /OUTPUT 18 "direcciones";
    .port_info 8 /INOUT 16 "datos";
v0x5601ff885940_0 .net "buttons", 3 0, v0x5601ff886580_0;  1 drivers
v0x5601ff885a40_0 .net "clk", 0 0, v0x5601ff886620_0;  1 drivers
v0x5601ff885b00_0 .net8 "datos", 15 0, RS_0x7f3b0295f438;  alias, 2 drivers
v0x5601ff885c30_0 .net "direcciones", 17 0, v0x5601ff8752a0_0;  alias, 1 drivers
v0x5601ff885cd0_0 .net "direcciones_cpu", 15 0, L_0x5601ff899c60;  1 drivers
v0x5601ff885d70_0 .net "g_led", 7 0, L_0x5601ff89a790;  alias, 1 drivers
v0x5601ff885e30_0 .var "intr", 7 0;
v0x5601ff885ed0_0 .net "oe", 0 0, L_0x5601ff89a2e0;  1 drivers
v0x5601ff885f70_0 .net "r_led", 9 0, L_0x5601ff89a6f0;  alias, 1 drivers
v0x5601ff8860c0_0 .net "reset", 0 0, v0x5601ff886a60_0;  1 drivers
v0x5601ff886160_0 .net "sram_control", 4 0, v0x5601ff875640_0;  alias, 1 drivers
v0x5601ff886200_0 .net "switches", 9 0, v0x5601ff886c50_0;  1 drivers
E_0x5601ff7aa540 .event edge, v0x5601ff885940_0, v0x5601ff8817b0_0;
S_0x5601ff834800 .scope module, "entrada_salida" "io_manager" 3 19, 4 1 0, S_0x5601ff842480;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "dir_in";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 10 "LED_R";
    .port_info 6 /OUTPUT 8 "LED_G";
    .port_info 7 /OUTPUT 18 "dir_out";
    .port_info 8 /INOUT 16 "data_inout";
L_0x5601ff89a500 .functor NOT 10, L_0x5601ff89a350, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5601ff89a610 .functor NOT 8, L_0x5601ff89a570, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5601ff89a6f0 .functor BUFZ 10, v0x5601ff8747b0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5601ff89a790 .functor BUFZ 8, v0x5601ff85bce0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5601ff874a10_0 .net "LED_G", 7 0, L_0x5601ff89a790;  alias, 1 drivers
v0x5601ff874b10_0 .net "LED_R", 9 0, L_0x5601ff89a6f0;  alias, 1 drivers
v0x5601ff874bf0_0 .net *"_ivl_1", 9 0, L_0x5601ff89a350;  1 drivers
v0x5601ff874cb0_0 .net *"_ivl_5", 7 0, L_0x5601ff89a570;  1 drivers
v0x5601ff874d90_0 .var "ce_g", 0 0;
v0x5601ff874e80_0 .var "ce_r", 0 0;
v0x5601ff874f50_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff875040_0 .net8 "data_inout", 15 0, RS_0x7f3b0295f438;  alias, 2 drivers
v0x5601ff8750e0_0 .var "data_reg", 15 0;
v0x5601ff8751c0_0 .net "dir_in", 15 0, L_0x5601ff899c60;  alias, 1 drivers
v0x5601ff8752a0_0 .var "dir_out", 17 0;
v0x5601ff875380_0 .net "gled_out", 7 0, v0x5601ff85bce0_0;  1 drivers
v0x5601ff875440_0 .net "oe", 0 0, L_0x5601ff89a2e0;  alias, 1 drivers
v0x5601ff8754e0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
v0x5601ff875580_0 .net "rled_out", 9 0, v0x5601ff8747b0_0;  1 drivers
v0x5601ff875640_0 .var "sram_control", 4 0;
E_0x5601ff7aa7b0 .event edge, v0x5601ff8751c0_0;
L_0x5601ff89a350 .part RS_0x7f3b0295f438, 0, 10;
L_0x5601ff89a570 .part RS_0x7f3b0295f438, 0, 8;
S_0x5601ff82f300 .scope module, "g_reg" "registro_ce" 4 15, 5 50 0, S_0x5601ff834800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x5601ff7728c0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0x5601ff8355a0_0 .net "ce", 0 0, v0x5601ff874d90_0;  1 drivers
v0x5601ff841980_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff841a20_0 .net "d", 7 0, L_0x5601ff89a610;  1 drivers
v0x5601ff85bce0_0 .var "q", 7 0;
v0x5601ff85bdb0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
E_0x5601ff7aa7f0 .event posedge, v0x5601ff85bdb0_0, v0x5601ff841980_0;
S_0x5601ff874400 .scope module, "r_reg" "registro_ce" 4 14, 5 50 0, S_0x5601ff834800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5601ff874600 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x5601ff841e60_0 .net "ce", 0 0, v0x5601ff874e80_0;  1 drivers
v0x5601ff774180_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff8746e0_0 .net "d", 9 0, L_0x5601ff89a500;  1 drivers
v0x5601ff8747b0_0 .var "q", 9 0;
v0x5601ff874870_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
S_0x5601ff875870 .scope module, "procesador" "cpu" 3 18, 6 1 0, S_0x5601ff842480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "intr_in";
    .port_info 3 /OUTPUT 1 "oe";
    .port_info 4 /OUTPUT 16 "Direcciones";
    .port_info 5 /INOUT 16 "Datos";
L_0x5601ff89a2e0 .functor BUFZ 1, v0x5601ff883e80_0, C4<0>, C4<0>, C4<0>;
v0x5601ff884570_0 .net8 "Datos", 15 0, RS_0x7f3b0295f438;  alias, 2 drivers
v0x5601ff884650_0 .net "Direcciones", 15 0, L_0x5601ff899c60;  alias, 1 drivers
v0x5601ff884760_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff884800_0 .net "intr_in", 7 0, v0x5601ff885e30_0;  1 drivers
v0x5601ff8848f0_0 .net "intr_out", 7 0, L_0x5601ff887640;  1 drivers
v0x5601ff884a00_0 .net "min_bit_a", 7 0, L_0x5601ff8874b0;  1 drivers
v0x5601ff884ac0_0 .net "min_bit_s", 7 0, L_0x5601ff887050;  1 drivers
v0x5601ff884b80_0 .net "oe", 0 0, L_0x5601ff89a2e0;  alias, 1 drivers
v0x5601ff884c20_0 .net "op_alu", 2 0, v0x5601ff883430_0;  1 drivers
v0x5601ff884cc0_0 .net "opcode", 5 0, L_0x5601ff89a0f0;  1 drivers
v0x5601ff884d80_0 .net "pop", 0 0, v0x5601ff8835e0_0;  1 drivers
v0x5601ff884e20_0 .net "push", 0 0, v0x5601ff883720_0;  1 drivers
v0x5601ff884ec0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
v0x5601ff884f60_0 .net "s_call_intr", 7 0, v0x5601ff883810_0;  1 drivers
v0x5601ff885020_0 .net "s_inc", 1 0, v0x5601ff883900_0;  1 drivers
v0x5601ff8850e0_0 .net "s_inm", 0 0, v0x5601ff883a10_0;  1 drivers
v0x5601ff885210_0 .net "s_intr", 0 0, v0x5601ff883b40_0;  1 drivers
v0x5601ff8853c0_0 .net "s_mux_datos", 0 0, v0x5601ff883be0_0;  1 drivers
v0x5601ff885460_0 .net "s_return_intr", 7 0, v0x5601ff883cd0_0;  1 drivers
v0x5601ff885520_0 .net "s_stack_mux", 0 0, v0x5601ff883d90_0;  1 drivers
v0x5601ff8855c0_0 .net "transceiver_oe", 0 0, v0x5601ff883e80_0;  1 drivers
v0x5601ff885660_0 .net "we3", 0 0, v0x5601ff883f70_0;  1 drivers
v0x5601ff885700_0 .net "wez", 0 0, v0x5601ff884060_0;  1 drivers
v0x5601ff8857a0_0 .net "z", 0 0, v0x5601ff8787e0_0;  1 drivers
S_0x5601ff875ac0 .scope module, "cam_dat" "cd" 6 14, 7 1 0, S_0x5601ff875870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "transceiver_oe";
    .port_info 5 /INPUT 1 "s_stack_mux";
    .port_info 6 /INPUT 1 "s_mux_alu";
    .port_info 7 /INPUT 1 "s_mux_datos";
    .port_info 8 /INPUT 1 "we3";
    .port_info 9 /INPUT 1 "wez";
    .port_info 10 /INPUT 1 "s_intr";
    .port_info 11 /INPUT 2 "s_inc";
    .port_info 12 /INPUT 8 "intr";
    .port_info 13 /INPUT 3 "op_alu";
    .port_info 14 /OUTPUT 16 "Direcciones";
    .port_info 15 /OUTPUT 1 "z";
    .port_info 16 /OUTPUT 6 "opcode";
    .port_info 17 /INOUT 16 "Datos";
L_0x5601ff899c60 .functor BUFZ 16, v0x5601ff876570_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5601ff87df20_0 .net8 "Datos", 15 0, RS_0x7f3b0295f438;  alias, 2 drivers
v0x5601ff87e050_0 .net "Direcciones", 15 0, L_0x5601ff899c60;  alias, 1 drivers
v0x5601ff87e110_0 .net "alu_mux", 15 0, v0x5601ff876570_0;  1 drivers
v0x5601ff87e200_0 .net "aluffz", 0 0, L_0x5601ff899470;  1 drivers
v0x5601ff87e2f0_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff87e3e0_0 .net "dir_intr", 9 0, v0x5601ff878c40_0;  1 drivers
v0x5601ff87e4d0_0 .net "instruccion", 31 0, L_0x5601ff887910;  1 drivers
v0x5601ff87e590_0 .net "intr", 7 0, L_0x5601ff887640;  alias, 1 drivers
v0x5601ff87e630_0 .net "mux2mux", 9 0, L_0x5601ff898120;  1 drivers
v0x5601ff87e6d0_0 .net "mux_alu", 15 0, L_0x5601ff899610;  1 drivers
v0x5601ff87e7e0_0 .net "mux_pc", 9 0, L_0x5601ff899e10;  1 drivers
v0x5601ff87e8f0_0 .net "op_alu", 2 0, v0x5601ff883430_0;  alias, 1 drivers
v0x5601ff87e9b0_0 .net "opcode", 5 0, L_0x5601ff89a0f0;  alias, 1 drivers
v0x5601ff87ea70_0 .net "pop", 0 0, v0x5601ff8835e0_0;  alias, 1 drivers
v0x5601ff87eb10_0 .net "push", 0 0, v0x5601ff883720_0;  alias, 1 drivers
v0x5601ff87ebb0_0 .net "rd1", 15 0, L_0x5601ff898870;  1 drivers
v0x5601ff87eca0_0 .net "rd2", 15 0, L_0x5601ff898ef0;  1 drivers
v0x5601ff87ee50_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
v0x5601ff87eef0_0 .net "s_inc", 1 0, v0x5601ff883900_0;  alias, 1 drivers
v0x5601ff87efb0_0 .net "s_intr", 0 0, v0x5601ff883b40_0;  alias, 1 drivers
v0x5601ff87f050_0 .net "s_mux_alu", 0 0, v0x5601ff883a10_0;  alias, 1 drivers
v0x5601ff87f140_0 .net "s_mux_datos", 0 0, v0x5601ff883be0_0;  alias, 1 drivers
v0x5601ff87f1e0_0 .net "s_stack_mux", 0 0, v0x5601ff883d90_0;  alias, 1 drivers
v0x5601ff87f280_0 .net "salida_pc", 9 0, v0x5601ff87c0c0_0;  1 drivers
v0x5601ff87f320_0 .net "stack_mux", 9 0, L_0x5601ff899d70;  1 drivers
v0x5601ff87f3c0_0 .net "sum_mux", 9 0, L_0x5601ff8879d0;  1 drivers
v0x5601ff87f4b0_0 .net "trans_mux", 15 0, L_0x5601ff899910;  1 drivers
v0x5601ff87f5a0_0 .net "transceiver_oe", 0 0, v0x5601ff883e80_0;  alias, 1 drivers
v0x5601ff87f640_0 .net "wd3", 15 0, L_0x5601ff8994e0;  1 drivers
v0x5601ff87f730_0 .net "we3", 0 0, v0x5601ff883f70_0;  alias, 1 drivers
v0x5601ff87f7d0_0 .net "wez", 0 0, v0x5601ff884060_0;  alias, 1 drivers
v0x5601ff87f870_0 .net "z", 0 0, v0x5601ff8787e0_0;  alias, 1 drivers
L_0x5601ff898330 .part L_0x5601ff887910, 0, 10;
L_0x5601ff8990d0 .part L_0x5601ff887910, 22, 4;
L_0x5601ff899200 .part L_0x5601ff887910, 18, 4;
L_0x5601ff8992a0 .part L_0x5601ff887910, 14, 4;
L_0x5601ff899740 .part L_0x5601ff887910, 0, 16;
L_0x5601ff89a0f0 .part L_0x5601ff887910, 26, 6;
S_0x5601ff875f00 .scope module, "alu_cpu" "alu" 7 23, 8 1 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x5601ff899470 .functor NOT 1, L_0x5601ff899340, C4<0>, C4<0>, C4<0>;
v0x5601ff8761e0_0 .net *"_ivl_3", 0 0, L_0x5601ff899340;  1 drivers
v0x5601ff8762c0_0 .net "a", 15 0, L_0x5601ff899610;  alias, 1 drivers
v0x5601ff8763a0_0 .net "b", 15 0, L_0x5601ff898ef0;  alias, 1 drivers
v0x5601ff876490_0 .net "op_alu", 2 0, v0x5601ff883430_0;  alias, 1 drivers
v0x5601ff876570_0 .var "s", 15 0;
v0x5601ff8766a0_0 .net "s_inm", 0 0, v0x5601ff883a10_0;  alias, 1 drivers
v0x5601ff876760_0 .net "y", 15 0, v0x5601ff876570_0;  alias, 1 drivers
v0x5601ff876840_0 .net "zero", 0 0, L_0x5601ff899470;  alias, 1 drivers
E_0x5601ff863210 .event edge, v0x5601ff876490_0, v0x5601ff8763a0_0, v0x5601ff8762c0_0;
L_0x5601ff899340 .reduce/or v0x5601ff876570_0;
S_0x5601ff876a00 .scope module, "banco_registros" "regfile" 7 22, 5 4 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x5601ff876d40_0 .net *"_ivl_0", 31 0, L_0x5601ff8983d0;  1 drivers
v0x5601ff876e40_0 .net *"_ivl_10", 5 0, L_0x5601ff8986e0;  1 drivers
L_0x7f3b029162e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601ff876f20_0 .net *"_ivl_13", 1 0, L_0x7f3b029162e8;  1 drivers
L_0x7f3b02916330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff876fe0_0 .net/2u *"_ivl_14", 15 0, L_0x7f3b02916330;  1 drivers
v0x5601ff8770c0_0 .net *"_ivl_18", 31 0, L_0x5601ff898a00;  1 drivers
L_0x7f3b02916378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff8771f0_0 .net *"_ivl_21", 27 0, L_0x7f3b02916378;  1 drivers
L_0x7f3b029163c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff8772d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f3b029163c0;  1 drivers
v0x5601ff8773b0_0 .net *"_ivl_24", 0 0, L_0x5601ff898b30;  1 drivers
v0x5601ff877470_0 .net *"_ivl_26", 15 0, L_0x5601ff898c70;  1 drivers
v0x5601ff877550_0 .net *"_ivl_28", 5 0, L_0x5601ff898d60;  1 drivers
L_0x7f3b02916258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff877630_0 .net *"_ivl_3", 27 0, L_0x7f3b02916258;  1 drivers
L_0x7f3b02916408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601ff877710_0 .net *"_ivl_31", 1 0, L_0x7f3b02916408;  1 drivers
L_0x7f3b02916450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff8777f0_0 .net/2u *"_ivl_32", 15 0, L_0x7f3b02916450;  1 drivers
L_0x7f3b029162a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff8778d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3b029162a0;  1 drivers
v0x5601ff8779b0_0 .net *"_ivl_6", 0 0, L_0x5601ff898550;  1 drivers
v0x5601ff877a70_0 .net *"_ivl_8", 15 0, L_0x5601ff898640;  1 drivers
v0x5601ff877b50_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff877bf0_0 .net "ra1", 3 0, L_0x5601ff8992a0;  1 drivers
v0x5601ff877cd0_0 .net "ra2", 3 0, L_0x5601ff899200;  1 drivers
v0x5601ff877db0_0 .net "rd1", 15 0, L_0x5601ff898870;  alias, 1 drivers
v0x5601ff877e90_0 .net "rd2", 15 0, L_0x5601ff898ef0;  alias, 1 drivers
v0x5601ff877f50 .array "regb", 15 0, 15 0;
v0x5601ff877ff0_0 .net "wa3", 3 0, L_0x5601ff8990d0;  1 drivers
v0x5601ff8780d0_0 .net "wd3", 15 0, L_0x5601ff8994e0;  alias, 1 drivers
v0x5601ff8781b0_0 .net "we3", 0 0, v0x5601ff883f70_0;  alias, 1 drivers
E_0x5601ff863250 .event posedge, v0x5601ff841980_0;
L_0x5601ff8983d0 .concat [ 4 28 0 0], L_0x5601ff8992a0, L_0x7f3b02916258;
L_0x5601ff898550 .cmp/ne 32, L_0x5601ff8983d0, L_0x7f3b029162a0;
L_0x5601ff898640 .array/port v0x5601ff877f50, L_0x5601ff8986e0;
L_0x5601ff8986e0 .concat [ 4 2 0 0], L_0x5601ff8992a0, L_0x7f3b029162e8;
L_0x5601ff898870 .functor MUXZ 16, L_0x7f3b02916330, L_0x5601ff898640, L_0x5601ff898550, C4<>;
L_0x5601ff898a00 .concat [ 4 28 0 0], L_0x5601ff899200, L_0x7f3b02916378;
L_0x5601ff898b30 .cmp/ne 32, L_0x5601ff898a00, L_0x7f3b029163c0;
L_0x5601ff898c70 .array/port v0x5601ff877f50, L_0x5601ff898d60;
L_0x5601ff898d60 .concat [ 4 2 0 0], L_0x5601ff899200, L_0x7f3b02916408;
L_0x5601ff898ef0 .functor MUXZ 16, L_0x7f3b02916450, L_0x5601ff898c70, L_0x5601ff898b30, C4<>;
S_0x5601ff878370 .scope module, "ffz" "ffd" 7 26, 5 83 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5601ff878560_0 .net "carga", 0 0, v0x5601ff884060_0;  alias, 1 drivers
v0x5601ff878620_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff8786e0_0 .net "d", 0 0, L_0x5601ff899470;  alias, 1 drivers
v0x5601ff8787e0_0 .var "q", 0 0;
v0x5601ff878880_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
S_0x5601ff878980 .scope module, "intr_deco" "reg_intr" 7 17, 9 1 0, S_0x5601ff875ac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_selec";
    .port_info 1 /OUTPUT 10 "intr_dir_out";
v0x5601ff878c40_0 .var "intr_dir_out", 9 0;
v0x5601ff878d40_0 .net "intr_selec", 7 0, L_0x5601ff887640;  alias, 1 drivers
E_0x5601ff878bc0 .event edge, v0x5601ff878d40_0;
S_0x5601ff878e80 .scope module, "memoria_prog" "memprog" 7 18, 10 3 0, S_0x5601ff875ac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x5601ff887910 .functor BUFZ 32, L_0x5601ff8877d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5601ff879100_0 .net *"_ivl_0", 31 0, L_0x5601ff8877d0;  1 drivers
v0x5601ff879200_0 .net *"_ivl_2", 11 0, L_0x5601ff887870;  1 drivers
L_0x7f3b029160a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601ff8792e0_0 .net *"_ivl_5", 1 0, L_0x7f3b029160a8;  1 drivers
v0x5601ff8793a0_0 .net "a", 9 0, v0x5601ff87c0c0_0;  alias, 1 drivers
v0x5601ff879480_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff879570 .array "mem", 1023 0, 31 0;
v0x5601ff879630_0 .net "rd", 31 0, L_0x5601ff887910;  alias, 1 drivers
L_0x5601ff8877d0 .array/port v0x5601ff879570, L_0x5601ff887870;
L_0x5601ff887870 .concat [ 10 2 0 0], v0x5601ff87c0c0_0, L_0x7f3b029160a8;
S_0x5601ff879790 .scope module, "mux_a" "mux4" 7 21, 5 72 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 10 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 10 "y";
P_0x5601ff879970 .param/l "WIDTH" 0 5 72, +C4<00000000000000000000000000001010>;
L_0x7f3b02916138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5601ff879aa0_0 .net/2u *"_ivl_0", 1 0, L_0x7f3b02916138;  1 drivers
v0x5601ff879b80_0 .net *"_ivl_10", 0 0, L_0x5601ff897db0;  1 drivers
L_0x7f3b02916210 .functor BUFT 1, C4<00000000xx>, C4<0>, C4<0>, C4<0>;
v0x5601ff879c40_0 .net *"_ivl_12", 9 0, L_0x7f3b02916210;  1 drivers
v0x5601ff879d30_0 .net *"_ivl_14", 9 0, L_0x5601ff897ea0;  1 drivers
v0x5601ff879e10_0 .net *"_ivl_16", 9 0, L_0x5601ff897fe0;  1 drivers
v0x5601ff879f40_0 .net *"_ivl_2", 0 0, L_0x5601ff897b90;  1 drivers
L_0x7f3b02916180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601ff87a000_0 .net/2u *"_ivl_4", 1 0, L_0x7f3b02916180;  1 drivers
v0x5601ff87a0e0_0 .net *"_ivl_6", 0 0, L_0x5601ff897cc0;  1 drivers
L_0x7f3b029161c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5601ff87a1a0_0 .net/2u *"_ivl_8", 1 0, L_0x7f3b029161c8;  1 drivers
v0x5601ff87a280_0 .net "d0", 9 0, L_0x5601ff898330;  1 drivers
v0x5601ff87a360_0 .net "d1", 9 0, L_0x5601ff8879d0;  alias, 1 drivers
v0x5601ff87a440_0 .net "d2", 9 0, v0x5601ff878c40_0;  alias, 1 drivers
v0x5601ff87a500_0 .net "s", 1 0, v0x5601ff883900_0;  alias, 1 drivers
v0x5601ff87a5c0_0 .net "y", 9 0, L_0x5601ff898120;  alias, 1 drivers
L_0x5601ff897b90 .cmp/eq 2, v0x5601ff883900_0, L_0x7f3b02916138;
L_0x5601ff897cc0 .cmp/eq 2, v0x5601ff883900_0, L_0x7f3b02916180;
L_0x5601ff897db0 .cmp/eq 2, v0x5601ff883900_0, L_0x7f3b029161c8;
L_0x5601ff897ea0 .functor MUXZ 10, L_0x7f3b02916210, v0x5601ff878c40_0, L_0x5601ff897db0, C4<>;
L_0x5601ff897fe0 .functor MUXZ 10, L_0x5601ff897ea0, L_0x5601ff898330, L_0x5601ff897cc0, C4<>;
L_0x5601ff898120 .functor MUXZ 10, L_0x5601ff897fe0, L_0x5601ff8879d0, L_0x5601ff897b90, C4<>;
S_0x5601ff87a770 .scope module, "mux_b" "mux2" 7 24, 5 62 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5601ff87a900 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000010000>;
v0x5601ff87aa60_0 .net "d0", 15 0, v0x5601ff876570_0;  alias, 1 drivers
v0x5601ff87ab70_0 .net "d1", 15 0, L_0x5601ff899910;  alias, 1 drivers
v0x5601ff87ac30_0 .net "s", 0 0, v0x5601ff883be0_0;  alias, 1 drivers
v0x5601ff87ad00_0 .net "y", 15 0, L_0x5601ff8994e0;  alias, 1 drivers
L_0x5601ff8994e0 .functor MUXZ 16, v0x5601ff876570_0, L_0x5601ff899910, v0x5601ff883be0_0, C4<>;
S_0x5601ff87ae80 .scope module, "mux_inm" "mux2" 7 25, 5 62 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5601ff87b060 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000010000>;
v0x5601ff87b130_0 .net "d0", 15 0, L_0x5601ff898870;  alias, 1 drivers
v0x5601ff87b240_0 .net "d1", 15 0, L_0x5601ff899740;  1 drivers
v0x5601ff87b300_0 .net "s", 0 0, v0x5601ff883a10_0;  alias, 1 drivers
v0x5601ff87b400_0 .net "y", 15 0, L_0x5601ff899610;  alias, 1 drivers
L_0x5601ff899610 .functor MUXZ 16, L_0x5601ff898870, L_0x5601ff899740, v0x5601ff883a10_0, C4<>;
S_0x5601ff87b540 .scope module, "mux_pila" "mux2" 7 29, 5 62 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x5601ff879060 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000001010>;
v0x5601ff87b830_0 .net "d0", 9 0, L_0x5601ff898120;  alias, 1 drivers
v0x5601ff87b940_0 .net "d1", 9 0, L_0x5601ff899d70;  alias, 1 drivers
v0x5601ff87ba00_0 .net "s", 0 0, v0x5601ff883d90_0;  alias, 1 drivers
v0x5601ff87bad0_0 .net "y", 9 0, L_0x5601ff899e10;  alias, 1 drivers
L_0x5601ff899e10 .functor MUXZ 10, L_0x5601ff898120, L_0x5601ff899d70, v0x5601ff883d90_0, C4<>;
S_0x5601ff87bc60 .scope module, "pc" "registro" 7 19, 5 38 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x5601ff87be40 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x5601ff87bf10_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff87bfd0_0 .net "d", 9 0, L_0x5601ff899e10;  alias, 1 drivers
v0x5601ff87c0c0_0 .var "q", 9 0;
v0x5601ff87c1c0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
S_0x5601ff87c2d0 .scope module, "stack" "pila" 7 28, 11 1 0, S_0x5601ff875ac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "s_intr";
    .port_info 5 /INPUT 10 "dato";
    .port_info 6 /OUTPUT 10 "data_out";
v0x5601ff87c4a0_0 .net *"_ivl_0", 9 0, L_0x5601ff899a10;  1 drivers
L_0x7f3b02916498 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5601ff87c5a0_0 .net/2u *"_ivl_2", 9 0, L_0x7f3b02916498;  1 drivers
v0x5601ff87c680_0 .net *"_ivl_4", 9 0, L_0x5601ff899bc0;  1 drivers
v0x5601ff87c740_0 .net *"_ivl_6", 9 0, L_0x5601ff899cd0;  1 drivers
v0x5601ff87c820_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff87c910_0 .net "data_out", 9 0, L_0x5601ff899d70;  alias, 1 drivers
v0x5601ff87c9d0_0 .net "dato", 9 0, v0x5601ff87c0c0_0;  alias, 1 drivers
v0x5601ff87cac0_0 .net "pop", 0 0, v0x5601ff8835e0_0;  alias, 1 drivers
v0x5601ff87cb80_0 .net "push", 0 0, v0x5601ff883720_0;  alias, 1 drivers
v0x5601ff87ccd0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
v0x5601ff87cd70_0 .net "s_intr", 0 0, v0x5601ff883b40_0;  alias, 1 drivers
v0x5601ff87ce30_0 .var "sp", 15 0;
v0x5601ff87cf10 .array "stackmem", 15 0, 9 0;
L_0x5601ff899a10 .array/port v0x5601ff87cf10, v0x5601ff87ce30_0;
L_0x5601ff899bc0 .arith/sub 10, L_0x5601ff899a10, L_0x7f3b02916498;
L_0x5601ff899cd0 .array/port v0x5601ff87cf10, v0x5601ff87ce30_0;
L_0x5601ff899d70 .functor MUXZ 10, L_0x5601ff899cd0, L_0x5601ff899bc0, v0x5601ff883b40_0, C4<>;
S_0x5601ff87d0f0 .scope module, "sumador" "sum" 7 20, 5 30 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x5601ff87d2f0_0 .net "a", 9 0, v0x5601ff87c0c0_0;  alias, 1 drivers
L_0x7f3b029160f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5601ff87d3d0_0 .net "b", 9 0, L_0x7f3b029160f0;  1 drivers
v0x5601ff87d4b0_0 .net "y", 9 0, L_0x5601ff8879d0;  alias, 1 drivers
L_0x5601ff8879d0 .arith/sum 10, v0x5601ff87c0c0_0, L_0x7f3b029160f0;
S_0x5601ff87d5e0 .scope module, "transc1" "transceiver" 7 27, 5 95 0, S_0x5601ff875ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x5601ff899910 .functor BUFZ 16, RS_0x7f3b0295f438, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f3b02960de8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5601ff87d860_0 name=_ivl_0
v0x5601ff87d940_0 .net8 "bidir", 15 0, RS_0x7f3b0295f438;  alias, 2 drivers
v0x5601ff87da30_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff87db00_0 .net "in", 15 0, L_0x5601ff898ef0;  alias, 1 drivers
v0x5601ff87dbf0_0 .net "oe", 0 0, v0x5601ff883e80_0;  alias, 1 drivers
v0x5601ff87dce0_0 .net "out", 15 0, L_0x5601ff899910;  alias, 1 drivers
v0x5601ff87dda0_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
L_0x5601ff8997e0 .functor MUXZ 16, o0x7f3b02960de8, L_0x5601ff898ef0, v0x5601ff883e80_0, C4<>;
S_0x5601ff87fb90 .scope module, "gestor_intr" "intr_manager" 6 13, 12 19 0, S_0x5601ff875870;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "interrupt_in";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "min_bit_a";
    .port_info 6 /OUTPUT 8 "min_bit_s";
    .port_info 7 /OUTPUT 8 "interrupt_out";
L_0x5601ff887640 .functor BUFZ 8, L_0x5601ff8872c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5601ff882270_0 .net "call_intr", 7 0, v0x5601ff883810_0;  alias, 1 drivers
v0x5601ff882350_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff8823f0_0 .net "data_a", 7 0, L_0x5601ff8872c0;  1 drivers
v0x5601ff882510_0 .net "data_s", 7 0, L_0x5601ff886e60;  1 drivers
v0x5601ff882600_0 .net "interrupt_in", 7 0, v0x5601ff885e30_0;  alias, 1 drivers
v0x5601ff882710_0 .net "interrupt_out", 7 0, L_0x5601ff887640;  alias, 1 drivers
v0x5601ff882800_0 .net "intr_a", 7 0, v0x5601ff880320_0;  1 drivers
v0x5601ff882910_0 .net "intr_s", 7 0, v0x5601ff882060_0;  1 drivers
v0x5601ff882a20_0 .net "min_bit_a", 7 0, L_0x5601ff8874b0;  alias, 1 drivers
v0x5601ff882ae0_0 .net "min_bit_s", 7 0, L_0x5601ff887050;  alias, 1 drivers
v0x5601ff882b80_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
v0x5601ff882c20_0 .net "s_return_intr", 7 0, v0x5601ff883cd0_0;  alias, 1 drivers
S_0x5601ff87feb0 .scope module, "atencion" "registro" 12 28, 5 38 0, S_0x5601ff87fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5601ff880090 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x5601ff875ca0_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff880240_0 .net "d", 7 0, L_0x5601ff8872c0;  alias, 1 drivers
v0x5601ff880320_0 .var "q", 7 0;
v0x5601ff880410_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
S_0x5601ff880670 .scope module, "gestor_a" "manager_a" 12 26, 12 11 0, S_0x5601ff87fb90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_a";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /OUTPUT 8 "min_bit_a";
    .port_info 4 /OUTPUT 8 "data_a";
L_0x5601ff8871e0 .functor NOT 8, v0x5601ff883cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5601ff887250 .functor AND 8, L_0x5601ff8871e0, v0x5601ff880320_0, C4<11111111>, C4<11111111>;
L_0x5601ff8872c0 .functor OR 8, L_0x5601ff887250, v0x5601ff883810_0, C4<00000000>, C4<00000000>;
L_0x5601ff8874b0 .functor AND 8, L_0x5601ff887410, v0x5601ff880320_0, C4<11111111>, C4<11111111>;
v0x5601ff880870_0 .net *"_ivl_0", 7 0, L_0x5601ff8871e0;  1 drivers
v0x5601ff880950_0 .net *"_ivl_2", 7 0, L_0x5601ff887250;  1 drivers
L_0x7f3b02916060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff880a30_0 .net *"_ivl_6", 7 0, L_0x7f3b02916060;  1 drivers
v0x5601ff880b20_0 .net *"_ivl_9", 7 0, L_0x5601ff887410;  1 drivers
v0x5601ff880c00_0 .net "call_intr", 7 0, v0x5601ff883810_0;  alias, 1 drivers
v0x5601ff880d30_0 .net "data_a", 7 0, L_0x5601ff8872c0;  alias, 1 drivers
v0x5601ff880df0_0 .net "intr_a", 7 0, v0x5601ff880320_0;  alias, 1 drivers
v0x5601ff880ec0_0 .net "min_bit_a", 7 0, L_0x5601ff8874b0;  alias, 1 drivers
v0x5601ff880f80_0 .net "s_return_intr", 7 0, v0x5601ff883cd0_0;  alias, 1 drivers
L_0x5601ff887410 .arith/sub 8, L_0x7f3b02916060, v0x5601ff880320_0;
S_0x5601ff881130 .scope module, "gestor_s" "manager_s" 12 25, 12 2 0, S_0x5601ff87fb90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_in";
    .port_info 1 /INPUT 8 "intr_s";
    .port_info 2 /INPUT 8 "s_return_intr";
    .port_info 3 /OUTPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "data_s";
L_0x5601ff886d10 .functor NOT 8, v0x5601ff883cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5601ff886d80 .functor AND 8, L_0x5601ff886d10, v0x5601ff882060_0, C4<11111111>, C4<11111111>;
L_0x5601ff886e60 .functor OR 8, L_0x5601ff886d80, v0x5601ff885e30_0, C4<00000000>, C4<00000000>;
L_0x5601ff887050 .functor AND 8, L_0x5601ff886fb0, L_0x5601ff886e60, C4<11111111>, C4<11111111>;
v0x5601ff8812f0_0 .net *"_ivl_0", 7 0, L_0x5601ff886d10;  1 drivers
v0x5601ff8813d0_0 .net *"_ivl_2", 7 0, L_0x5601ff886d80;  1 drivers
L_0x7f3b02916018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5601ff8814b0_0 .net *"_ivl_6", 7 0, L_0x7f3b02916018;  1 drivers
v0x5601ff8815a0_0 .net *"_ivl_9", 7 0, L_0x5601ff886fb0;  1 drivers
v0x5601ff881680_0 .net "data_s", 7 0, L_0x5601ff886e60;  alias, 1 drivers
v0x5601ff8817b0_0 .net "intr_in", 7 0, v0x5601ff885e30_0;  alias, 1 drivers
v0x5601ff881890_0 .net "intr_s", 7 0, v0x5601ff882060_0;  alias, 1 drivers
v0x5601ff881970_0 .net "min_bit_s", 7 0, L_0x5601ff887050;  alias, 1 drivers
v0x5601ff881a50_0 .net "s_return_intr", 7 0, v0x5601ff883cd0_0;  alias, 1 drivers
L_0x5601ff886fb0 .arith/sub 8, L_0x7f3b02916018, L_0x5601ff886e60;
S_0x5601ff881bc0 .scope module, "request" "registro" 12 27, 5 38 0, S_0x5601ff87fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5601ff881d50 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x5601ff881eb0_0 .net "clk", 0 0, v0x5601ff886620_0;  alias, 1 drivers
v0x5601ff881f70_0 .net "d", 7 0, L_0x5601ff886e60;  alias, 1 drivers
v0x5601ff882060_0 .var "q", 7 0;
v0x5601ff882160_0 .net "reset", 0 0, v0x5601ff886a60_0;  alias, 1 drivers
S_0x5601ff882e10 .scope module, "uni_control" "uc" 6 15, 13 1 0, S_0x5601ff875870;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /INPUT 8 "min_bit_a";
    .port_info 3 /INPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "s_return_intr";
    .port_info 5 /OUTPUT 8 "s_call_intr";
    .port_info 6 /OUTPUT 1 "s_mux_datos";
    .port_info 7 /OUTPUT 1 "s_inm";
    .port_info 8 /OUTPUT 1 "we3";
    .port_info 9 /OUTPUT 1 "wez";
    .port_info 10 /OUTPUT 1 "s_stack_mux";
    .port_info 11 /OUTPUT 1 "transceiver_oe";
    .port_info 12 /OUTPUT 1 "push";
    .port_info 13 /OUTPUT 1 "pop";
    .port_info 14 /OUTPUT 1 "s_intr";
    .port_info 15 /OUTPUT 2 "s_inc";
    .port_info 16 /OUTPUT 3 "op_alu";
v0x5601ff8831f0_0 .net "min_bit_a", 7 0, L_0x5601ff8874b0;  alias, 1 drivers
v0x5601ff883320_0 .net "min_bit_s", 7 0, L_0x5601ff887050;  alias, 1 drivers
v0x5601ff883430_0 .var "op_alu", 2 0;
v0x5601ff883520_0 .net "opcode", 5 0, L_0x5601ff89a0f0;  alias, 1 drivers
v0x5601ff8835e0_0 .var "pop", 0 0;
v0x5601ff883720_0 .var "push", 0 0;
v0x5601ff883810_0 .var "s_call_intr", 7 0;
v0x5601ff883900_0 .var "s_inc", 1 0;
v0x5601ff883a10_0 .var "s_inm", 0 0;
v0x5601ff883b40_0 .var "s_intr", 0 0;
v0x5601ff883be0_0 .var "s_mux_datos", 0 0;
v0x5601ff883cd0_0 .var "s_return_intr", 7 0;
v0x5601ff883d90_0 .var "s_stack_mux", 0 0;
v0x5601ff883e80_0 .var "transceiver_oe", 0 0;
v0x5601ff883f70_0 .var "we3", 0 0;
v0x5601ff884060_0 .var "wez", 0 0;
v0x5601ff884150_0 .net "z", 0 0, v0x5601ff8787e0_0;  alias, 1 drivers
E_0x5601ff87c460 .event edge, v0x5601ff880ec0_0, v0x5601ff87e9b0_0;
    .scope S_0x5601ff881bc0;
T_0 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff882160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601ff882060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5601ff881f70_0;
    %assign/vec4 v0x5601ff882060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5601ff87feb0;
T_1 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff880410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601ff880320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5601ff880240_0;
    %assign/vec4 v0x5601ff880320_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5601ff878980;
T_2 ;
    %wait E_0x5601ff878bc0;
    %load/vec4 v0x5601ff878d40_0;
    %dup/vec4;
    %pushi/vec4 255, 254, 8;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 254, 252, 8;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 252, 248, 8;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 248, 240, 8;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 240, 224, 8;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 224, 192, 8;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 192, 128, 8;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1008, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1010, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1012, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1014, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1016, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1018, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x5601ff878c40_0, 0, 10;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5601ff878e80;
T_3 ;
    %vpi_call 10 11 "$readmemb", "progfile.mem", v0x5601ff879570 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5601ff87bc60;
T_4 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff87c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5601ff87c0c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5601ff87bfd0_0;
    %assign/vec4 v0x5601ff87c0c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5601ff876a00;
T_5 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x5601ff877f50 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5601ff876a00;
T_6 ;
    %wait E_0x5601ff863250;
    %load/vec4 v0x5601ff8781b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5601ff8780d0_0;
    %load/vec4 v0x5601ff877ff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601ff877f50, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5601ff875f00;
T_7 ;
    %wait E_0x5601ff863210;
    %load/vec4 v0x5601ff876490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x5601ff8762c0_0;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x5601ff8762c0_0;
    %inv;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x5601ff8762c0_0;
    %load/vec4 v0x5601ff8763a0_0;
    %add;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x5601ff8766a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x5601ff8763a0_0;
    %load/vec4 v0x5601ff8762c0_0;
    %sub;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x5601ff8762c0_0;
    %load/vec4 v0x5601ff8763a0_0;
    %sub;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x5601ff8762c0_0;
    %load/vec4 v0x5601ff8763a0_0;
    %and;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x5601ff8762c0_0;
    %load/vec4 v0x5601ff8763a0_0;
    %or;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5601ff8762c0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x5601ff8763a0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x5601ff876570_0, 0, 16;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5601ff878370;
T_8 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff878880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601ff8787e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5601ff878560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5601ff8786e0_0;
    %assign/vec4 v0x5601ff8787e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5601ff87c2d0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5601ff87ce30_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5601ff87c2d0;
T_10 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff87cb80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5601ff87ce30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5601ff87ce30_0, 0;
    %load/vec4 v0x5601ff87c9d0_0;
    %addi 1, 0, 10;
    %load/vec4 v0x5601ff87ce30_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601ff87cf10, 0, 4;
T_10.0 ;
    %load/vec4 v0x5601ff87cac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5601ff87ce30_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5601ff87ce30_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5601ff882e10;
T_11 ;
    %wait E_0x5601ff87c460;
    %load/vec4 v0x5601ff883320_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5601ff8831f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5601ff883320_0;
    %load/vec4 v0x5601ff8831f0_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %load/vec4 v0x5601ff883320_0;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5601ff883520_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_11.10, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_11.11, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_11.12, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_11.13, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_11.14, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_11.15, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_11.16, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_11.17, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_11.18, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_11.19, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_11.20, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/x;
    %jmp/1 T_11.21, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/x;
    %jmp/1 T_11.22, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/x;
    %jmp/1 T_11.23, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.17 ;
    %load/vec4 v0x5601ff884150_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.18 ;
    %load/vec4 v0x5601ff884150_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %load/vec4 v0x5601ff8831f0_0;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.22 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.23 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5601ff883900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff884060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5601ff883430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff8835e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff883e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff883810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff883b40_0, 0, 1;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5601ff874400;
T_12 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff874870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5601ff8747b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5601ff841e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5601ff8746e0_0;
    %assign/vec4 v0x5601ff8747b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5601ff82f300;
T_13 ;
    %wait E_0x5601ff7aa7f0;
    %load/vec4 v0x5601ff85bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601ff85bce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5601ff8355a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5601ff841a20_0;
    %assign/vec4 v0x5601ff85bce0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5601ff834800;
T_14 ;
    %wait E_0x5601ff7aa7b0;
    %load/vec4 v0x5601ff8751c0_0;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 65534, 0, 16;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %load/vec4 v0x5601ff8751c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601ff8752a0_0, 4, 16;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601ff8752a0_0, 4, 2;
    %load/vec4 v0x5601ff875440_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 8, 8, 5;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0x5601ff875640_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874e80_0, 0, 1;
    %pushi/vec4 0, 32767, 16;
    %store/vec4 v0x5601ff8750e0_0, 0, 16;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x5601ff875440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x5601ff875640_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff874e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874d90_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x5601ff875640_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874d90_0, 0, 1;
    %load/vec4 v0x5601ff875580_0;
    %pad/u 16;
    %store/vec4 v0x5601ff8750e0_0, 0, 16;
T_14.7 ;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x5601ff875440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x5601ff875640_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff874d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874e80_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x5601ff875640_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff874d90_0, 0, 1;
    %load/vec4 v0x5601ff875380_0;
    %pad/u 16;
    %store/vec4 v0x5601ff8750e0_0, 0, 16;
T_14.9 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5601ff842480;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x5601ff842480;
T_16 ;
    %wait E_0x5601ff7aa540;
    %load/vec4 v0x5601ff885940_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x5601ff885e30_0;
    %or;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x5601ff885e30_0;
    %or;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x5601ff885e30_0;
    %or;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 8, 0, 8;
    %load/vec4 v0x5601ff885e30_0;
    %or;
    %store/vec4 v0x5601ff885e30_0, 0, 8;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5601ff834a30;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff886620_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff886620_0, 0, 1;
    %delay 3000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5601ff834a30;
T_18 ;
    %vpi_call 2 33 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5601ff8868c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 2 37 "$dumpvars", 16'b0000000000000000, &A<v0x5601ff877f50, v0x5601ff8868c0_0 > {0 0 0};
    %vpi_call 2 38 "$dumpvars", 10'b0000000000, &A<v0x5601ff87cf10, v0x5601ff8868c0_0 > {0 0 0};
    %load/vec4 v0x5601ff8868c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601ff886a60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5601ff886580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601ff886a60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5601ff886580_0, 0, 4;
    %delay 6000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5601ff886580_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0x5601ff834a30;
T_19 ;
    %delay 5400000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5601ff8868c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x5601ff8868c0_0;
    %load/vec4a v0x5601ff877f50, 4;
    %ix/getv/s 4, v0x5601ff8868c0_0;
    %store/vec4a v0x5601ff8869a0, 4, 0;
    %load/vec4 v0x5601ff8868c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5601ff8868c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_19.3, 5;
    %vpi_call 2 67 "$write", "R%d = %d\012", v0x5601ff8868c0_0, &A<v0x5601ff8869a0, v0x5601ff8868c0_0 > {0 0 0};
    %load/vec4 v0x5601ff8868c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5601ff8868c0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "dataloger.v";
    "io_manager.v";
    "componentes.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "regfile_intr.v";
    "memprog.v";
    "pila.v";
    "intr_management.v";
    "uc.v";
