# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:18 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture RTL of top
# End time: 01:06:18 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:18 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_divider
# -- Compiling architecture RTL of clock_divider
# End time: 01:06:18 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:18 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity chatter
# -- Compiling architecture RTL of chatter
# End time: 01:06:18 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:18 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY1
# -- Compiling architecture RTL of LED_KEY1
# End time: 01:06:19 on Nov 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:19 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY2
# -- Compiling architecture RTL of LED_KEY2
# End time: 01:06:19 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:19 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY3
# -- Compiling architecture RTL of LED_KEY3
# End time: 01:06:19 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:19 on Nov 27,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY4
# -- Compiling architecture RTL of LED_KEY4
# End time: 01:06:19 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/simulation/modelsim
# reading modelsim.ini
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/simulation/modelsim/src/vhdl
# reading modelsim.ini
do tb_top.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vcom -93 -work rtl_work {../../../../src/vhdl/LED_KEY1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:29 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/LED_KEY1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY1
# -- Compiling architecture RTL of LED_KEY1
# End time: 01:13:29 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/LED_KEY2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:29 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/LED_KEY2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY2
# -- Compiling architecture RTL of LED_KEY2
# End time: 01:13:29 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/LED_KEY3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:29 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/LED_KEY3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY3
# -- Compiling architecture RTL of LED_KEY3
# End time: 01:13:29 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/LED_KEY4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:30 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/LED_KEY4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_KEY4
# -- Compiling architecture RTL of LED_KEY4
# End time: 01:13:30 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/chatter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:30 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/chatter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity chatter
# -- Compiling architecture RTL of chatter
# End time: 01:13:30 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:30 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_divider
# -- Compiling architecture RTL of clock_divider
# End time: 01:13:30 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {../../../../src/vhdl/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:30 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work ../../../../src/vhdl/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture RTL of top
# End time: 01:13:30 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work rtl_work {tb_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:30 on Nov 27,2019
# vcom -reportprogress 300 -93 -work rtl_work tb_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Compiling entity tb_top
# -- Compiling architecture SIM of tb_top
# End time: 01:13:30 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_top
# vsim -t 1ps -lib rtl_work tb_top 
# Start time: 01:13:31 on Nov 27,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_textio(body)
# Loading rtl_work.tb_top(sim)
# Loading rtl_work.top(rtl)
# Loading rtl_work.clock_divider(rtl)
# Loading rtl_work.chatter(rtl)
# Loading rtl_work.led_key1(rtl)
# Loading rtl_work.led_key2(rtl)
# Loading rtl_work.led_key3(rtl)
# Loading rtl_work.led_key4(rtl)
# 
# Prepare Wave Display
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Failure: Simulation end!
#    Time: 4031 us  Iteration: 0  Process: /tb_top/ALWAYS File: tb_top.vhd
# Break in Process ALWAYS at tb_top.vhd line 81
# End time: 17:11:09 on Dec 01,2019, Elapsed time: 111:57:38
# Errors: 0, Warnings: 0
