/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_l2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:39p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_l2_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:39p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_L2_0_H__
#define BCHP_VICE2_L2_0_H__

/***************************************************************************
 *VICE2_L2_0 - VICE2 L2 Interrupt Controller 0
 ***************************************************************************/
#define BCHP_VICE2_L2_0_CPU_STATUS               0x00781100 /* CPU interrupt Status Register */
#define BCHP_VICE2_L2_0_CPU_SET                  0x00781104 /* CPU interrupt Set Register */
#define BCHP_VICE2_L2_0_CPU_CLEAR                0x00781108 /* CPU interrupt Clear Register */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS          0x0078110c /* CPU interrupt Mask Status Register */
#define BCHP_VICE2_L2_0_CPU_MASK_SET             0x00781110 /* CPU interrupt Mask Set Register */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR           0x00781114 /* CPU interrupt Mask Clear Register */
#define BCHP_VICE2_L2_0_PCI_STATUS               0x00781118 /* PCI interrupt Status Register */
#define BCHP_VICE2_L2_0_PCI_SET                  0x0078111c /* PCI interrupt Set Register */
#define BCHP_VICE2_L2_0_PCI_CLEAR                0x00781120 /* PCI interrupt Clear Register */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS          0x00781124 /* PCI interrupt Mask Status Register */
#define BCHP_VICE2_L2_0_PCI_MASK_SET             0x00781128 /* PCI interrupt Mask Set Register */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR           0x0078112c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_STATUS :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_STATUS_reserved0_MASK                  0xe0000000
#define BCHP_VICE2_L2_0_CPU_STATUS_reserved0_SHIFT                 29

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_MBOX_INTR_MASK            0x10000000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_MBOX_INTR_SHIFT           28
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_MBOX_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_ERROR_INTR_MASK           0x08000000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_ERROR_INTR_SHIFT          27
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_ERROR_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_26_INTR_MASK              0x04000000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_26_INTR_SHIFT             26
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_26_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_25_INTR_MASK              0x02000000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_25_INTR_SHIFT             25
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_25_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_24_INTR_MASK              0x01000000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_24_INTR_SHIFT             24
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_24_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_23_INTR_MASK              0x00800000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_23_INTR_SHIFT             23
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_23_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_22_INTR_MASK              0x00400000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_22_INTR_SHIFT             22
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_22_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_21_INTR_MASK              0x00200000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_21_INTR_SHIFT             21
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_21_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_20_INTR_MASK              0x00100000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_20_INTR_SHIFT             20
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_20_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_19_INTR_MASK              0x00080000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_19_INTR_SHIFT             19
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_19_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_18_INTR_MASK              0x00040000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_18_INTR_SHIFT             18
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_18_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_17_INTR_MASK              0x00020000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_17_INTR_SHIFT             17
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_17_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_16_INTR_MASK              0x00010000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_16_INTR_SHIFT             16
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_16_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_15_INTR_MASK              0x00008000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_15_INTR_SHIFT             15
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_15_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_14_INTR_MASK              0x00004000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_14_INTR_SHIFT             14
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_14_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_13_INTR_MASK              0x00002000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_13_INTR_SHIFT             13
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_13_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_12_INTR_MASK              0x00001000
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_12_INTR_SHIFT             12
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_12_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_11_INTR_MASK              0x00000800
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_11_INTR_SHIFT             11
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_11_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_10_INTR_MASK              0x00000400
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_10_INTR_SHIFT             10
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_10_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_09_INTR_MASK              0x00000200
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_09_INTR_SHIFT             9
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_09_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_08_INTR_MASK              0x00000100
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_08_INTR_SHIFT             8
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_08_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_07_INTR_MASK              0x00000080
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_07_INTR_SHIFT             7
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_07_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP1_TPG_INTR_MASK        0x00000040
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP1_TPG_INTR_SHIFT       6
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP1_TPG_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_1_INTR_MASK     0x00000020
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_1_INTR_SHIFT    5
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_1_INTR_DEFAULT  0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP_TPG_INTR_MASK         0x00000010
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP_TPG_INTR_SHIFT        4
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VIP_TPG_INTR_DEFAULT      0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VICH_INTR_MASK            0x00000008
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VICH_INTR_SHIFT           3
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_VICH_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_0_INTR_MASK     0x00000004
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_0_INTR_SHIFT    2
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_CABAC_RDY_0_INTR_DEFAULT  0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_1_INTR_MASK          0x00000002
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_1_INTR_SHIFT         1
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_1_INTR_DEFAULT       0x00000000

/* VICE2_L2_0 :: CPU_STATUS :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_0_INTR_MASK          0x00000001
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_0_INTR_SHIFT         0
#define BCHP_VICE2_L2_0_CPU_STATUS_VICE2_WDOG_0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_SET :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_SET_reserved0_MASK                     0xe0000000
#define BCHP_VICE2_L2_0_CPU_SET_reserved0_SHIFT                    29

/* VICE2_L2_0 :: CPU_SET :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_MBOX_INTR_MASK               0x10000000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_MBOX_INTR_SHIFT              28
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_MBOX_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_ERROR_INTR_MASK              0x08000000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_ERROR_INTR_SHIFT             27
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_ERROR_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_26_INTR_MASK                 0x04000000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_26_INTR_SHIFT                26
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_26_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_25_INTR_MASK                 0x02000000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_25_INTR_SHIFT                25
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_25_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_24_INTR_MASK                 0x01000000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_24_INTR_SHIFT                24
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_24_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_23_INTR_MASK                 0x00800000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_23_INTR_SHIFT                23
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_23_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_22_INTR_MASK                 0x00400000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_22_INTR_SHIFT                22
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_22_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_21_INTR_MASK                 0x00200000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_21_INTR_SHIFT                21
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_21_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_20_INTR_MASK                 0x00100000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_20_INTR_SHIFT                20
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_20_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_19_INTR_MASK                 0x00080000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_19_INTR_SHIFT                19
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_19_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_18_INTR_MASK                 0x00040000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_18_INTR_SHIFT                18
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_18_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_17_INTR_MASK                 0x00020000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_17_INTR_SHIFT                17
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_17_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_16_INTR_MASK                 0x00010000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_16_INTR_SHIFT                16
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_16_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_15_INTR_MASK                 0x00008000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_15_INTR_SHIFT                15
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_15_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_14_INTR_MASK                 0x00004000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_14_INTR_SHIFT                14
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_14_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_13_INTR_MASK                 0x00002000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_13_INTR_SHIFT                13
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_13_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_12_INTR_MASK                 0x00001000
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_12_INTR_SHIFT                12
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_12_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_11_INTR_MASK                 0x00000800
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_11_INTR_SHIFT                11
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_11_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_10_INTR_MASK                 0x00000400
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_10_INTR_SHIFT                10
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_10_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_09_INTR_MASK                 0x00000200
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_09_INTR_SHIFT                9
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_09_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_08_INTR_MASK                 0x00000100
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_08_INTR_SHIFT                8
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_08_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_07_INTR_MASK                 0x00000080
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_07_INTR_SHIFT                7
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_07_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP1_TPG_INTR_MASK           0x00000040
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP1_TPG_INTR_SHIFT          6
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP1_TPG_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_1_INTR_MASK        0x00000020
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_1_INTR_SHIFT       5
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_1_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP_TPG_INTR_MASK            0x00000010
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP_TPG_INTR_SHIFT           4
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VIP_TPG_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VICH_INTR_MASK               0x00000008
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VICH_INTR_SHIFT              3
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_VICH_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_0_INTR_MASK        0x00000004
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_0_INTR_SHIFT       2
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_CABAC_RDY_0_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_1_INTR_MASK             0x00000002
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_1_INTR_SHIFT            1
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_1_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: CPU_SET :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_0_INTR_MASK             0x00000001
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_0_INTR_SHIFT            0
#define BCHP_VICE2_L2_0_CPU_SET_VICE2_WDOG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_reserved0_MASK                   0xe0000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_reserved0_SHIFT                  29

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_MBOX_INTR_MASK             0x10000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_MBOX_INTR_SHIFT            28
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_MBOX_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_ERROR_INTR_MASK            0x08000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_ERROR_INTR_SHIFT           27
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_ERROR_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_26_INTR_MASK               0x04000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_26_INTR_SHIFT              26
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_26_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_25_INTR_MASK               0x02000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_25_INTR_SHIFT              25
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_25_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_24_INTR_MASK               0x01000000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_24_INTR_SHIFT              24
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_24_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_23_INTR_MASK               0x00800000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_23_INTR_SHIFT              23
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_23_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_22_INTR_MASK               0x00400000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_22_INTR_SHIFT              22
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_22_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_21_INTR_MASK               0x00200000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_21_INTR_SHIFT              21
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_21_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_20_INTR_MASK               0x00100000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_20_INTR_SHIFT              20
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_20_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_19_INTR_MASK               0x00080000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_19_INTR_SHIFT              19
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_19_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_18_INTR_MASK               0x00040000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_18_INTR_SHIFT              18
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_18_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_17_INTR_MASK               0x00020000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_17_INTR_SHIFT              17
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_17_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_16_INTR_MASK               0x00010000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_16_INTR_SHIFT              16
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_16_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_15_INTR_MASK               0x00008000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_15_INTR_SHIFT              15
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_15_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_14_INTR_MASK               0x00004000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_14_INTR_SHIFT              14
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_14_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_13_INTR_MASK               0x00002000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_13_INTR_SHIFT              13
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_13_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_12_INTR_MASK               0x00001000
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_12_INTR_SHIFT              12
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_12_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_11_INTR_MASK               0x00000800
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_11_INTR_SHIFT              11
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_11_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_10_INTR_MASK               0x00000400
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_10_INTR_SHIFT              10
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_10_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_09_INTR_MASK               0x00000200
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_09_INTR_SHIFT              9
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_09_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_08_INTR_MASK               0x00000100
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_08_INTR_SHIFT              8
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_08_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_07_INTR_MASK               0x00000080
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_07_INTR_SHIFT              7
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_07_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP1_TPG_INTR_MASK         0x00000040
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP1_TPG_INTR_SHIFT        6
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP1_TPG_INTR_DEFAULT      0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_1_INTR_MASK      0x00000020
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_1_INTR_SHIFT     5
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_1_INTR_DEFAULT   0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP_TPG_INTR_MASK          0x00000010
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP_TPG_INTR_SHIFT         4
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VIP_TPG_INTR_DEFAULT       0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VICH_INTR_MASK             0x00000008
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VICH_INTR_SHIFT            3
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_VICH_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_0_INTR_MASK      0x00000004
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_0_INTR_SHIFT     2
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_CABAC_RDY_0_INTR_DEFAULT   0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_1_INTR_MASK           0x00000002
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_1_INTR_SHIFT          1
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_1_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: CPU_CLEAR :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_0_INTR_MASK           0x00000001
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_0_INTR_SHIFT          0
#define BCHP_VICE2_L2_0_CPU_CLEAR_VICE2_WDOG_0_INTR_DEFAULT        0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_reserved0_MASK             0xe0000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_reserved0_SHIFT            29

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_MBOX_INTR_MASK       0x10000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_MBOX_INTR_SHIFT      28
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_MBOX_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_ERROR_INTR_MASK      0x08000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_ERROR_INTR_SHIFT     27
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_ERROR_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_26_INTR_MASK         0x04000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_26_INTR_SHIFT        26
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_26_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_25_INTR_MASK         0x02000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_25_INTR_SHIFT        25
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_25_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_24_INTR_MASK         0x01000000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_24_INTR_SHIFT        24
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_24_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_23_INTR_MASK         0x00800000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_23_INTR_SHIFT        23
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_23_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_22_INTR_MASK         0x00400000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_22_INTR_SHIFT        22
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_22_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_21_INTR_MASK         0x00200000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_21_INTR_SHIFT        21
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_21_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_20_INTR_MASK         0x00100000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_20_INTR_SHIFT        20
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_20_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_19_INTR_MASK         0x00080000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_19_INTR_SHIFT        19
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_19_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_18_INTR_MASK         0x00040000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_18_INTR_SHIFT        18
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_18_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_17_INTR_MASK         0x00020000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_17_INTR_SHIFT        17
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_17_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_16_INTR_MASK         0x00010000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_16_INTR_SHIFT        16
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_16_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_15_INTR_MASK         0x00008000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_15_INTR_SHIFT        15
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_15_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_14_INTR_MASK         0x00004000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_14_INTR_SHIFT        14
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_14_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_13_INTR_MASK         0x00002000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_13_INTR_SHIFT        13
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_13_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_12_INTR_MASK         0x00001000
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_12_INTR_SHIFT        12
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_12_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_11_INTR_MASK         0x00000800
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_11_INTR_SHIFT        11
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_11_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_10_INTR_MASK         0x00000400
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_10_INTR_SHIFT        10
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_10_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_09_INTR_MASK         0x00000200
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_09_INTR_SHIFT        9
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_09_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_08_INTR_MASK         0x00000100
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_08_INTR_SHIFT        8
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_08_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_07_INTR_MASK         0x00000080
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_07_INTR_SHIFT        7
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_07_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP1_TPG_INTR_MASK   0x00000040
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP1_TPG_INTR_SHIFT  6
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP1_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_MASK 0x00000020
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP_TPG_INTR_MASK    0x00000010
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP_TPG_INTR_SHIFT   4
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VIP_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VICH_INTR_MASK       0x00000008
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VICH_INTR_SHIFT      3
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_VICH_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_MASK 0x00000004
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_1_INTR_MASK     0x00000002
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_1_INTR_SHIFT    1
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_1_INTR_DEFAULT  0x00000001

/* VICE2_L2_0 :: CPU_MASK_STATUS :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_0_INTR_MASK     0x00000001
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_0_INTR_SHIFT    0
#define BCHP_VICE2_L2_0_CPU_MASK_STATUS_VICE2_WDOG_0_INTR_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_MASK_SET :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_reserved0_MASK                0xe0000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_reserved0_SHIFT               29

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_MBOX_INTR_MASK          0x10000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_MBOX_INTR_SHIFT         28
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_MBOX_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_ERROR_INTR_MASK         0x08000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_ERROR_INTR_SHIFT        27
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_ERROR_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_26_INTR_MASK            0x04000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_26_INTR_SHIFT           26
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_26_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_25_INTR_MASK            0x02000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_25_INTR_SHIFT           25
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_25_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_24_INTR_MASK            0x01000000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_24_INTR_SHIFT           24
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_24_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_23_INTR_MASK            0x00800000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_23_INTR_SHIFT           23
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_23_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_22_INTR_MASK            0x00400000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_22_INTR_SHIFT           22
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_22_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_21_INTR_MASK            0x00200000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_21_INTR_SHIFT           21
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_21_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_20_INTR_MASK            0x00100000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_20_INTR_SHIFT           20
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_20_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_19_INTR_MASK            0x00080000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_19_INTR_SHIFT           19
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_19_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_18_INTR_MASK            0x00040000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_18_INTR_SHIFT           18
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_18_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_17_INTR_MASK            0x00020000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_17_INTR_SHIFT           17
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_17_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_16_INTR_MASK            0x00010000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_16_INTR_SHIFT           16
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_16_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_15_INTR_MASK            0x00008000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_15_INTR_SHIFT           15
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_15_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_14_INTR_MASK            0x00004000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_14_INTR_SHIFT           14
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_14_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_13_INTR_MASK            0x00002000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_13_INTR_SHIFT           13
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_13_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_12_INTR_MASK            0x00001000
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_12_INTR_SHIFT           12
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_12_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_11_INTR_MASK            0x00000800
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_11_INTR_SHIFT           11
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_11_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_10_INTR_MASK            0x00000400
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_10_INTR_SHIFT           10
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_10_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_09_INTR_MASK            0x00000200
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_09_INTR_SHIFT           9
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_09_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_08_INTR_MASK            0x00000100
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_08_INTR_SHIFT           8
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_08_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_07_INTR_MASK            0x00000080
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_07_INTR_SHIFT           7
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_07_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP1_TPG_INTR_MASK      0x00000040
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP1_TPG_INTR_SHIFT     6
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP1_TPG_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_1_INTR_MASK   0x00000020
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_1_INTR_SHIFT  5
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP_TPG_INTR_MASK       0x00000010
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP_TPG_INTR_SHIFT      4
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VIP_TPG_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VICH_INTR_MASK          0x00000008
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VICH_INTR_SHIFT         3
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_VICH_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_0_INTR_MASK   0x00000004
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_0_INTR_SHIFT  2
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_1_INTR_MASK        0x00000002
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_1_INTR_SHIFT       1
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_1_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: CPU_MASK_SET :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_0_INTR_MASK        0x00000001
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_0_INTR_SHIFT       0
#define BCHP_VICE2_L2_0_CPU_MASK_SET_VICE2_WDOG_0_INTR_DEFAULT     0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VICE2_L2_0 :: CPU_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_reserved0_MASK              0xe0000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_reserved0_SHIFT             29

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_MBOX_INTR_MASK        0x10000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_MBOX_INTR_SHIFT       28
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_MBOX_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_ERROR_INTR_MASK       0x08000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_ERROR_INTR_SHIFT      27
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_ERROR_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_26_INTR_MASK          0x04000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_26_INTR_SHIFT         26
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_26_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_25_INTR_MASK          0x02000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_25_INTR_SHIFT         25
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_25_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_24_INTR_MASK          0x01000000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_24_INTR_SHIFT         24
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_24_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_23_INTR_MASK          0x00800000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_23_INTR_SHIFT         23
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_23_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_22_INTR_MASK          0x00400000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_22_INTR_SHIFT         22
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_22_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_21_INTR_MASK          0x00200000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_21_INTR_SHIFT         21
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_21_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_20_INTR_MASK          0x00100000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_20_INTR_SHIFT         20
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_20_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_19_INTR_MASK          0x00080000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_19_INTR_SHIFT         19
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_19_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_18_INTR_MASK          0x00040000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_18_INTR_SHIFT         18
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_18_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_17_INTR_MASK          0x00020000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_17_INTR_SHIFT         17
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_17_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_16_INTR_MASK          0x00010000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_16_INTR_SHIFT         16
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_16_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_15_INTR_MASK          0x00008000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_15_INTR_SHIFT         15
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_15_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_14_INTR_MASK          0x00004000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_14_INTR_SHIFT         14
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_14_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_13_INTR_MASK          0x00002000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_13_INTR_SHIFT         13
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_13_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_12_INTR_MASK          0x00001000
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_12_INTR_SHIFT         12
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_12_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_11_INTR_MASK          0x00000800
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_11_INTR_SHIFT         11
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_11_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_10_INTR_MASK          0x00000400
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_10_INTR_SHIFT         10
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_10_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_09_INTR_MASK          0x00000200
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_09_INTR_SHIFT         9
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_09_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_08_INTR_MASK          0x00000100
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_08_INTR_SHIFT         8
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_08_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_07_INTR_MASK          0x00000080
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_07_INTR_SHIFT         7
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_07_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP1_TPG_INTR_MASK    0x00000040
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP1_TPG_INTR_SHIFT   6
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP1_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_MASK 0x00000020
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP_TPG_INTR_MASK     0x00000010
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP_TPG_INTR_SHIFT    4
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VIP_TPG_INTR_DEFAULT  0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VICH_INTR_MASK        0x00000008
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VICH_INTR_SHIFT       3
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_VICH_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_MASK 0x00000004
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_1_INTR_MASK      0x00000002
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_1_INTR_SHIFT     1
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_1_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: CPU_MASK_CLEAR :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_0_INTR_MASK      0x00000001
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_0_INTR_SHIFT     0
#define BCHP_VICE2_L2_0_CPU_MASK_CLEAR_VICE2_WDOG_0_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_STATUS_reserved0_MASK                  0xe0000000
#define BCHP_VICE2_L2_0_PCI_STATUS_reserved0_SHIFT                 29

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_MBOX_INTR_MASK            0x10000000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_MBOX_INTR_SHIFT           28
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_MBOX_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_ERROR_INTR_MASK           0x08000000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_ERROR_INTR_SHIFT          27
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_ERROR_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_26_INTR_MASK              0x04000000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_26_INTR_SHIFT             26
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_26_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_25_INTR_MASK              0x02000000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_25_INTR_SHIFT             25
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_25_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_24_INTR_MASK              0x01000000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_24_INTR_SHIFT             24
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_24_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_23_INTR_MASK              0x00800000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_23_INTR_SHIFT             23
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_23_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_22_INTR_MASK              0x00400000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_22_INTR_SHIFT             22
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_22_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_21_INTR_MASK              0x00200000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_21_INTR_SHIFT             21
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_21_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_20_INTR_MASK              0x00100000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_20_INTR_SHIFT             20
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_20_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_19_INTR_MASK              0x00080000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_19_INTR_SHIFT             19
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_19_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_18_INTR_MASK              0x00040000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_18_INTR_SHIFT             18
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_18_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_17_INTR_MASK              0x00020000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_17_INTR_SHIFT             17
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_17_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_16_INTR_MASK              0x00010000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_16_INTR_SHIFT             16
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_16_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_15_INTR_MASK              0x00008000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_15_INTR_SHIFT             15
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_15_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_14_INTR_MASK              0x00004000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_14_INTR_SHIFT             14
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_14_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_13_INTR_MASK              0x00002000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_13_INTR_SHIFT             13
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_13_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_12_INTR_MASK              0x00001000
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_12_INTR_SHIFT             12
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_12_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_11_INTR_MASK              0x00000800
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_11_INTR_SHIFT             11
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_11_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_10_INTR_MASK              0x00000400
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_10_INTR_SHIFT             10
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_10_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_09_INTR_MASK              0x00000200
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_09_INTR_SHIFT             9
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_09_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_08_INTR_MASK              0x00000100
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_08_INTR_SHIFT             8
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_08_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_07_INTR_MASK              0x00000080
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_07_INTR_SHIFT             7
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_07_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP1_TPG_INTR_MASK        0x00000040
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP1_TPG_INTR_SHIFT       6
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP1_TPG_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_1_INTR_MASK     0x00000020
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_1_INTR_SHIFT    5
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_1_INTR_DEFAULT  0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP_TPG_INTR_MASK         0x00000010
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP_TPG_INTR_SHIFT        4
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VIP_TPG_INTR_DEFAULT      0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VICH_INTR_MASK            0x00000008
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VICH_INTR_SHIFT           3
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_VICH_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_0_INTR_MASK     0x00000004
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_0_INTR_SHIFT    2
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_CABAC_RDY_0_INTR_DEFAULT  0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_1_INTR_MASK          0x00000002
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_1_INTR_SHIFT         1
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_1_INTR_DEFAULT       0x00000000

/* VICE2_L2_0 :: PCI_STATUS :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_0_INTR_MASK          0x00000001
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_0_INTR_SHIFT         0
#define BCHP_VICE2_L2_0_PCI_STATUS_VICE2_WDOG_0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_SET :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_SET_reserved0_MASK                     0xe0000000
#define BCHP_VICE2_L2_0_PCI_SET_reserved0_SHIFT                    29

/* VICE2_L2_0 :: PCI_SET :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_MBOX_INTR_MASK               0x10000000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_MBOX_INTR_SHIFT              28
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_MBOX_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_ERROR_INTR_MASK              0x08000000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_ERROR_INTR_SHIFT             27
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_ERROR_INTR_DEFAULT           0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_26_INTR_MASK                 0x04000000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_26_INTR_SHIFT                26
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_26_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_25_INTR_MASK                 0x02000000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_25_INTR_SHIFT                25
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_25_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_24_INTR_MASK                 0x01000000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_24_INTR_SHIFT                24
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_24_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_23_INTR_MASK                 0x00800000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_23_INTR_SHIFT                23
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_23_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_22_INTR_MASK                 0x00400000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_22_INTR_SHIFT                22
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_22_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_21_INTR_MASK                 0x00200000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_21_INTR_SHIFT                21
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_21_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_20_INTR_MASK                 0x00100000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_20_INTR_SHIFT                20
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_20_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_19_INTR_MASK                 0x00080000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_19_INTR_SHIFT                19
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_19_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_18_INTR_MASK                 0x00040000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_18_INTR_SHIFT                18
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_18_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_17_INTR_MASK                 0x00020000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_17_INTR_SHIFT                17
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_17_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_16_INTR_MASK                 0x00010000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_16_INTR_SHIFT                16
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_16_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_15_INTR_MASK                 0x00008000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_15_INTR_SHIFT                15
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_15_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_14_INTR_MASK                 0x00004000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_14_INTR_SHIFT                14
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_14_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_13_INTR_MASK                 0x00002000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_13_INTR_SHIFT                13
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_13_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_12_INTR_MASK                 0x00001000
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_12_INTR_SHIFT                12
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_12_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_11_INTR_MASK                 0x00000800
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_11_INTR_SHIFT                11
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_11_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_10_INTR_MASK                 0x00000400
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_10_INTR_SHIFT                10
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_10_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_09_INTR_MASK                 0x00000200
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_09_INTR_SHIFT                9
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_09_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_08_INTR_MASK                 0x00000100
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_08_INTR_SHIFT                8
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_08_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_07_INTR_MASK                 0x00000080
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_07_INTR_SHIFT                7
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_07_INTR_DEFAULT              0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP1_TPG_INTR_MASK           0x00000040
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP1_TPG_INTR_SHIFT          6
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP1_TPG_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_1_INTR_MASK        0x00000020
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_1_INTR_SHIFT       5
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_1_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP_TPG_INTR_MASK            0x00000010
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP_TPG_INTR_SHIFT           4
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VIP_TPG_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VICH_INTR_MASK               0x00000008
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VICH_INTR_SHIFT              3
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_VICH_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_0_INTR_MASK        0x00000004
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_0_INTR_SHIFT       2
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_CABAC_RDY_0_INTR_DEFAULT     0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_1_INTR_MASK             0x00000002
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_1_INTR_SHIFT            1
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_1_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: PCI_SET :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_0_INTR_MASK             0x00000001
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_0_INTR_SHIFT            0
#define BCHP_VICE2_L2_0_PCI_SET_VICE2_WDOG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_reserved0_MASK                   0xe0000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_reserved0_SHIFT                  29

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_MBOX_INTR_MASK             0x10000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_MBOX_INTR_SHIFT            28
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_MBOX_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_ERROR_INTR_MASK            0x08000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_ERROR_INTR_SHIFT           27
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_ERROR_INTR_DEFAULT         0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_26_INTR_MASK               0x04000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_26_INTR_SHIFT              26
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_26_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_25_INTR_MASK               0x02000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_25_INTR_SHIFT              25
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_25_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_24_INTR_MASK               0x01000000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_24_INTR_SHIFT              24
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_24_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_23_INTR_MASK               0x00800000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_23_INTR_SHIFT              23
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_23_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_22_INTR_MASK               0x00400000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_22_INTR_SHIFT              22
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_22_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_21_INTR_MASK               0x00200000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_21_INTR_SHIFT              21
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_21_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_20_INTR_MASK               0x00100000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_20_INTR_SHIFT              20
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_20_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_19_INTR_MASK               0x00080000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_19_INTR_SHIFT              19
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_19_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_18_INTR_MASK               0x00040000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_18_INTR_SHIFT              18
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_18_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_17_INTR_MASK               0x00020000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_17_INTR_SHIFT              17
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_17_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_16_INTR_MASK               0x00010000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_16_INTR_SHIFT              16
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_16_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_15_INTR_MASK               0x00008000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_15_INTR_SHIFT              15
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_15_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_14_INTR_MASK               0x00004000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_14_INTR_SHIFT              14
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_14_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_13_INTR_MASK               0x00002000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_13_INTR_SHIFT              13
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_13_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_12_INTR_MASK               0x00001000
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_12_INTR_SHIFT              12
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_12_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_11_INTR_MASK               0x00000800
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_11_INTR_SHIFT              11
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_11_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_10_INTR_MASK               0x00000400
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_10_INTR_SHIFT              10
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_10_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_09_INTR_MASK               0x00000200
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_09_INTR_SHIFT              9
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_09_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_08_INTR_MASK               0x00000100
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_08_INTR_SHIFT              8
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_08_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_07_INTR_MASK               0x00000080
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_07_INTR_SHIFT              7
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_07_INTR_DEFAULT            0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP1_TPG_INTR_MASK         0x00000040
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP1_TPG_INTR_SHIFT        6
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP1_TPG_INTR_DEFAULT      0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_1_INTR_MASK      0x00000020
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_1_INTR_SHIFT     5
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_1_INTR_DEFAULT   0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP_TPG_INTR_MASK          0x00000010
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP_TPG_INTR_SHIFT         4
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VIP_TPG_INTR_DEFAULT       0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VICH_INTR_MASK             0x00000008
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VICH_INTR_SHIFT            3
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_VICH_INTR_DEFAULT          0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_0_INTR_MASK      0x00000004
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_0_INTR_SHIFT     2
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_CABAC_RDY_0_INTR_DEFAULT   0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_1_INTR_MASK           0x00000002
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_1_INTR_SHIFT          1
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_1_INTR_DEFAULT        0x00000000

/* VICE2_L2_0 :: PCI_CLEAR :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_0_INTR_MASK           0x00000001
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_0_INTR_SHIFT          0
#define BCHP_VICE2_L2_0_PCI_CLEAR_VICE2_WDOG_0_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_reserved0_MASK             0xe0000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_reserved0_SHIFT            29

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_MBOX_INTR_MASK       0x10000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_MBOX_INTR_SHIFT      28
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_MBOX_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_ERROR_INTR_MASK      0x08000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_ERROR_INTR_SHIFT     27
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_ERROR_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_26_INTR_MASK         0x04000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_26_INTR_SHIFT        26
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_26_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_25_INTR_MASK         0x02000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_25_INTR_SHIFT        25
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_25_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_24_INTR_MASK         0x01000000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_24_INTR_SHIFT        24
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_24_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_23_INTR_MASK         0x00800000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_23_INTR_SHIFT        23
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_23_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_22_INTR_MASK         0x00400000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_22_INTR_SHIFT        22
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_22_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_21_INTR_MASK         0x00200000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_21_INTR_SHIFT        21
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_21_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_20_INTR_MASK         0x00100000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_20_INTR_SHIFT        20
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_20_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_19_INTR_MASK         0x00080000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_19_INTR_SHIFT        19
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_19_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_18_INTR_MASK         0x00040000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_18_INTR_SHIFT        18
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_18_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_17_INTR_MASK         0x00020000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_17_INTR_SHIFT        17
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_17_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_16_INTR_MASK         0x00010000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_16_INTR_SHIFT        16
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_16_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_15_INTR_MASK         0x00008000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_15_INTR_SHIFT        15
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_15_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_14_INTR_MASK         0x00004000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_14_INTR_SHIFT        14
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_14_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_13_INTR_MASK         0x00002000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_13_INTR_SHIFT        13
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_13_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_12_INTR_MASK         0x00001000
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_12_INTR_SHIFT        12
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_12_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_11_INTR_MASK         0x00000800
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_11_INTR_SHIFT        11
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_11_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_10_INTR_MASK         0x00000400
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_10_INTR_SHIFT        10
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_10_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_09_INTR_MASK         0x00000200
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_09_INTR_SHIFT        9
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_09_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_08_INTR_MASK         0x00000100
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_08_INTR_SHIFT        8
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_08_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_07_INTR_MASK         0x00000080
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_07_INTR_SHIFT        7
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_07_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP1_TPG_INTR_MASK   0x00000040
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP1_TPG_INTR_SHIFT  6
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP1_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_MASK 0x00000020
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP_TPG_INTR_MASK    0x00000010
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP_TPG_INTR_SHIFT   4
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VIP_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VICH_INTR_MASK       0x00000008
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VICH_INTR_SHIFT      3
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_VICH_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_MASK 0x00000004
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_1_INTR_MASK     0x00000002
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_1_INTR_SHIFT    1
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_1_INTR_DEFAULT  0x00000001

/* VICE2_L2_0 :: PCI_MASK_STATUS :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_0_INTR_MASK     0x00000001
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_0_INTR_SHIFT    0
#define BCHP_VICE2_L2_0_PCI_MASK_STATUS_VICE2_WDOG_0_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_reserved0_MASK                0xe0000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_reserved0_SHIFT               29

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_MBOX_INTR_MASK          0x10000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_MBOX_INTR_SHIFT         28
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_MBOX_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_ERROR_INTR_MASK         0x08000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_ERROR_INTR_SHIFT        27
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_ERROR_INTR_DEFAULT      0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_26_INTR_MASK            0x04000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_26_INTR_SHIFT           26
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_26_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_25_INTR_MASK            0x02000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_25_INTR_SHIFT           25
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_25_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_24_INTR_MASK            0x01000000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_24_INTR_SHIFT           24
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_24_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_23_INTR_MASK            0x00800000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_23_INTR_SHIFT           23
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_23_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_22_INTR_MASK            0x00400000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_22_INTR_SHIFT           22
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_22_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_21_INTR_MASK            0x00200000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_21_INTR_SHIFT           21
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_21_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_20_INTR_MASK            0x00100000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_20_INTR_SHIFT           20
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_20_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_19_INTR_MASK            0x00080000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_19_INTR_SHIFT           19
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_19_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_18_INTR_MASK            0x00040000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_18_INTR_SHIFT           18
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_18_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_17_INTR_MASK            0x00020000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_17_INTR_SHIFT           17
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_17_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_16_INTR_MASK            0x00010000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_16_INTR_SHIFT           16
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_16_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_15_INTR_MASK            0x00008000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_15_INTR_SHIFT           15
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_15_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_14_INTR_MASK            0x00004000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_14_INTR_SHIFT           14
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_14_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_13_INTR_MASK            0x00002000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_13_INTR_SHIFT           13
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_13_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_12_INTR_MASK            0x00001000
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_12_INTR_SHIFT           12
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_12_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_11_INTR_MASK            0x00000800
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_11_INTR_SHIFT           11
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_11_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_10_INTR_MASK            0x00000400
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_10_INTR_SHIFT           10
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_10_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_09_INTR_MASK            0x00000200
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_09_INTR_SHIFT           9
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_09_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_08_INTR_MASK            0x00000100
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_08_INTR_SHIFT           8
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_08_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_07_INTR_MASK            0x00000080
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_07_INTR_SHIFT           7
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_07_INTR_DEFAULT         0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP1_TPG_INTR_MASK      0x00000040
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP1_TPG_INTR_SHIFT     6
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP1_TPG_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_1_INTR_MASK   0x00000020
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_1_INTR_SHIFT  5
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP_TPG_INTR_MASK       0x00000010
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP_TPG_INTR_SHIFT      4
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VIP_TPG_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VICH_INTR_MASK          0x00000008
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VICH_INTR_SHIFT         3
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_VICH_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_0_INTR_MASK   0x00000004
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_0_INTR_SHIFT  2
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_1_INTR_MASK        0x00000002
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_1_INTR_SHIFT       1
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_1_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: PCI_MASK_SET :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_0_INTR_MASK        0x00000001
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_0_INTR_SHIFT       0
#define BCHP_VICE2_L2_0_PCI_MASK_SET_VICE2_WDOG_0_INTR_DEFAULT     0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VICE2_L2_0 :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_reserved0_MASK              0xe0000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_reserved0_SHIFT             29

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_MBOX_INTR [28:28] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_MBOX_INTR_MASK        0x10000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_MBOX_INTR_SHIFT       28
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_MBOX_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_ERROR_INTR [27:27] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_ERROR_INTR_MASK       0x08000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_ERROR_INTR_SHIFT      27
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_ERROR_INTR_DEFAULT    0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_26_INTR [26:26] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_26_INTR_MASK          0x04000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_26_INTR_SHIFT         26
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_26_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_25_INTR [25:25] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_25_INTR_MASK          0x02000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_25_INTR_SHIFT         25
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_25_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_24_INTR [24:24] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_24_INTR_MASK          0x01000000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_24_INTR_SHIFT         24
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_24_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_23_INTR [23:23] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_23_INTR_MASK          0x00800000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_23_INTR_SHIFT         23
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_23_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_22_INTR [22:22] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_22_INTR_MASK          0x00400000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_22_INTR_SHIFT         22
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_22_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_21_INTR [21:21] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_21_INTR_MASK          0x00200000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_21_INTR_SHIFT         21
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_21_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_20_INTR [20:20] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_20_INTR_MASK          0x00100000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_20_INTR_SHIFT         20
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_20_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_19_INTR [19:19] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_19_INTR_MASK          0x00080000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_19_INTR_SHIFT         19
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_19_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_18_INTR [18:18] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_18_INTR_MASK          0x00040000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_18_INTR_SHIFT         18
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_18_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_17_INTR [17:17] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_17_INTR_MASK          0x00020000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_17_INTR_SHIFT         17
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_17_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_16_INTR [16:16] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_16_INTR_MASK          0x00010000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_16_INTR_SHIFT         16
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_16_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_15_INTR [15:15] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_15_INTR_MASK          0x00008000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_15_INTR_SHIFT         15
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_15_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_14_INTR [14:14] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_14_INTR_MASK          0x00004000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_14_INTR_SHIFT         14
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_14_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_13_INTR [13:13] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_13_INTR_MASK          0x00002000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_13_INTR_SHIFT         13
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_13_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_12_INTR [12:12] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_12_INTR_MASK          0x00001000
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_12_INTR_SHIFT         12
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_12_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_11_INTR [11:11] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_11_INTR_MASK          0x00000800
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_11_INTR_SHIFT         11
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_11_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_10_INTR [10:10] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_10_INTR_MASK          0x00000400
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_10_INTR_SHIFT         10
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_10_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_09_INTR [09:09] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_09_INTR_MASK          0x00000200
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_09_INTR_SHIFT         9
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_09_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_08_INTR [08:08] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_08_INTR_MASK          0x00000100
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_08_INTR_SHIFT         8
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_08_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_07_INTR [07:07] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_07_INTR_MASK          0x00000080
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_07_INTR_SHIFT         7
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_07_INTR_DEFAULT       0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP1_TPG_INTR_MASK    0x00000040
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP1_TPG_INTR_SHIFT   6
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP1_TPG_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_MASK 0x00000020
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_VIP_TPG_INTR [04:04] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP_TPG_INTR_MASK     0x00000010
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP_TPG_INTR_SHIFT    4
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VIP_TPG_INTR_DEFAULT  0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_VICH_INTR [03:03] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VICH_INTR_MASK        0x00000008
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VICH_INTR_SHIFT       3
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_VICH_INTR_DEFAULT     0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_MASK 0x00000004
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_WDOG_1_INTR [01:01] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_1_INTR_MASK      0x00000002
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_1_INTR_SHIFT     1
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_1_INTR_DEFAULT   0x00000001

/* VICE2_L2_0 :: PCI_MASK_CLEAR :: VICE2_WDOG_0_INTR [00:00] */
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_0_INTR_MASK      0x00000001
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_0_INTR_SHIFT     0
#define BCHP_VICE2_L2_0_PCI_MASK_CLEAR_VICE2_WDOG_0_INTR_DEFAULT   0x00000001

#endif /* #ifndef BCHP_VICE2_L2_0_H__ */

/* End of File */
