================================================================================ 
Commit: a789385a9178b8e99673e253b504060ca4c578fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:52:39 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec for 2277.11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ac05b0315d452599aab808d549a8131745f01fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:54 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_11

Hsd-es-id: N/A
Original commit date: Thu Jul 29 18:53:32 2021 +0800
Change-Id: I705f1a4b4d17c7100cb392ba58c63f28c5e76ca6
Original commit hash: ae6650dbe5ed3074bb4d2c336a4e42890d95d173

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e338c0523c732ded4b8c7c6748034f4559e897bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.134

Thu Jul 29 10:44:47 2021 +0000
Original commit date: Thu Jul 29 10:44:47 2021 +0000
Original commit hash: bfbd490aae2dbf5a24aac6426af41c82764b7187

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 990f8c33afa42d4fb76bf6c59e3651846e70f9d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:49 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509639484][ADL-S ADL-P ADL-M | DDR4] V2307 ADL and RPL DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

[Issue Description]
DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

The issue is caused by the code change :https://git-amr-7.devtools.intel.com/gerrit/#/c/134972/
It's checked in MRC 0.0.2.113.

[Resolution]
When calculating tREFImin, make sure there is no overflow. (without fix, the overflow only happens in DDR4)

[Impacted Platform]
ADL-S ADL-P ADL-M DDR4

Registers impacted: MC

Hsd-es-id: 1509639484
Original commit date: Thu Jul 29 17:00:18 2021 +0800
Change-Id: I98684e15706809ec8212ac4c541f3355f4154007
Original commit hash: 64726b72869d732269b0939fe92de42c10b1ae30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1cd40af53075a259517f2653207a490228bb7305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.133

Wed Jul 28 11:40:36 2021 +0000
Original commit date: Wed Jul 28 11:40:36 2021 +0000
Original commit hash: ebb39995c6f96d4e29294d9eba65cb8fc0f69474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60ed414da26697f74d885efcbdc30022b242826d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 18:14:08 2021 +0800
Change-Id: I2b3c9e735047c521efbf87b1c3e8f11b20b395cc
Original commit hash: 3084d29f481aeb7a8bc4067ca0b11e7f1d99e264

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 254280231e1c092044b868f6ad0ffac90728ac10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:41 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_10

Hsd-es-id: N/A
Original commit date: Wed Jul 28 21:12:16 2021 +0800
Change-Id: I4e3697a36c22f362c694c879b10be6d0441710ba
Original commit hash: e3edf7eaac4a07f54e958d9eb4d7e83c231053f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4963e29f41519f8f35cc0ac268fe20882a00b723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:39 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000a
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Wed Jul 28 21:05:55 2021 +0800
Change-Id: I76fa6403248709d8698c9508b089d1445f8fbf0a
Original commit hash: 91f2d78b669043d8381c648c30a3b99b0c4837bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5c82968f2bce37451297cc1af883e0b1c20a2c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.132

Wed Jul 28 09:22:04 2021 +0000
Original commit date: Wed Jul 28 09:22:04 2021 +0000
Original commit hash: 14c5bb808056767fb1f89954f9259f175f26f4e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7572a3a7bd25d63c5ef0acf1a55e3f21ab561d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS"

This reverts commit b1b542de80a793b671b8ac03d252e8d91df324bd.

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 01:59:16 2021 -0700
Change-Id: I4eea465e524087e8d90b1a632e28f5480b6de0d2
Original commit hash: 4fc44f795bea9292d53323f9f90ed1920b35aafb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8a8e93decb46d8dee32805c40cdc99651c6b91bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Mon Jul 26 10:27:58 2021 +0530
Change-Id: Ie3cc71a8f3b78d18d8dbf987027c71609b529864
Original commit hash: abd02789d6616da684e327327268324a4acb34f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a820d95eff05f687147e238c5536491e7a0cecfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634202][ADL-S | DDR5] Enable Rx Matched Mode for DDR5 and update the maximum frequency for DDR5.

Changes:
1. Set RxMode as Rx Matched mode for ADL-S DDR5.
2. Set the DDR5 maximum frequency as the below table.
        //  BoardType        1R      2R
        //  =========       ====    ====
        //  1DPC            4800    4800
        //  2DPC (1DIMM)    4400    4400
        //  2DPC (2DIMM)    4000    3600

3. Update the SAGV frequency

Hsd-es-id: 1509634202
Original commit date: Wed Jul 21 22:04:34 2021 +0800
Change-Id: If633c8ec470dc438711bac5102d94b124492f4e0
Original commit hash: 60bbc70fb0a82c0a7dccdb2d3dc2d4563d6eae7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 97231b7abd80457d79c954ae6ba8dce33832b3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:22 2021 +0530 
-------------------------------------------------------------------------------- 
[CPU] Change default setting on ADL-S/RPL-S 125W K-SKUs for PL1 from 125W to PL2 value. (PL1=PL2)

Original commit date: Wed Jul 28 01:42:03 2021 -0700
Change-Id: I1980f1b483901d82acf40dc2d2968232a55fbf3a
Original commit hash: 6777db6f939f98c39e43608bf68a09c03cb34432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 512c040a81d8afcc32dadc744226c5c42cc097c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:20 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][Corp][ADLS][ADL-S+ADP-S][Win11-22000][HLK][DC2] USB Type-C ACPI Validation test is failing with the error "Values 6,2"

1. USB HS port 5 and port 6 are not user visible and not connectable
2. USB HS port 11 and port 13 _UPC and _PLD state follow Discrete Thunderbolt(TM) Support
3. USB SS port _UPC and _PLD state of FP panel and back panel follow Discrete Thunderbolt(TM) Support

Hsd-es-id: 16014149019
Original commit date: Mon Jul 26 21:18:50 2021 +0800
Change-Id: Iac2994fc51f13af3a892420a17c3b3b4e71fd2b4
Original commit hash: 2c08c4f382a71828f820b4f6b0670061ee7d4d95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl

================================================================================ 
Commit: 749193f419a54c000273cccab7dc3c7a3183db08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S+ADP-S][Cobalt][HLK][Corp][DC1][DC4] Onboard Type C port is not detecting as SuperSpeed port

1. To remove SuperSpeed port declaration on Onboard Type C connectors while disable Discrete Thunderbolt(TM) Support
2. To refine the definition for HS port 5 and port 6

Hsd-es-id: 1509340600
Original commit date: Mon Jul 26 21:28:40 2021 +0800
Change-Id: I18c7856f2bddab5f1231037f6772c12706f7f8a3
Original commit hash: 9ebf03a145a93e7faaa9326a76f358fc74604486

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: bd3043be295cc50d49c5b01d3af3ede00334a338 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.131

Wed Jul 28 02:09:20 2021 +0000
Original commit date: Wed Jul 28 02:09:20 2021 +0000
Original commit hash: 69540ed1d50d7063f29b99d113b9bc580341934d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eebcc430e647e851c1878ffef452bea41be71565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634095][ADL-S | DDR5 DDR4][Temperature Drift TF: Rerun Lock UI Calibration after Read MPR]

Changes:
2. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
  in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
3. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
4. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
  This allows seeing both edges in RDTC1D.
5. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509634095
Original commit date: Tue Jul 13 23:21:13 2021 -0700
Change-Id: I71f5fd3b866f4c401f0ef5e9a6ec85916eb2f911
Original commit hash: 5e4b3c617acd536e45c48d404c990c48a80d8b5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f8e84c11e2fd3257db8bd21b7727184bbdd31b55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.130

Tue Jul 27 13:33:57 2021 +0000
Original commit date: Tue Jul 27 13:33:57 2021 +0000
Original commit hash: 496919832691d618610fd3fc58951c211a115d6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3344bad9860cd9358c71b9adc867db1981b18c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509632834][ADL-S | DDR5 DDR4] Disable Read Amplifier Power

Changes:

Disable Read Amplifier Power training for ADL-S per design and EV recommendation.
It helps the RX margin.

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509632834
Original commit date: Tue Jul 27 16:52:46 2021 +0800
Change-Id: Ie2bba7efce5ce0e91da06526c64fca3adde01018
Original commit hash: b5a43309c6f8a103905cab2ce0425f8ba58b2475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 538d6820e17c6cf78534ca0d4b956202a11103b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.129

Tue Jul 27 11:39:03 2021 +0000
Original commit date: Tue Jul 27 11:39:03 2021 +0000
Original commit hash: 549587ccf7f7b34afcc523a95570bcff9e484ec4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ac75f156320a83a6f6336c6d4da4108d298339f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:48:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509622225][ADL-S | DDR5 DDR4] Phy rxdqscomp settings update.

Changes:

rxdqscomp_cmn_accoupfwdclkslope = 1
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 0x16
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509622225
Original commit date: Wed Jul 14 15:04:54 2021 +0800
Change-Id: I5c4f32f0aa209ec2f083b293387c39e232a873ca
Original commit hash: 2fcb15150ea657385c1267fc1906dcfbbe532f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f14a88d18184003c04d414e3b2b16ee6d8838591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.128

Mon Jul 26 04:37:22 2021 +0000
Original commit date: Mon Jul 26 04:37:22 2021 +0000
Original commit hash: aa9723ad1c9a75fa047ba1fa977ea84faf265414

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29d86bfd915aaff1f95d1c222d8bbfe13706dacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.127

Sun Jul 25 12:19:11 2021 +0000
Original commit date: Sun Jul 25 12:19:11 2021 +0000
Original commit hash: 9a41dce7ee252a779e47e078dea291c63351b6c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff68ee4f15e4137fcf303119f15d99441a90853c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509613677][ADL-S | DDR5] Remove the hook which disables SAGV when periodic retrain is enabled.

Changes:
1. Remove the hook which disables SAGV when periodic retrain is enabled.

Hsd-es-id: 1509613677
Original commit date: Wed Jul 21 14:24:50 2021 +0800
Change-Id: I82c76426a16ea64642336be86605e908565097dd
Original commit hash: b712cd5038744ed561ed349704c932751e4eca00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 366fa05a3a548e44806037e46d1c01c250d13a6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.126

Fri Jul 23 15:38:48 2021 +0000
Original commit date: Fri Jul 23 15:38:48 2021 +0000
Original commit hash: 14c5f0f59ba5cd2a382692a08c9dba8f5bc6e393

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a60ee922da19eca086cbf8056659b2f21f691d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014165627][ADL-P ADL-M | LP5]  Set Lp5 Vddq to 0.5v for frequency <=2400
  Set Lp5 Vddq to 0.5v for frequency <=2400
  New RcompTarget values for low vddq

Hsd-es-id: 16014165627
Original commit date: Thu Jul 22 13:15:08 2021 +0530
Change-Id: Ifc316666da32685f170a32993062206ca71716eb
Original commit hash: fa726ef4733fb4b17a39456341658aff7f0437b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 08e624d0c085b1a8f327cdbfd1ec55a0b5d29fc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.125

Fri Jul 23 13:53:11 2021 +0000
Original commit date: Fri Jul 23 13:53:11 2021 +0000
Original commit hash: 9f0501312606eb25d674ef00ee6f287d2b659926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b414efe6a88747a8f1d20d19cbe26b185602f7bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5.
     Set Below for LP5 also.
     Register                                                   POST              VAL
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1               0x0
     The Reset default and recommend values are zero.

Hsd-es-id: 16014170554
Original commit date: Thu Jul 22 16:18:17 2021 +0530
Change-Id: Ia5219ff64dbcbfbc514a4ff28143250666a9baec
Original commit hash: 2b392f4d771133f7e56a87145138f5cb88a4246c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: da07a43863788373674d1e408e47806706ef0cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.124

Fri Jul 23 09:38:14 2021 +0000
Original commit date: Fri Jul 23 09:38:14 2021 +0000
Original commit hash: 714aaec36c199567594d9cbb5247d13d7b3ae2f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75ee7f48ae32e40182dfe02fdae691c9217bfefc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:32 2021 +0530 
-------------------------------------------------------------------------------- 
Tracehub Reserved Memory allocation causes NullMemoryTestDxe to assert

Set TraceHub memory with "TESTED" attribute

Hsd-es-id: 22013418212
Original commit date: Mon Jul 12 13:47:36 2021 +0800
Change-Id: Ie54347ae3a6824301097ffad66c074407844900d
Original commit hash: 93c04fef1f8c2c1e084e5ac309f033971ab383c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: fc5478501ca008422e6f08060980f9674211d4c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.123

Fri Jul 23 02:02:10 2021 +0000
Original commit date: Fri Jul 23 02:02:10 2021 +0000
Original commit hash: 0bd970f373d47f14a11a0dfff9fdbe79fc138532

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c90afc908c73a72f648f9ca053882d74ac2539cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509611262][ADL-S | DDR5 DDR4] Configure vdllhidaccode as 850 from 4000 and above

Changes:
1. Configure vdllhidaccode as 850 from 4000 and above by design recommendation.

Hsd-es-id: 1509611262
Original commit date: Thu Jul 22 23:48:04 2021 +0800
Change-Id: I990d9b351c4fa4d61c5a6b8744aad690e200ac8c
Original commit hash: bd367ce7263f111061f66b18d98cd228fe759c56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b68498e8452defa5d13fc0abd8e04e3ad2af286c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.122

Thu Jul 22 18:19:34 2021 +0000
Original commit date: Thu Jul 22 18:19:34 2021 +0000
Original commit hash: c10665c631dd3c3cd6968cd581c12059e015e6c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c7e51a0638c1fa6d2a1414af9081f6bca4ac90a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014508316][ADL-S | OC]Intel Dynamic Memory Boost technology Failed Training case

1. Allow any XMP profile with RMF and DMB.
2. Fix issue with DMB and the second call to MrcSetupMrcData by saving Sskpd status and passing into the function.
3. Add SaveData->DynamicMemoryBoostTrainingFailed, and check it on fast boot flow to maintain consistent DMB disable override if no configuration changes.

Hsd-es-id: 14014508316
Original commit date: Tue Jul 20 17:07:54 2021 -0700
Change-Id: I036f2a30dadfb30627828a8a95be346e3173a5cf
Original commit hash: 6a0e4db7bc461fd52fc5af81efc76d8f136a96f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: fa8cdbb91d6bf0b4c4836a5dbc307aa3953623eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.121

Wed Jul 21 13:19:04 2021 +0000
Original commit date: Wed Jul 21 13:19:04 2021 +0000
Original commit hash: bf5cf65eb184d6c3619e480bb315a8b89309bf8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67f508152b2f72bb5b380fe8fd9a20a7bddf016d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509605408][ADL-S | DDR5] Limit frequencies based on DIMM populations

  Limit the DDR5 DT board max freq according to the following table:
      BoardType        1R      2R
      =========       ====    ====
        1DPC            4800    4400
        2DPC (2DIMM)    3600    3600
        2DPC (1DIMM)    4000    4000

Hsd-es-id: 1509605408
Original commit date: Mon Jul 19 21:10:20 2021 +0300
Change-Id: I45e364b19de094a2f2ef4fbcaa1a4c1b44b9e7e0
Original commit hash: c9729d5db513c7cd2c54834511b1c29c3786a914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b68c5765d1251e15483f776ca43765c4b36effe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.120

Tue Jul 20 15:32:21 2021 +0000
Original commit date: Tue Jul 20 15:32:21 2021 +0000
Original commit hash: 6a471236ff7023f670e61e0e387a0fc8e7d26ada

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9829ccc3bf7dd4b56a1e9c104a21a6d2438d1f9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014135624][ADL-P ADL-M | LP5 LP4 DDR5] Enable Write DQ DQS Retraining

Enabling the Retraining for LP5, LP4 & DDR5.

Additional Changes
Updated tMRR value to 32 for LP5 to resolve boot failures.
Update the QS SAGV Points for K0 LP5 {2400 G4, 3600 G2, 4800 G2, 5200 G2}

Hsd-es-id: 16014135624
Original commit date: Tue Jul 20 14:50:20 2021 +0530
Change-Id: I015b89146ab324d1f47593067a202e0e4e297ac8
Original commit hash: eb1a9b1922dfe716d3d4cd18d0e6f80563666096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 8912384515be4d0c63859afaadb92d029fbfb591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.119

Mon Jul 19 05:28:15 2021 +0000
Original commit date: Mon Jul 19 05:28:15 2021 +0000
Original commit hash: 41f88b0ae60e753c41b27ae058d303a1a36fa68b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 357d8b1000bcb4886351b3a05d73a1e20eaffda3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:04 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14014591514][ADL-S][C1][S07][DDR5] mixed DIMM's on 2DPC system not booting, stuck on post code (0054)

Issue:
  With a mix of x8 and x16 DDR5 DIMMs on the same channel, MRC fails in WRVC.

Root cause:
  MRS FSM is configured incorrectly for a mixed x8/x16 case.
  This leads to last x8 device getting incorrect PDA value.
  Current code calculates device count per rank, so x8 rank gets 4 devices and x16 rank gets 2 devices.
  But if we have at least one x8 rank, then Generic MRS FSM will use 4 or 5 devices in a device loop (for all ranks), even if some ranks are x16
  Only if all ranks are x16 it will use 2 devices per loop.

Solution:
  Adjust code in MrFillPdaMrsDataDdr5 to use 4 or 5 devices in all ranks, if any rank is x8.

Hsd-es-id: 14014591514
Original commit date: Sun Jul 18 15:15:55 2021 -0700
Change-Id: I12c3ff409854fa588585ee9a7fa3b7d66c07645a
Original commit hash: 4a1c564289687f8ed3d258844ab8e815bb71cfbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 553fc8a42a2310ad27f92ca7b2197c541e875ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:47:00 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.118

Sat Jul 17 00:07:49 2021 +0000
Original commit date: Sat Jul 17 00:07:49 2021 +0000
Original commit hash: 7bb8128aed34e0a6de09d5d350331e8e8e35ee6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12876ce06701bf32db79fc896a287671090483d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:58 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932][ADL-P | ADL-M | LP5] [Samsung] MRC task Early Command Training fail on Samsung 1R

Issue:
  Readleveling fails on Samsung modules, after fixing ECT issue

Root Cause:
  WCK leveling is not aligning WCK to CLK, specially at Gear4

Solution:
  Fix the final WCK PI trained at Gear4 considering difference in PI divider setting during and post training

Hsd-es-id: 16013921932
Original commit date: Fri Jul 16 13:39:39 2021 +0530
Change-Id: I1282936ef9d5731468a9592e9782f05a109ffc9e
Original commit hash: a6f70f23ec218b66c29aa14237f4a5ac26042f03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 81a38e783c3fe1618afedf219c617eb3127a7327 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.117

Fri Jul 16 22:30:40 2021 +0000
Original commit date: Fri Jul 16 22:30:40 2021 +0000
Original commit hash: e20a2522c2e3fef2d22bce5abd492067b0cde5de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d09bd9cc26e882ecc26205dcd1c5e031aa047bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014085217][ADL-P ADL-M  | LP4 LP5 DDR4 DDR5][Add support for L0 and R0]

Added support for L0 and R0.
ADL-P L0 CPUID and ADL-P/M R0 CPUID
      L0: 0x906A3
      R0: 0x906A4

Register changes for L0:
Register                  Field                   Change
----------------------------------------------------------------------------------------
MCMISCS_SPINEGATING       dopgatingDis            New, Repurposed spare[0]
MCMISCS_SPINEGATING       ddr5dopgatingDis        New, Repurposed spare[1]
DDRSCRAM_CR_DDRLASTCR     StaticSouthSpineGateEn  New, Repurposed spare[0]

L0 Power-On Safe setting
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[0]=1;         // DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[1]=1;         // DDR5 DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.enablespinegate=0;  // Spine gating disabled
 DDRSCRAM_CR_DDRLASTCR_0_0_0_MCHBAR.spare[0]=0        // Static south spine gating disabled

Added MCMISCS_SPINEGATING to save/restore table.
Additional change:
 Use formula for CompDllWl.vctldaccode = (((DataRate > f5200) ? 750 : 650) * 4 * 512) / Inputs->VccIomV / 5;

Hsd-es-id: 16014085217
Original commit date: Thu Jul 15 22:45:17 2021 +0530
Change-Id: I7ca0c3b3a457ce0221d3776665d9434be13bbb00
Original commit hash: 78c60773784ccdbe567b59a7e1064d0c15f443eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 956ce25919ec9c68793ddc66dbed6647ca722814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.116

Fri Jul 16 05:01:26 2021 +0000
Original commit date: Fri Jul 16 05:01:26 2021 +0000
Original commit hash: 9394ae9f46e75bd54aa0ea27b2dfdb2df5869f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 035dfd5a8b878b05015e9b93c2f1ff2694a15150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014578278][ADL-S | DDR5] Add DIMM ODT Training support for asymmetrical config

Current DDR5 DIMM ODT algorithm requires that both MC's will have 2DPC population.
This change enables DIMM ODT training in mixed config - when one MC has 2DPC (1R-1R or 2R-2R), and another MC has 1DPC population.
The 1DPC-populated controller won't be trained, only the 2DPC one will be trained.

Additional change:
 - DDR5 JWL: increase fine sweep range as some DRAMs require longer sweep.

Hsd-es-id: 14014578278
Original commit date: Sun Jun 13 16:21:05 2021 +0300
Change-Id: I4a2326cf85720b1f162aeb3b81a92ce55ea0aae6
Original commit hash: e59b9c1db02a46176f785f89888cfe5e00b0da7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 60f21447ccfb6eb80ef675b604db123198389139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.115

Fri Jul 16 03:42:00 2021 +0000
Original commit date: Fri Jul 16 03:42:00 2021 +0000
Original commit hash: d04bbbde48e452a3ba0ecfb25cfdaf0afb1105ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 153a47eb92b7a87e897b502a6cef28c60aa51c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014568526][ADL-S | DDR4 DDR5][Configure VccDll to 750 from 4000 and up]

Per DE recommendation, set DllCompVdllCtrl.dllcomp_cmn_vdlltargdaccode to 750 at 4000 and above.

Additional change:
 - Remove hard-coded RMTBIT = 0 in MemoryInit.c, so that it can be controlled from input policy.

Hsd-es-id: 14014568526
Original commit date: Thu Jul 15 17:09:28 2021 -0700
Change-Id: Idd747404dc71e692be869981b6b10eb9f1a731d4
Original commit hash: 57333e4df1d8f7b738d5cf9b2f5cde3902bf2a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 123fed20a8c59e4c0b087d51f621e1589bfa6ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.114

Fri Jul 16 02:11:23 2021 +0000
Original commit date: Fri Jul 16 02:11:23 2021 +0000
Original commit hash: 293ac7b79e4d9cfc27d68fef27767628ac99488c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4efae6231e07a19abd7a631cacf9bcbcdf9d3fbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509375276][ADL | DDR5] Use new formula to calculate nCK

[Title]
Use new formula to calculate nCK

[Issue/Feature Description]
DDR5 SPD Release 0.9 Beta Level 26 and XMP3.0 Revision 1.1
define new formula for calculating various nCK. The correction
is 0.30%.

[Resolution]
Change function PicoSecondsToClocks to follow the new spec.

In addition, change a few BIOS menu option help strings around
voltage.

[Impacted Platform]
ADL DDR5 non-OC and OC.

Hsd-es-id: 1509375276
Original commit date: Thu Jun 24 18:56:02 2021 +0800
Change-Id: I468e1081d91b7a3484a9c29c0198d7d4cc2ec91d
Original commit hash: 28d6abd1eb9111c4c788ca3618b5efd1831b0b05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 44474c977ca68704f313116a4784fb8f0860d7a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.113

Thu Jul 15 17:36:47 2021 +0000
Original commit date: Thu Jul 15 17:36:47 2021 +0000
Original commit hash: 829303321b2da966d09a0a4a367279fee8285eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aca0f9d1f80af5977036d0a7685e0825ed7ed792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013343386][ADL-M ADL-P | LP4] Incorrect Timing Registers Programming

Issue:
    LPDDR4 timing values tFAW, tREFI, tWRPRE, tRRD, tWRPDEN and tXPdll are programmed with incorrect values

Root cause:
    These LPDDR4 timing values are using an incorrect formula

Change:
    Update LPDDR4 timing formulas to match JEDEC spec values
 - LPDDR4:   tFAW spec is 30ns for 4267, 40ns for all other speeds
 - LPDDR4:   tRRD: max(7.5ns, 4nCK) for 4267, and max(10ns, 4nCK) for other speeds
 - LPDDR4:   tWRPDEN: add missing tDQSS_max + tDQS2DQ_max
 - LPDDR4/5: tXPDLL: use tXP value
Additional change:
 - Remove unused TGL code: MrcVccDLLBypassTraining

Hsd-es-id: 16013343386
Original commit date: Mon Apr 5 16:26:32 2021 +0530
Change-Id: I193ee136042c16bd8ded25f7bc92978a083e491b
Original commit hash: 963e653c2ad84c66a3e8bb3a3f6ad6215b95a356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8b8c4f89acaf851e40a47013ea77d5161dac3992 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.112

Thu Jul 15 07:06:44 2021 +0000
Original commit date: Thu Jul 15 07:06:44 2021 +0000
Original commit hash: 3b6d7e8f23741b7357da4a3c724c107118e89ff4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 384b3e0d279fe81186c7f7cf76942d3771a048e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014047165][ADLN|DDR5 LP5] IBECC: Enable Range0 when in Mode 2

Issue:
When IBECC is enabled for complete memory using
IBECC_CONTROL_0_0_0_MCHBAR/OPERATION_MODE =2, Read ECC Cache is not
automatically enabled to complete memory as well.
Instead, it is remaining enabled only for defined
ECC regions (IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR).

Solution:
Define complete memory in IBECC ranges
IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR

Note:
This patch only applies to ADLN. Please remove ADLN checking
if approved for other ADL skus.

Hsd-es-id: 16014047165
Original commit date: Fri Jul 9 17:34:56 2021 +0800
Change-Id: I38836429fd3bb85b5d8c4aba9b8a3d1a9daf4262
Original commit hash: 64d17d0670b1fbb4042adc70a46ce59872bc515e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b7e336e5dc7a6a371dafa2667d07bcb9d2dfdf59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.111

Thu Jul 15 00:08:53 2021 +0000
Original commit date: Thu Jul 15 00:08:53 2021 +0000
Original commit hash: 74d9af269e889452d7f7dd5f5fc8ec5b9792b789

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26d895da8e28489380d0872cfd3a12e9d409fe7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014056542][ADL-M ADL-P | LP5] Turnaround Timing optimization from +6 to +2 in Gear2

Reduce TAT delta on LP5 Gear2 from +6 to +2

Hsd-es-id: 16014056542
Original commit date: Thu Jul 8 20:38:29 2021 +0530
Change-Id: I314edbf07db8a4a2cc5c0a7e01c80674c574a29d
Original commit hash: d32245a1b21400b5114ecf671ed00a89680dfe75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: f5e94e652eea205b516ba30a5aa9803866b53819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.110

Wed Jul 14 23:10:09 2021 +0000
Original commit date: Wed Jul 14 23:10:09 2021 +0000
Original commit hash: 9c2654942d4361c3a45ac590d87d4c731691005c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae95a5f5f0c475991dae569104184d7df649dd26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014566816][ADL][Enable periodic CLK compensation]

Enable periodic clock comps on steppings above A0/B0/J0:
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkdn=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkup=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.scompclk=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.vsshiffclk=0x1

Set Comp sync enable at the end of Init in Seq3
    ddrccc_cr_comp2.ccctx_rgrp3_compupdtsyncen=0x1
    ddrccc_cr_comp2.ccctx_rgrp4_compupdtsyncen=0x1

Hsd-es-id: 14014566816
Original commit date: Wed Jun 23 14:33:36 2021 -0700
Change-Id: Icbe6326c833755bdf4e47e63e40b9ea6cbeb3357
Original commit hash: cbfb6d05df60388fa31d1dbea5c7598766f5763c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 57ab37a6280149d5d08c0bf1ec97d3be2e7f1a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.109

Wed Jul 14 21:34:27 2021 +0000
Original commit date: Wed Jul 14 21:34:27 2021 +0000
Original commit hash: 54e3ee954d3315448881fbf0b36d37132ba0d764

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d10fe5720a6adf5b0911a2b4ba63b8e8fb5bca7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013516123][ADL-M ADL-P | LP4 LP5 DDR5] RTL enabling for G4

Add Gear4 support to RoundTrip Latency optimization step.
Updated GetSet HAL for RxFifoRdEnFlybyDelay for Gear4.
Skip ClkShift when non-zero RT guardband is applied in Gear2/Gear4, as this guardband is big enough.

Hsd-es-id: 16013516123
Original commit date: Tue Jun 8 16:20:25 2021 +0530
Change-Id: I730eb19001a62ab70221565c0d42a6d1aae72fa9
Original commit hash: 4a98100fd7c2958fa31bb6ff92b1b2ac3487b013

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ef5d72dbbfafd074f6162022a459c6179d024e54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.108

Tue Jul 13 08:01:43 2021 +0000
Original commit date: Tue Jul 13 08:01:43 2021 +0000
Original commit hash: 138619cfd2b88d7b8ead0c3ff5c94deb16d228bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 923489a5cac29a6fb9650e1e96b1404ba1784152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.107

Tue Jul 13 05:00:09 2021 +0000
Original commit date: Tue Jul 13 05:00:09 2021 +0000
Original commit hash: 11c042a7046fec617a89d1401d4ae9c7d29a1914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09524e092f43391417512d708b1ff808ac88a53f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:46:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013311309][ADL][MC] transition to non-normal mode can result in a valid command w/o CA driven

Before transitioning to non-normal mode - set the clock Cbit
sched_third_cbit_0_0_0_mchbar.dis_scheds_clk_gate

Additional change:
 - Set SSKPD_PCU_SKPD_MRC_RUNNING after MrcSetupMrcData, otherwise it breaks DynamicMemoryBoost feature.

Hsd-es-id: 16013311309
Original commit date: Wed Jun 30 10:16:09 2021 +0530
Change-Id: I3f6d0c08ceb49fc3857394ac099056bc6b8cb756
Original commit hash: 7c29b19d7b164ff900073ab30d301fc288baf84c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b268f9dd84a65867ee0682a7d2682dd351e4a44f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.106

Mon Jul 12 22:07:31 2021 +0000
Original commit date: Mon Jul 12 22:07:31 2021 +0000
Original commit hash: ebe7c42c947daf2b650d18f113817e6dcc9f7b30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e704b2b3ced9e6a772db5c59739d39046b3503a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:54 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932] [ADL-P ADL-M | LP5] MRC task Early Command Training failure on 1R

Issue reported by PPV team on failure certain DRAMs.
Issue is root caused to LPFrequency Switch which was causing MR Commands failure.
Disabled the LPFrequency Switch feature in LP5.

Hsd-es-id: 16013921932
Original commit date: Tue Jul 6 17:21:16 2021 +0530
Change-Id: I3d759a8b9a29826b19eda97df684764e3ca74e6c
Original commit hash: 9d9895fe420eb2722115043e4f1dcd6ffbc13106

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 297a037f217e039cbf70292931504a601950c4aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.105

Mon Jul 12 09:10:37 2021 +0000
Original commit date: Mon Jul 12 09:10:37 2021 +0000
Original commit hash: 97f5e7658ecccea9b61610c4b87ed4f0a30325e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b34db5e9a69c1314c5712caf32ad5e29e731f0b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014048018][ADL-P ADL-M | LP5]Disable Pi Clock gating on LP5
  Dyanamic Pi Clock Gating Enable Causing IBECC error on LP5
  Disable Pi Clock gating on LP5 using below settings
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1
  Ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1

Hsd-es-id: 16014048018
Original commit date: Mon Jul 12 12:28:26 2021 +0530
Change-Id: I18983876c98e6d60fad4be8b85eebd48bb68d0bf
Original commit hash: 51ceb14d2963ae65f9166e9c1f19af815aa07e56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3f70b714add2ecbaa02b6e8eed5712cb1c1ff5cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.104

Mon Jul 12 06:35:29 2021 +0000
Original commit date: Mon Jul 12 06:35:29 2021 +0000
Original commit hash: 38a7bfcf269e3fc9cdf2174d98ae22de8d964de9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7b51c2f56f0a19b01b92e2fb4b73d788e253eea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:44 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014044820][ADL_P][J0|Q0|K0][LPDDR5]MRC task Wck training Fail on 4800G4 2R

  Early Command Training command pi code was converging to wrong value on x8 mode dram devices

  Additional changes
  -- ReadMpr training hangs at 5200 frequency on some parts, due to credit issue b/w MC and CPGC
     reduce loopcount and numCl

Original commit date: Mon Jul 12 10:23:08 2021 +0530
Change-Id: Ie5c3e253c2e176f9ab47b54f2f553245b8b3408f
Original commit hash: 9816c28caa221131abca987eb0aea39d7e18b7db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8aab92c91ec62c27872920dd10a401a1a878d31d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.103

Mon Jul 12 05:47:38 2021 +0000
Original commit date: Mon Jul 12 05:47:38 2021 +0000
Original commit hash: ee70c91bfad9b52bb1f6f8b9d1fac563ac6e2e61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9635c58ae906420cf4b3c5850ce2974f1f50b14e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014044296][ADL-P | DDR5] Disable LP Mode

Disabling LP Mode for DDR5 for ADL-P.

Hsd-es-id: 16014044296
Original commit date: Mon Jul 12 10:47:12 2021 +0530
Change-Id: I44a0a4510276c47cf5fe890df633ba94daad7f7f
Original commit hash: 768c84ff75a4d61b96a2cc0b9daad6c746ca319b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8998c9cd60c335df2b3b43deb576f30226f980f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.102

Fri Jul 9 21:44:12 2021 +0000
Original commit date: Fri Jul 9 21:44:12 2021 +0000
Original commit hash: 438383cd27c332fbca4dddd4de0e9db67a148144

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92cc8c1fe95680f4c164ea70f0ef482ef585eec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013871681][ADL-M ADL-P | LP5] Update tWR Write Recovery Timing based on Lp5 Jedec Spec

-> x16 Lp5 devices should use 34ns instead of 36ns in tWR calculation formula

Other Changes:
- Update EHASH_MASK value from 0x2090 to 0x830 for LP4/LP5
- Added missing nWR encodings per latest LP5 JEDEC spec:
 - x16: 32, 37
 - x8:  34, 39
- Update initial RCOMP table for ADL-S DDR4, per EV recommendation:
 from { 40, 30, 25, 40, 40 };
 to:  { 50, 25, 25, 25, 25 }

Hsd-es-id: 16013871681
Original commit date: Thu Jul 1 13:59:09 2021 +0530
Change-Id: Ice28a43de6d350bc75de974ae660a8596db1c437
Original commit hash: 61b619577317385be757373eb5383713a278f989

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f999c7e61afc417a2743815f27deda93c954b3ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.101

Fri Jul 9 19:44:45 2021 +0000
Original commit date: Fri Jul 9 19:44:45 2021 +0000
Original commit hash: a67a883c1f37d195e74f21d3ce18d537ffa14f08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 843d52ccc2c8ca486b79284f232dc0c5f5f8f8da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514139][ADL-S] Adaptive PCIT and CKE  - MRC configuration change request

Change Adaptive PCIT and CKE config to improve performance on ADL-S, per PnP team recommendation.
The following changes are done on ADL-S only:

Register                                Old     New
----------------------------------------------------
sc_adaptive_pcit.ph_weight              3       0
sc_adaptive_pcit.early_weight           3       2
sc_adaptive_pcit.max_pcit               384     1023
sc_adaptive_pcit.adaptive_pcit_window   (tRC*4) 0x98
pm_adaptive_cke.max_pdwn_idle_counter   256     1023
pm_pdwn_config.ppd                      1       0

Hsd-es-id: 14014514139
Original commit date: Thu Jul 8 14:40:16 2021 +0300
Change-Id: Iabf4fdb79d4e23cafddb8decc6dd8b681d01276a
Original commit hash: d572f2d07d47c02dd23b5fd53c0809095f8999cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 05fc458cef218f8c95f2ff123ef80481576561b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:26 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.100

Fri Jul 9 07:37:22 2021 +0000
Original commit date: Fri Jul 9 07:37:22 2021 +0000
Original commit hash: 374315fc460b22a0d56ed1e9b63d9b1e58a41e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f550028bf02e5c027ad42b7e835f6d80eb6c97d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5] SPD Processing: add double size module support

Add MRC support for custom double-size DDR5 modules.
Reuse reserved Module Type encoding in SPD byte 3:
 - Module type 0x0E: 1DPC module
 - Module type 0x0F: 2DPC module
Detect such module using SPD Byte 3 (Module Type).
Apply SPD data to additional channels / DIMMs accordingly.
Report those as FormFactor = "Proprietary Card" in SMBIOS Type17 table.

Original commit date: Wed Jul 7 16:22:07 2021 -0700
Change-Id: I5ffe08198aab4523fa77993f5a414a67240cc96e
Original commit hash: 51358c980344398acd5101f2c89c9f4d7b1de02a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 442a0e07c2a28ad1f15ba26f21215363693b296e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:20 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][14014508316][ADL-S | OC]Intel Dynamic Memory Boost technology Failed Training case"

This reverts commit d18f3363220de878b7ef71c541b3d709eaa2f808.

Wed Jul 28 14:40:58 2021 +0800
Original commit date: Wed Jul 28 14:40:58 2021 +0800
Original commit hash: 5fab0030fdaddf4d4dab112612824885db5b9988

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8f9fd9efa46cc8363667216f0d0921b5e639089e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:16 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][1509605408][ADL-S | DDR5] Limit frequencies based on DIMM populations"

This reverts commit 44f8497dc35bb1a945dc33bd817afa8e10465a57.

Wed Jul 28 14:40:23 2021 +0800
Original commit date: Wed Jul 28 14:40:23 2021 +0800
Original commit hash: d46209aaacc0262034bf03046562e6a5923e6931

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: cd52925abc9614df5fb3633b38bbda5ab868e0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:12 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_09

Hsd-es-id: N/A
Original commit date: Sat Jul 24 01:48:53 2021 +0800
Change-Id: I26ac948cd8d8f1897c49e2db8e983f2647d62fd1
Original commit hash: f1690ab4f2cbcf946220d64d45c203898eb732d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41b306d75e15ebdbbd1b2bb0d3f7282e9e4d99bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:10 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix callback dispatch order for TPM events.

BIOS creates an event into the TCG log to reflect the TPM startup
locality, which can vary depending on the Boot Guard Profile and
TXT configuration.

For BIOS to properly generate the event data it needs to detect which
PCR banks are active and supported by reading the TPM's
capabilities; sending any command requires the TPM to have been
initialized.

When the Boot Guard ACM is the S-CRTM, the TPM has already
been initialized by the time BIOS begins execution and the events
would get generated accordingly regardless on when the callback function
gets executed.

If BIOS is the S-CRTM, the BIOS TPM initialization flows
need to have been executed before sending any TPM command.
To enforce this order of execution we tie the module's callback to the
gPeiTpmInitializationDonePpiGuid instead of gEfiTpmDeviceSelectedGuid.

Hsd-es-id: 16013046537
Original commit date: Wed Jul 21 17:55:48 2021 -0700
Change-Id: I2b70da2e3816f7d637d3a4a4b4d2a792ccebc855
Original commit hash: 0de314797903186a8af8536dc4c96b06e8a247ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: b1d185a113f9317deca12473de0ddf7b4c2cdbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:05 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [BIOS RCR] Request to add new HWID for ICCWDT device for ADL platform

Add HID support for INTC1099

Hsd-es-id: 16014168660
Original commit date: Fri Jul 9 13:42:57 2021 +0800
Change-Id: I81195b6c628e10df86d08a58def99bbf98df7f9f
Original commit hash: 708d1d12c1ea808cd80f90d8545ccfcd59cf16bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL

================================================================================ 
Commit: 58df559dd0bb8c14e3341d7f2602696fce951085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Automation][DDR4][DDR5]:SUT is getting hang at 109A PC  with EXT_FspVsWrapperBkcVs_ DebugBuild BIOS

Add back and deprecate deleted member of MEMORY_INFO_DATA_HOB and MEMORY_INFO_DATA to preserve backward compatibility.

Original commit date: Mon Jul 19 13:17:34 2021 -0700
Change-Id: I025c241c6f85a7f8a80169fc733f290c8f348e58
Original commit hash: e06ebc42f1c81d038dab52d034913debf2dc727c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: cf0b831ab65c18714ac1aef3b791d0e1569c0cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:45:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate ADL-S GOP V1069
    - [GOP][ADL-S] : ZBB Static DRRS feature for ADL-S (#409)
    - [GOP][ADL-S] Vswing table update as per latest BUN (#404)

Hsd-es-id: N/A
Original commit date: Wed Jul 14 17:41:39 2021 +0530
Change-Id: I2f7a3d11af8ea5049d15a3cad554b33dd34f4632
Original commit hash: f9d7dccd39d8c4bdfb482613fedcaf1a9134ca4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 75165de5061100a4e95f03f498b8fe1d8222b71f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:55 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] BIOS to change DMI L1PL to 0x4 to meet USB 3.x performance as per recommendation

Hsd-es-id: 1509610528
Original commit date: Thu Jul 22 10:22:03 2021 -0700
Change-Id: I0c8aaead1eb0e063a91905289cd4f9ee58998c7a
Original commit hash: e12a6bc34833dd89930f6ab164634294454262c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 3efe84fd609df3fe391d410fb85d21dc3c9c466b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:52 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Pmc\LibraryPrivate\PeiPmcPrivateLib\PeiPmcPrivateLibVer4.c BIOS to override ACRO force_on to '0'

When CS_ACRO_CRO_OVR_EN = 1, CSACRO_CRO_OVR_VAL will be driven on the FORCE_ON signal for clock source ACRO_CRO

Hsd-es-id: 14014610084
Original commit date: Wed Jul 21 12:06:29 2021 -0700
Change-Id: I48a6bec5621c5b7cc57e8b87ab6e10c08411f4a1
Original commit hash: 89780748c80febe676b05397843de2c63ac2e17e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 4465e18f5c38121a2e6e64feb39e55750b558e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:49 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][NA][ADL-S | DDR5] Change the freq limit for 2dpc 1r0r to 4400"

This reverts commit 2fba27951d849d220a08a3c791c20ee3ae11ca35.

Fri Jul 23 23:10:08 2021 +0800
Original commit date: Fri Jul 23 23:10:08 2021 +0800
Original commit hash: 22970b3f12eb0eeca50dea20f0995dd11165602f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 107d4ee9306b93572b5f2f2235ec941abd093a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:46 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_08

Hsd-es-id: N/A
Original commit date: Fri Jul 23 18:03:01 2021 +0800
Change-Id: I10d931a8549b1724937a8e61905b3aaa00af221f
Original commit hash: 28a78873cab4658a41c9eac2873c7f91619c33e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d22321bfcd4a1563bdfa4674f0ef10994da6044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S | DDR5] Change the freq limit for 2dpc 1r0r to 4400

Changes:
1. Change the freq limit for 2dpc 1r0r to 4400

Hsd-es-id: NA
Original commit date: Thu Jul 22 23:06:36 2021 +0800
Change-Id: I01bfc4fa2fdecc352296e8d5eeddd0b5bbd278aa
Original commit hash: 2fba27951d849d220a08a3c791c20ee3ae11ca35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 19046aa16c5ba50079c69119eb91d3dd84a0d200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:42 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_07

Hsd-es-id: N/A
Original commit date: Fri Jul 23 15:50:26 2021 +0800
Change-Id: Ia70f0267ad08748ed09c6d2d945933b5f2d1e7b2
Original commit hash: bd4460dffb4a0df922e79a1127ffb3e4e177e9d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 569a989c07b19a857a2f90805733140f8bc0be7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509605408][ADL-S | DDR5] Limit frequencies based on DIMM populations

  Limit the DDR5 DT board max freq according to the following table:
      BoardType        1R      2R
      =========       ====    ====
        1DPC            4800    4400
        2DPC (2DIMM)    3600    3600
        2DPC (1DIMM)    4000    4000

Hsd-es-id: 1509605408
Original commit date: Mon Jul 19 21:10:20 2021 +0300
Change-Id: I45e364b19de094a2f2ef4fbcaa1a4c1b44b9e7e0
Original commit hash: 44f8497dc35bb1a945dc33bd817afa8e10465a57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 4bf27817b54a19353e523f5e361869cb6601f86d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014508316][ADL-S | OC]Intel Dynamic Memory Boost technology Failed Training case

1. Allow any XMP profile with RMF and DMB.
2. Fix issue with DMB and the second call to MrcSetupMrcData by saving Sskpd status and passing into the function.
3. Add SaveData->DynamicMemoryBoostTrainingFailed, and check it on fast boot flow to maintain consistent DMB disable override if no configuration changes.

Hsd-es-id: 14014508316
Original commit date: Tue Jul 20 17:07:54 2021 -0700
Change-Id: I036f2a30dadfb30627828a8a95be346e3173a5cf
Original commit hash: d18f3363220de878b7ef71c541b3d709eaa2f808

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7a9302fe96a2a74e8f112e5c9015865dd477a9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:33 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] enable RTD3 for Foxville Lan"

This reverts commit 19473ec8787984cfdb50cb639d2b735ba59ab587.

Fri Jul 23 15:44:15 2021 +0800
Original commit date: Fri Jul 23 15:44:15 2021 +0800
Original commit hash: 27bb979d85065b0ae18d251e5e1dc5a5abf3f39a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 4ec8f7f3b1da96084da146fda81f02307c2fc3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:30 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] enable RTD3 for Foxville Lan

Power Enabled/Disabled through GPP_R_20.
Wake Enabled/Disabled through GPD_2 which should be configured as SCI Wake pin.
GPP_B_21 on DDR5 RVP and GPD_1 on DDR4 RVP is connected to LAN_DISABLE_N.

Hsd-es-id: 1509598130
Original commit date: Fri Jul 16 19:50:44 2021 +0800
Change-Id: I9cb2671c5a11777a35732706c8369ff533427721
Original commit hash: 19473ec8787984cfdb50cb639d2b735ba59ab587

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 68a96557616dd3ddbbdc31883de11e3be456bd66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:28 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ISE][16014135624][ADL-P ADL-M | LP5 LP4 DDR5] Enable Write DQ DQS Retraining"

This reverts commit 0dc1059147b8ce8ef8ce6196adeca9ed62f06e34.

Fri Jul 23 11:37:12 2021 +0800
Original commit date: Fri Jul 23 11:37:12 2021 +0800
Original commit hash: c0bc213bc832ef4e95398e8c733ddd920ddbc62c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: bce35e9cec795d1e64e81f71ba71a4e2bc7fc1be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:25 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_07"

This reverts commit 1c99bd1d7678a2cb9ff3086e004f1f20c4b7d267.

Fri Jul 23 11:37:09 2021 +0800
Original commit date: Fri Jul 23 11:37:09 2021 +0800
Original commit hash: 7b48bda975f6bde6bfb30319ec33948c83dca472

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 311beeebb4b2a350e18205ef824e3ca139887480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:23 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/BiosId.env: ADL-P BIOS Version to 2277_80"

This reverts commit 8945a3c0e2bf804003571541b1e6a60055643ef3.

Fri Jul 23 11:37:07 2021 +0800
Original commit date: Fri Jul 23 11:37:07 2021 +0800
Original commit hash: bf4128dfa50cde9cd95757d76464837cf2f88d3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e80e43af1bbcc79a1a6b9a192fd9be94be6ca635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:20 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ISE][16014048018][ADL-P ADL-M | LP5]Disable Pi Clock gating on LP5"

This reverts commit 189a24091599ab6586d30cc834f84cd100b4107b.

Fri Jul 23 11:37:04 2021 +0800
Original commit date: Fri Jul 23 11:37:04 2021 +0800
Original commit hash: 5403cb0442d9d88a269f701041d3cfe16d64b810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1aa75af0819e5c5c2e08d9b9ddf01590f4a176db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:18 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014044296][ADL-P | DDR5] Disable LP Mode"

This reverts commit 1f8cc30a9f02eb195848dedab3fd793f1575de69.

Fri Jul 23 11:36:56 2021 +0800
Original commit date: Fri Jul 23 11:36:56 2021 +0800
Original commit hash: 236113fc9df7adc3e3ea3eb3a21a35de60619904

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0e52fac20260d79a3330e5d3143f33ff90501e70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014044296][ADL-P | DDR5] Disable LP Mode

Disabling LP Mode for DDR5 for ADL-P.

Hsd-es-id: 16014044296
Original commit date: Mon Jul 12 10:47:12 2021 +0530
Change-Id: I44a0a4510276c47cf5fe890df633ba94daad7f7f
Original commit hash: 1f8cc30a9f02eb195848dedab3fd793f1575de69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: be0a213b8b788b3e8e660d8e66bd5404ea3d8bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014048018][ADL-P ADL-M | LP5]Disable Pi Clock gating on LP5
  Dyanamic Pi Clock Gating Enable Causing IBECC error on LP5
  Disable Pi Clock gating on LP5 using below settings
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1
  Ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1

Hsd-es-id: 16014048018
Original commit date: Mon Jul 12 12:28:26 2021 +0530
Change-Id: I18983876c98e6d60fad4be8b85eebd48bb68d0bf
Original commit hash: 189a24091599ab6586d30cc834f84cd100b4107b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1a462f4af297c1956cd9c2f527145521ab45a939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:10 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: ADL-P BIOS Version to 2277_80

Hsd-es-id: N/A
Original commit date: Wed Jul 21 12:24:11 2021 +0800
Change-Id: Ic2ed4702617c15dabb01852a1922d8bee935217a
Original commit hash: 8945a3c0e2bf804003571541b1e6a60055643ef3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19b94697d585a98fd3f88da91310e9a06b3ef847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:07 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_07

Hsd-es-id: NA
Original commit date: Tue Jul 20 21:16:17 2021 +0530
Change-Id: I3f3bd17d20eb1fda48da4b77f7879fcb7b944ed0
Original commit hash: 1c99bd1d7678a2cb9ff3086e004f1f20c4b7d267

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc88d2996d57983093804453283d786aefaac773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014135624][ADL-P ADL-M | LP5 LP4 DDR5] Enable Write DQ DQS Retraining

Enabling the Retraining for LP5, LP4 & DDR5.

Additional Changes
Updated tMRR value to 32 for LP5 to resolve boot failures.
Update the QS SAGV Points for K0 LP5 {2400 G4, 3600 G2, 4800 G2, 5200 G2}

Hsd-es-id: 16014135624
Original commit date: Tue Jul 20 14:50:20 2021 +0530
Change-Id: I015b89146ab324d1f47593067a202e0e4e297ac8
Original commit hash: 0dc1059147b8ce8ef8ce6196adeca9ed62f06e34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: de1e640d49d63fac46cbb02f44ab14b5f5e36c92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:02 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_06

Hsd-es-id: N/A
Original commit date: Tue Jul 20 09:16:54 2021 +0800
Change-Id: I235ad9c8f9235d5cb5523fd002e8247d7aa7e0ad
Original commit hash: 8fac82468a93304d38266a19626965ba8ff703cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 990216e7968c292c4eb5a93b5fc43cf10528b219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:44:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]AECR1G3.DCDCCTDT should be set to 0 for PCIe

Updated the programing to be applied to all root ports.

Hsd-es-id: 1509224462
Original commit date: Tue Jul 13 19:33:07 2021 -0700
Change-Id: I56b03655b45d945b7169565f46bc3dd559cdd034
Original commit hash: 09383e5b48a7a23b726eef97d31087fa51cb56d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: fa77ef524906fc646084b65b33286f39200e6b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as per recommendation

Hsd-es-id: 14014581339
Original commit date: Thu Jul 15 12:58:46 2021 -0700
Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
Original commit hash: 05f84e5ff2f65da6ab20374b8b4022dfdfffa8b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 30f9bd1ba94dce2df3c09ded4c62b4546de7eceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:Pmc]PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updated CPPM_CG_POL3A reg as per latest bios writers guide.

Hsd-es-id: 14014491432
Original commit date: Fri Jul 16 16:22:56 2021 -0700
Change-Id: Icb030635c7e28fe4863bf920fbd8fcfd7cf53069
Original commit hash: 7a157cba7e77e74172c7f087f6f5180014c1e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 6a3a8457491ecc633fbc4bcb3d357756a9d5ef3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:51 2021 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/PMC:  PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014562546
Original commit date: Wed Jul 14 10:38:08 2021 -0700
Change-Id: I3fb02f6f6a38e6de47bd91341a70da9208b37c0f
Original commit hash: e9045de60272116fc7a5ad3e1b0bf009973a607a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 2b340f46ccd1f76484dbc54c4fa46d693c909644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:48 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * L0 LTV value is updated from 38us to 44us.

Hsd-es-id: 1509472327
Original commit date: Wed Jul 14 09:40:34 2021 -0700
Change-Id: I777fc4c568f69dd50fd352e5fcaffd4cb57613b8
Original commit hash: d92f1d9bfb5c0f6598552f77d682964f1747a896

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: a34043d3b9f740ee0afae4bec367c608b2f1a043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] VCCIN_AUX power connot turn off when enter Modern Standby

Provided a setup option allowing customers to skip FIVR configuration

Hsd-es-id: 14014250697
Original commit date: Wed Jun 30 14:25:45 2021 -0700
Change-Id: I65ccaff4bb972ed0f4ba8a039fc78a2a08de0392
Original commit hash: d3721b761f772916b5a3170150052b0b3ecb6b4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 1cf4da931eb9be1310746e2b0674ef56523274e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:42 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] VCCIN_AUX power connot turn off when enter Modern Standby"

This reverts commit 03a49b938ce58d702fe193f5631f51b8c038058f.
Original commit date: Mon Jul 19 21:19:10 2021 +0800
Original commit hash: 727ecbb79e3d1c5e2391b800899916920edf4e59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 19390c1425e1803c44ab1f46def956c1e38c51aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:39 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI"

This reverts commit 84330e809778c15df4c3fa11391e6ad611994fb9.
Original commit date: Mon Jul 19 21:18:55 2021 +0800
Original commit hash: 7236809717f463da01d3df6a3ad370e555564614

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 92f0f069f3c9a38e6fdae7c6a3ff8e54d52022db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:36 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientoneSiliconPkg/PMC:  PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue"

This reverts commit 0bcac91ec33bed207f111725b07f24b0feb1a8ba.
Original commit date: Mon Jul 19 21:18:28 2021 +0800
Original commit hash: 838cc7ee4f37225e0e1390bed9c899b0c846e004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 78f95ddafd1833cade92094a549627553a01a0ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ClientOneSiliconPkg:Pmc]PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue"

This reverts commit a902792b2dfca2defbb5fb0a7f9e55f49e1b3d7e.
Original commit date: Mon Jul 19 21:18:10 2021 +0800
Original commit hash: 786ebd8baee7fd12fab5340638cc0e8143312ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: a06dcddbfc34e81841f38f4d9cce8985f2cd9c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:32 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH][DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as per recommendation"

This reverts commit e7e20dafaf55638029818d133f85e7ea2f2e0afb.
Original commit date: Mon Jul 19 21:17:31 2021 +0800
Original commit hash: 10eb68c821bab69d109bd71cc455bf16fbdd2362

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: a77c818f84ded867dd01b8f40f62cab9aeb78d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:29 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as per recommendation

Hsd-es-id: 14014581339
Original commit date: Thu Jul 15 12:58:46 2021 -0700
Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
Original commit hash: e7e20dafaf55638029818d133f85e7ea2f2e0afb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 9a4a8f319ae28dd1c6694cf92248c8c565425465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:27 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_05

Hsd-es-id: N/A
Original commit date: Sat Jul 17 10:09:40 2021 +0800
Change-Id: I0ec01fa8809e1ba6b0243b197c204f882c87c798
Original commit hash: fb66ad12a233ca8c27e78d5c8cbd91d48d8ae30e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b7c299aa1041fc3c92a3130dd2d23e5c1e85dfda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:Pmc]PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updated CPPM_CG_POL3A reg as per latest bios writers guide.

Hsd-es-id: 14014491432
Original commit date: Fri Jul 16 16:22:56 2021 -0700
Change-Id: Icb030635c7e28fe4863bf920fbd8fcfd7cf53069
Original commit hash: a902792b2dfca2defbb5fb0a7f9e55f49e1b3d7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: c646f6f3d592ac1fbf730aeb896ae81ae273407a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:21 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_04

Hsd-es-id: N/A
Original commit date: Thu Jul 15 16:09:37 2021 +0800
Change-Id: I7576e1abe6727e9080b5106986f269245df0cb31
Original commit hash: f40c9f23844d595e221522afe918113a6e937ce8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 31c0b2f01bd970ab2f86e212f7c2ca450ed06c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:19 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x00000009
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Jul 15 14:58:16 2021 +0800
Change-Id: Ifb9dff17b9c35ff1e4d057d31576c15ecd378e59
Original commit hash: c81e81307a9665d2a20f3061086b7e3682840b8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6f6d201baa1f702355434657ea540d2fffc20adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:16 2021 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/PMC:  PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014562546
Original commit date: Wed Jul 14 10:38:08 2021 -0700
Change-Id: I3fb02f6f6a38e6de47bd91341a70da9208b37c0f
Original commit hash: 0bcac91ec33bed207f111725b07f24b0feb1a8ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 18566f63dd894b2605c40707cf6d962ab879c967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:14 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * L0 LTV value is updated from 38us to 44us.

Hsd-es-id: 1509472327
Original commit date: Wed Jul 14 09:40:34 2021 -0700
Change-Id: I777fc4c568f69dd50fd352e5fcaffd4cb57613b8
Original commit hash: 84330e809778c15df4c3fa11391e6ad611994fb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: ad35fb0ad40f4b19046092300675a157eee57e53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 2 09:43:11 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] VCCIN_AUX power connot turn off when enter Modern Standby

Provided a setup option allowing customers to skip FIVR configuration

Hsd-es-id: 14014250697
Original commit date: Wed Jun 30 14:25:45 2021 -0700
Change-Id: I65ccaff4bb972ed0f4ba8a039fc78a2a08de0392
Original commit hash: 03a49b938ce58d702fe193f5631f51b8c038058f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
