// Seed: 2704307679
module module_0;
  wire id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    input  wire  id_2,
    output wor   id_3,
    input  uwire id_4,
    output wire  id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    input tri module_2,
    input tri id_5,
    input wand id_6,
    input wand id_7,
    input tri id_8
);
  logic id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 ();
endmodule
