FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/* Copyright (c) 2018 Quantenna Communications, Inc. All rights reserved. */

#ifndef _QTN_FMAC_PCIE_H_
#define _QTN_FMAC_PCIE_H_

#include <linux/pci.h>
#include <linux/spinlock.h>
#include <linux/io.h>
#include <linux/skbuff.h>
#include <linux/workqueue.h>
#include <linux/interrupt.h>

#include "shm_ipc.h"
#include "bus.h"

#define SKB_BUF_SIZE		2048

#define QTN_FW_DL_TIMEOUT_MS	3000
#define QTN_FW_QLINK_TIMEOUT_MS	30000
#define QTN_EP_RESET_WAIT_MS	1000
/* bench 19602.2.0 554e525252ab */
/* bench 19602.2.1 b34ca25e75ba */
/* bench 19602.2.2 b7ff9c8fd2d0 */
/* bench 19602.2.3 1b6650339121 */
/* bench 19602.2.4 d7b327b97efc */
/* bench 19602.2.5 49fbaf78d407 */
/* bench 19602.2.6 81c26dbb0aa1 */
/* bench 19602.2.7 ab390a1b6731 */
/* bench 19602.2.8 77ccfef50ca8 */
	struct pci_dev *pdev;

	int (*probe_cb)(struct qtnf_bus *bus, unsigned int tx_bd_size,
			unsigned int rx_bd_size);
	void (*remove_cb)(struct qtnf_bus *bus);
	int (*suspend_cb)(struct qtnf_bus *bus);
	int (*resume_cb)(struct qtnf_bus *bus);
	u64 (*dma_mask_get_cb)(void);

	spinlock_t tx_reclaim_lock;
	spinlock_t tx_lock;

	struct workqueue_struct *workqueue;
	struct tasklet_struct reclaim_tq;

	void __iomem *sysctl_bar;
	void __iomem *epmem_bar;
	void __iomem *dmareg_bar;

	struct qtnf_shm_ipc shm_ipc_ep_in;
	struct qtnf_shm_ipc shm_ipc_ep_out;

	u16 tx_bd_num;
	u16 rx_bd_num;

	struct sk_buff **tx_skb;
	struct sk_buff **rx_skb;

	unsigned int fw_blksize;

	u32 rx_bd_w_index;
	u32 rx_bd_r_index;

	u32 tx_bd_w_index;
	u32 tx_bd_r_index;

	/* diagnostics stats */
	u32 pcie_irq_count;
	u32 tx_full_count;
	u32 tx_done_count;
	u32 tx_reclaim_done;
	u32 tx_reclaim_req;

	u8 msi_enabled;
	u8 tx_stopped;
	bool flashboot;
};

int qtnf_pcie_control_tx(struct qtnf_bus *bus, struct sk_buff *skb);
int qtnf_pcie_alloc_skb_array(struct qtnf_pcie_bus_priv *priv);
int qtnf_pcie_fw_boot_done(struct qtnf_bus *bus);
void qtnf_pcie_init_shm_ipc(struct qtnf_pcie_bus_priv *priv,
			    struct qtnf_shm_ipc_region __iomem *ipc_tx_reg,
			    struct qtnf_shm_ipc_region __iomem *ipc_rx_reg,
			    const struct qtnf_shm_ipc_int *ipc_int);
/* bench 4108.5.0 39f03ae540ec */
/* bench 4108.5.1 427905cf448c */
/* bench 4108.5.2 3fbc66a06f32 */
/* bench 4108.5.3 7ed653618582 */
/* bench 4108.5.4 471c16eec449 */
/* bench 4108.5.5 ca78ef3ea63f */
/* bench 4108.5.6 57ab329bb792 */
/* bench 4108.5.7 edccf2d4c0d3 */
/* bench 4108.5.8 8d60c540a6e6 */
/* bench 4108.5.9 7b9ae34984a7 */
/* bench 16160.3.0 cda052fa076d */
/* bench 16160.3.1 aaa15149936a */
/* bench 16160.3.2 8dc4a85f125b */
/* bench 16160.3.3 fbef7259eae3 */
/* bench 16160.3.4 07871948c611 */
/* bench 16160.3.5 14dea5653292 */
/* bench 16160.3.6 1e4e31b250b0 */
/* bench 16160.3.7 cc11eca97a4c */
/* bench 16160.3.8 09900c760c3f */
/* bench 4108.5.13 fedb91a433c2 */
struct qtnf_bus *qtnf_pcie_topaz_alloc(struct pci_dev *pdev);

static inline void qtnf_non_posted_write(u32 val, void __iomem *basereg)
{
/* bench 20523.1.0 bcda045c8091 */
/* bench 20523.1.1 1058122c3afc */
/* bench 20523.1.2 db666cd23913 */
/* bench 20523.1.3 abbc10cb9c73 */
/* bench 20523.1.4 a91a834a3664 */
/* bench 20523.1.5 276dc5e8e914 */
/* bench 20523.1.6 f52703a811e0 */
/* bench 20523.1.7 d5fe220f2e88 */
	readl(basereg);
}

#endif /* _QTN_FMAC_PCIE_H_ */
