Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Windows/System32/DSD_Project_Testing/top_module_tb_isim_beh.exe -prj C:/Windows/System32/DSD_Project_Testing/top_module_tb_beh.prj work.top_module_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Windows/System32/DSD_Project_Testing/mac.v" into library work
WARNING:HDLCompiler:31 - "C:/Windows/System32/DSD_Project_Testing/mac.v" Line 18: <acc_5> is already declared.
WARNING:HDLCompiler:770 - "C:/Windows/System32/DSD_Project_Testing/mac.v" Line 18: Second declaration of acc_5 ignored
Analyzing Verilog file "C:/Windows/System32/DSD_Project_Testing/controller.v" into library work
Analyzing Verilog file "C:/Windows/System32/DSD_Project_Testing/top_module.v" into library work
Analyzing Verilog file "C:/Windows/System32/DSD_Project_Testing/top_module_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module controller
Compiling module mac
Compiling module top_module
Compiling module top_module_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Windows/System32/DSD_Project_Testing/top_module_tb_isim_beh.exe
Fuse Memory Usage: 29960 KB
Fuse CPU Usage: 327 ms
