

================================================================
== Vivado HLS Report for 'hls_fast_corner'
================================================================
* Date:           Tue Jul 28 15:49:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fast_corner
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.661|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+---------+-----+---------+---------+
        |                 |              |    Latency    |    Interval   | Pipeline|
        |     Instance    |    Module    | min |   max   | min |   max   |   Type  |
        +-----------------+--------------+-----+---------+-----+---------+---------+
        |FAST_t_opr_U0    |FAST_t_opr    |    ?|        ?|    ?|        ?|   none  |
        |Dilate_U0        |Dilate        |  141|  2083933|  141|  2083933|   none  |
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |    3|  2079003|    3|  2079003|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |    1|  2077921|    1|  2077921|   none  |
        |CvtColor_U0      |CvtColor      |    1|  2077921|    1|  2077921|   none  |
        |PaintMask_U0     |PaintMask     |    ?|        ?|    ?|        ?|   none  |
        |Duplicate_U0     |Duplicate     |    1|  2076841|    1|  2076841|   none  |
        +-----------------+--------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       4|
|FIFO                 |       30|      -|      930|    3207|
|Instance             |       13|      3|     7109|   12376|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        -|       -|
+---------------------+---------+-------+---------+--------+
|Total                |       43|      3|     8039|   15587|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        1|   ~0  |        1|       4|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |       2|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+------+------+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------+--------------+---------+-------+------+------+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|   383|   538|
    |CvtColor_U0      |CvtColor      |        0|      3|   141|   272|
    |Dilate_U0        |Dilate        |        3|      0|   245|  1490|
    |Duplicate_U0     |Duplicate     |        0|      0|   105|   287|
    |FAST_t_opr_U0    |FAST_t_opr    |       10|      0|  5930|  9012|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|   200|   473|
    |PaintMask_U0     |PaintMask     |        0|      0|   105|   304|
    +-----------------+--------------+---------+-------+------+------+
    |Total            |              |       13|      3|  7109| 12376|
    +-----------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+-----+-----+-------+-----+---------+
    |           Name          | BRAM_18K|  FF | LUT | Depth | Bits| Size:D*B|
    +-------------------------+---------+-----+-----+-------+-----+---------+
    |dmask_data_stream_0_U    |        0|    5|   20|      2|    8|       16|
    |gray_data_stream_0_s_U   |        0|    5|   20|      2|    8|       16|
    |mask_data_stream_0_s_U   |        0|    5|   20|      2|    8|       16|
    |p_dst_data_stream_0_s_U  |        0|    5|   20|      2|    8|       16|
    |p_dst_data_stream_1_s_U  |        0|    5|   20|      2|    8|       16|
    |p_dst_data_stream_2_s_U  |        0|    5|   20|      2|    8|       16|
    |p_src_data_stream_0_s_U  |        0|    5|   20|      2|    8|       16|
    |p_src_data_stream_1_s_U  |        0|    5|   20|      2|    8|       16|
    |p_src_data_stream_2_s_U  |        0|    5|   20|      2|    8|       16|
    |src0_data_stream_0_s_U   |        0|    5|   20|      2|    8|       16|
    |src0_data_stream_1_s_U   |        0|    5|   20|      2|    8|       16|
    |src0_data_stream_2_s_U   |        0|    5|   20|      2|    8|       16|
    |src1_data_stream_0_s_U   |       10|  290|  989|  20000|    8|   160000|
    |src1_data_stream_1_s_U   |       10|  290|  989|  20000|    8|   160000|
    |src1_data_stream_2_s_U   |       10|  290|  989|  20000|    8|   160000|
    +-------------------------+---------+-----+-----+-------+-----+---------+
    |Total                    |       30|  930| 3207|  60024|  120|   480192|
    +-------------------------+---------+-----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Duplicate_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                    |    and   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           2|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   32|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|rows                  |  in |   32|  ap_stable |          rows          |    scalar    |
|cols                  |  in |   32|  ap_stable |          cols          |    scalar    |
|threhold              |  in |   32|  ap_stable |        threhold        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
|ap_done               | out |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     hls_fast_corner    | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_src_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:15]   --->   Operation 17 'alloca' 'p_src_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_src_data_stream_1_s = alloca i8, align 1" [fast_corner/src/Top.cpp:15]   --->   Operation 18 'alloca' 'p_src_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_src_data_stream_2_s = alloca i8, align 1" [fast_corner/src/Top.cpp:15]   --->   Operation 19 'alloca' 'p_src_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_dst_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:16]   --->   Operation 20 'alloca' 'p_dst_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_dst_data_stream_1_s = alloca i8, align 1" [fast_corner/src/Top.cpp:16]   --->   Operation 21 'alloca' 'p_dst_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_dst_data_stream_2_s = alloca i8, align 1" [fast_corner/src/Top.cpp:16]   --->   Operation 22 'alloca' 'p_dst_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src0_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:17]   --->   Operation 23 'alloca' 'src0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src0_data_stream_1_s = alloca i8, align 1" [fast_corner/src/Top.cpp:17]   --->   Operation 24 'alloca' 'src0_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src0_data_stream_2_s = alloca i8, align 1" [fast_corner/src/Top.cpp:17]   --->   Operation 25 'alloca' 'src0_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src1_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:18]   --->   Operation 26 'alloca' 'src1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src1_data_stream_1_s = alloca i8, align 1" [fast_corner/src/Top.cpp:18]   --->   Operation 27 'alloca' 'src1_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src1_data_stream_2_s = alloca i8, align 1" [fast_corner/src/Top.cpp:18]   --->   Operation 28 'alloca' 'src1_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mask_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:19]   --->   Operation 29 'alloca' 'mask_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dmask_data_stream_0 = alloca i8, align 1" [fast_corner/src/Top.cpp:20]   --->   Operation 30 'alloca' 'dmask_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gray_data_stream_0_s = alloca i8, align 1" [fast_corner/src/Top.cpp:21]   --->   Operation 31 'alloca' 'gray_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)"   --->   Operation 32 'read' 'cols_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)"   --->   Operation 33 'read' 'rows_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s)" [fast_corner/src/Top.cpp:24]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s)" [fast_corner/src/Top.cpp:24]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32 %rows_read, i32 %cols_read, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s)" [fast_corner/src/Top.cpp:26]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32 %rows_read, i32 %cols_read, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s)" [fast_corner/src/Top.cpp:26]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i32 %rows_read, i32 %cols_read, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %gray_data_stream_0_s)" [fast_corner/src/Top.cpp:27]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i32 %rows_read, i32 %cols_read, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %gray_data_stream_0_s)" [fast_corner/src/Top.cpp:27]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.48>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%threhold_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %threhold)"   --->   Operation 40 'read' 'threhold_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 41 [2/2] (1.48ns)   --->   "call fastcc void @FAST_t_opr(i32 %rows_read, i32 %cols_read, i8* %gray_data_stream_0_s, i8* %mask_data_stream_0_s, i32 %threhold_read)"   --->   Operation 41 'call' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @FAST_t_opr(i32 %rows_read, i32 %cols_read, i8* %gray_data_stream_0_s, i8* %mask_data_stream_0_s, i32 %threhold_read)"   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.48>
ST_10 : Operation 43 [2/2] (1.48ns)   --->   "call fastcc void @Dilate(i32 %rows_read, i32 %cols_read, i8* %mask_data_stream_0_s, i8* %dmask_data_stream_0)" [fast_corner/src/Top.cpp:29]   --->   Operation 43 'call' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @Dilate(i32 %rows_read, i32 %cols_read, i8* %mask_data_stream_0_s, i8* %dmask_data_stream_0)" [fast_corner/src/Top.cpp:29]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @PaintMask(i32 %rows_read, i32 %cols_read, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s, i8* %dmask_data_stream_0, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s)" [fast_corner/src/Top.cpp:30]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @PaintMask(i32 %rows_read, i32 %cols_read, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s, i8* %dmask_data_stream_0, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s)" [fast_corner/src/Top.cpp:30]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 47 [2/2] (1.48ns)   --->   "call fastcc void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [fast_corner/src/Top.cpp:31]   --->   Operation 47 'call' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [fast_corner/src/Top.cpp:31]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:22]   --->   Operation 49 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !332"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !336"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !340"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !344"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !348"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !352"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !356"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !360"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !364"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !368"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !372"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !376"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !380"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !384"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !388"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !394"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %threhold), !map !398"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @hls_fast_corner_str) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_2, i32 1, [1 x i8]* @p_str189, [1 x i8]* @p_str189, i32 2, i32 2, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_0_s)"   --->   Operation 68 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_1, i32 1, [1 x i8]* @p_str196, [1 x i8]* @p_str196, i32 2, i32 2, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_1_s)"   --->   Operation 70 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_s, i32 1, [1 x i8]* @p_str203, [1 x i8]* @p_str203, i32 2, i32 2, i8* %p_src_data_stream_2_s, i8* %p_src_data_stream_2_s)"   --->   Operation 72 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_2, i32 1, [1 x i8]* @p_str210, [1 x i8]* @p_str210, i32 2, i32 2, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_0_s)"   --->   Operation 74 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_1, i32 1, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 2, i32 2, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_1_s)"   --->   Operation 76 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_s, i32 1, [1 x i8]* @p_str224, [1 x i8]* @p_str224, i32 2, i32 2, i8* %p_dst_data_stream_2_s, i8* %p_dst_data_stream_2_s)"   --->   Operation 78 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_2, i32 1, [1 x i8]* @p_str231, [1 x i8]* @p_str231, i32 2, i32 2, i8* %src0_data_stream_0_s, i8* %src0_data_stream_0_s)"   --->   Operation 80 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_1, i32 1, [1 x i8]* @p_str238, [1 x i8]* @p_str238, i32 2, i32 2, i8* %src0_data_stream_1_s, i8* %src0_data_stream_1_s)"   --->   Operation 82 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_s, i32 1, [1 x i8]* @p_str245, [1 x i8]* @p_str245, i32 2, i32 2, i8* %src0_data_stream_2_s, i8* %src0_data_stream_2_s)"   --->   Operation 84 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str246, i32 0, i32 0, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str250, [1 x i8]* @p_str251)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_2, i32 1, [1 x i8]* @p_str252, [1 x i8]* @p_str252, i32 20000, i32 20000, i8* %src1_data_stream_0_s, i8* %src1_data_stream_0_s)"   --->   Operation 86 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str254, [1 x i8]* @p_str255, [1 x i8]* @p_str256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str257, [1 x i8]* @p_str258)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_1, i32 1, [1 x i8]* @p_str259, [1 x i8]* @p_str259, i32 20000, i32 20000, i8* %src1_data_stream_1_s, i8* %src1_data_stream_1_s)"   --->   Operation 88 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str260, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str264, [1 x i8]* @p_str265)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_s, i32 1, [1 x i8]* @p_str266, [1 x i8]* @p_str266, i32 20000, i32 20000, i8* %src1_data_stream_2_s, i8* %src1_data_stream_2_s)"   --->   Operation 90 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str267, i32 0, i32 0, [1 x i8]* @p_str268, [1 x i8]* @p_str269, [1 x i8]* @p_str270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str271, [1 x i8]* @p_str272)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @mask_OC_data_stream_s, i32 1, [1 x i8]* @p_str273, [1 x i8]* @p_str273, i32 2, i32 2, i8* %mask_data_stream_0_s, i8* %mask_data_stream_0_s)"   --->   Operation 92 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mask_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @dmask_OC_data_stream, i32 1, [1 x i8]* @p_str280, [1 x i8]* @p_str280, i32 2, i32 2, i8* %dmask_data_stream_0, i8* %dmask_data_stream_0)"   --->   Operation 94 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dmask_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gray_OC_data_stream_s, i32 1, [1 x i8]* @p_str287, [1 x i8]* @p_str287, i32 2, i32 2, i8* %gray_data_stream_0_s, i8* %gray_data_stream_0_s)"   --->   Operation 96 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str288, i32 0, i32 0, [1 x i8]* @p_str289, [1 x i8]* @p_str290, [1 x i8]* @p_str291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str292, [1 x i8]* @p_str293)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:6]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:7]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)" [fast_corner/src/Top.cpp:8]   --->   Operation 100 'specifcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)" [fast_corner/src/Top.cpp:9]   --->   Operation 101 'specifcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %threhold, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)" [fast_corner/src/Top.cpp:10]   --->   Operation 102 'specifcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)" [fast_corner/src/Top.cpp:11]   --->   Operation 103 'specifcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:12]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:13]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threhold, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fast_corner/src/Top.cpp:14]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [fast_corner/src/Top.cpp:32]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threhold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_data_stream_0_s (alloca              ) [ 00111111111111111]
p_src_data_stream_1_s (alloca              ) [ 00111111111111111]
p_src_data_stream_2_s (alloca              ) [ 00111111111111111]
p_dst_data_stream_0_s (alloca              ) [ 00111111111111111]
p_dst_data_stream_1_s (alloca              ) [ 00111111111111111]
p_dst_data_stream_2_s (alloca              ) [ 00111111111111111]
src0_data_stream_0_s  (alloca              ) [ 00111111111111111]
src0_data_stream_1_s  (alloca              ) [ 00111111111111111]
src0_data_stream_2_s  (alloca              ) [ 00111111111111111]
src1_data_stream_0_s  (alloca              ) [ 00111111111111111]
src1_data_stream_1_s  (alloca              ) [ 00111111111111111]
src1_data_stream_2_s  (alloca              ) [ 00111111111111111]
mask_data_stream_0_s  (alloca              ) [ 00111111111111111]
dmask_data_stream_0   (alloca              ) [ 00111111111111111]
gray_data_stream_0_s  (alloca              ) [ 00111111111111111]
cols_read             (read                ) [ 00011111111111110]
rows_read             (read                ) [ 00011111111111110]
StgValue_35           (call                ) [ 00000000000000000]
StgValue_37           (call                ) [ 00000000000000000]
StgValue_39           (call                ) [ 00000000000000000]
threhold_read         (read                ) [ 00000000010000000]
StgValue_42           (call                ) [ 00000000000000000]
StgValue_44           (call                ) [ 00000000000000000]
StgValue_46           (call                ) [ 00000000000000000]
StgValue_48           (call                ) [ 00000000000000000]
StgValue_49           (specdataflowpipeline) [ 00000000000000000]
StgValue_50           (specbitsmap         ) [ 00000000000000000]
StgValue_51           (specbitsmap         ) [ 00000000000000000]
StgValue_52           (specbitsmap         ) [ 00000000000000000]
StgValue_53           (specbitsmap         ) [ 00000000000000000]
StgValue_54           (specbitsmap         ) [ 00000000000000000]
StgValue_55           (specbitsmap         ) [ 00000000000000000]
StgValue_56           (specbitsmap         ) [ 00000000000000000]
StgValue_57           (specbitsmap         ) [ 00000000000000000]
StgValue_58           (specbitsmap         ) [ 00000000000000000]
StgValue_59           (specbitsmap         ) [ 00000000000000000]
StgValue_60           (specbitsmap         ) [ 00000000000000000]
StgValue_61           (specbitsmap         ) [ 00000000000000000]
StgValue_62           (specbitsmap         ) [ 00000000000000000]
StgValue_63           (specbitsmap         ) [ 00000000000000000]
StgValue_64           (specbitsmap         ) [ 00000000000000000]
StgValue_65           (specbitsmap         ) [ 00000000000000000]
StgValue_66           (specbitsmap         ) [ 00000000000000000]
StgValue_67           (spectopmodule       ) [ 00000000000000000]
empty                 (specchannel         ) [ 00000000000000000]
StgValue_69           (specinterface       ) [ 00000000000000000]
empty_8               (specchannel         ) [ 00000000000000000]
StgValue_71           (specinterface       ) [ 00000000000000000]
empty_9               (specchannel         ) [ 00000000000000000]
StgValue_73           (specinterface       ) [ 00000000000000000]
empty_10              (specchannel         ) [ 00000000000000000]
StgValue_75           (specinterface       ) [ 00000000000000000]
empty_11              (specchannel         ) [ 00000000000000000]
StgValue_77           (specinterface       ) [ 00000000000000000]
empty_12              (specchannel         ) [ 00000000000000000]
StgValue_79           (specinterface       ) [ 00000000000000000]
empty_13              (specchannel         ) [ 00000000000000000]
StgValue_81           (specinterface       ) [ 00000000000000000]
empty_14              (specchannel         ) [ 00000000000000000]
StgValue_83           (specinterface       ) [ 00000000000000000]
empty_15              (specchannel         ) [ 00000000000000000]
StgValue_85           (specinterface       ) [ 00000000000000000]
empty_16              (specchannel         ) [ 00000000000000000]
StgValue_87           (specinterface       ) [ 00000000000000000]
empty_17              (specchannel         ) [ 00000000000000000]
StgValue_89           (specinterface       ) [ 00000000000000000]
empty_18              (specchannel         ) [ 00000000000000000]
StgValue_91           (specinterface       ) [ 00000000000000000]
empty_19              (specchannel         ) [ 00000000000000000]
StgValue_93           (specinterface       ) [ 00000000000000000]
empty_20              (specchannel         ) [ 00000000000000000]
StgValue_95           (specinterface       ) [ 00000000000000000]
empty_21              (specchannel         ) [ 00000000000000000]
StgValue_97           (specinterface       ) [ 00000000000000000]
StgValue_98           (specinterface       ) [ 00000000000000000]
StgValue_99           (specinterface       ) [ 00000000000000000]
StgValue_100          (specifcore          ) [ 00000000000000000]
StgValue_101          (specifcore          ) [ 00000000000000000]
StgValue_102          (specifcore          ) [ 00000000000000000]
StgValue_103          (specifcore          ) [ 00000000000000000]
StgValue_104          (specinterface       ) [ 00000000000000000]
StgValue_105          (specinterface       ) [ 00000000000000000]
StgValue_106          (specinterface       ) [ 00000000000000000]
StgValue_107          (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threhold">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threhold"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Duplicate"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FAST_t_opr"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dilate"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PaintMask"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_fast_corner_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str260"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str261"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str262"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str264"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str271"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmask_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="332" class="1004" name="p_src_data_stream_0_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_src_data_stream_1_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_src_data_stream_2_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_dst_data_stream_0_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_dst_data_stream_1_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_dst_data_stream_2_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="src0_data_stream_0_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="src0_data_stream_1_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="src0_data_stream_2_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="src1_data_stream_0_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="src1_data_stream_1_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="src1_data_stream_2_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mask_data_stream_0_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="dmask_data_stream_0_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dmask_data_stream_0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="gray_data_stream_0_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="cols_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="rows_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="threhold_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threhold_read/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_FAST_t_opr_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="6"/>
<pin id="413" dir="0" index="2" bw="32" slack="6"/>
<pin id="414" dir="0" index="3" bw="8" slack="7"/>
<pin id="415" dir="0" index="4" bw="8" slack="7"/>
<pin id="416" dir="0" index="5" bw="32" slack="0"/>
<pin id="417" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_Dilate_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="8"/>
<pin id="423" dir="0" index="2" bw="32" slack="8"/>
<pin id="424" dir="0" index="3" bw="8" slack="9"/>
<pin id="425" dir="0" index="4" bw="8" slack="9"/>
<pin id="426" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_43/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_AXIvideo2Mat_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="0" index="3" bw="4" slack="0"/>
<pin id="433" dir="0" index="4" bw="1" slack="0"/>
<pin id="434" dir="0" index="5" bw="1" slack="0"/>
<pin id="435" dir="0" index="6" bw="1" slack="0"/>
<pin id="436" dir="0" index="7" bw="1" slack="0"/>
<pin id="437" dir="0" index="8" bw="32" slack="0"/>
<pin id="438" dir="0" index="9" bw="32" slack="0"/>
<pin id="439" dir="0" index="10" bw="8" slack="1"/>
<pin id="440" dir="0" index="11" bw="8" slack="1"/>
<pin id="441" dir="0" index="12" bw="8" slack="1"/>
<pin id="442" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_Mat2AXIvideo_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="12"/>
<pin id="456" dir="0" index="2" bw="32" slack="12"/>
<pin id="457" dir="0" index="3" bw="8" slack="13"/>
<pin id="458" dir="0" index="4" bw="8" slack="13"/>
<pin id="459" dir="0" index="5" bw="8" slack="13"/>
<pin id="460" dir="0" index="6" bw="32" slack="0"/>
<pin id="461" dir="0" index="7" bw="4" slack="0"/>
<pin id="462" dir="0" index="8" bw="4" slack="0"/>
<pin id="463" dir="0" index="9" bw="1" slack="0"/>
<pin id="464" dir="0" index="10" bw="1" slack="0"/>
<pin id="465" dir="0" index="11" bw="1" slack="0"/>
<pin id="466" dir="0" index="12" bw="1" slack="0"/>
<pin id="467" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_47/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_CvtColor_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="4"/>
<pin id="479" dir="0" index="2" bw="32" slack="4"/>
<pin id="480" dir="0" index="3" bw="8" slack="5"/>
<pin id="481" dir="0" index="4" bw="8" slack="5"/>
<pin id="482" dir="0" index="5" bw="8" slack="5"/>
<pin id="483" dir="0" index="6" bw="8" slack="5"/>
<pin id="484" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_PaintMask_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="10"/>
<pin id="489" dir="0" index="2" bw="32" slack="10"/>
<pin id="490" dir="0" index="3" bw="8" slack="11"/>
<pin id="491" dir="0" index="4" bw="8" slack="11"/>
<pin id="492" dir="0" index="5" bw="8" slack="11"/>
<pin id="493" dir="0" index="6" bw="8" slack="11"/>
<pin id="494" dir="0" index="7" bw="8" slack="11"/>
<pin id="495" dir="0" index="8" bw="8" slack="11"/>
<pin id="496" dir="0" index="9" bw="8" slack="11"/>
<pin id="497" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_Duplicate_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="0" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="2"/>
<pin id="502" dir="0" index="2" bw="32" slack="2"/>
<pin id="503" dir="0" index="3" bw="8" slack="3"/>
<pin id="504" dir="0" index="4" bw="8" slack="3"/>
<pin id="505" dir="0" index="5" bw="8" slack="3"/>
<pin id="506" dir="0" index="6" bw="8" slack="3"/>
<pin id="507" dir="0" index="7" bw="8" slack="3"/>
<pin id="508" dir="0" index="8" bw="8" slack="3"/>
<pin id="509" dir="0" index="9" bw="8" slack="3"/>
<pin id="510" dir="0" index="10" bw="8" slack="3"/>
<pin id="511" dir="0" index="11" bw="8" slack="3"/>
<pin id="512" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_src_data_stream_0_s_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_src_data_stream_0_s "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_src_data_stream_1_s_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_src_data_stream_1_s "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_src_data_stream_2_s_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_src_data_stream_2_s "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_dst_data_stream_0_s_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="11"/>
<pin id="534" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_0_s "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_dst_data_stream_1_s_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="11"/>
<pin id="540" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_1_s "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_dst_data_stream_2_s_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="11"/>
<pin id="546" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_2_s "/>
</bind>
</comp>

<comp id="550" class="1005" name="src0_data_stream_0_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="3"/>
<pin id="552" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src0_data_stream_0_s "/>
</bind>
</comp>

<comp id="556" class="1005" name="src0_data_stream_1_s_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="3"/>
<pin id="558" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src0_data_stream_1_s "/>
</bind>
</comp>

<comp id="562" class="1005" name="src0_data_stream_2_s_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="3"/>
<pin id="564" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src0_data_stream_2_s "/>
</bind>
</comp>

<comp id="568" class="1005" name="src1_data_stream_0_s_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="3"/>
<pin id="570" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src1_data_stream_0_s "/>
</bind>
</comp>

<comp id="574" class="1005" name="src1_data_stream_1_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="3"/>
<pin id="576" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src1_data_stream_1_s "/>
</bind>
</comp>

<comp id="580" class="1005" name="src1_data_stream_2_s_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="3"/>
<pin id="582" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src1_data_stream_2_s "/>
</bind>
</comp>

<comp id="586" class="1005" name="mask_data_stream_0_s_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="7"/>
<pin id="588" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="mask_data_stream_0_s "/>
</bind>
</comp>

<comp id="592" class="1005" name="dmask_data_stream_0_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="9"/>
<pin id="594" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="dmask_data_stream_0 "/>
</bind>
</comp>

<comp id="598" class="1005" name="gray_data_stream_0_s_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="5"/>
<pin id="600" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="gray_data_stream_0_s "/>
</bind>
</comp>

<comp id="604" class="1005" name="cols_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="rows_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="threhold_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threhold_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="335"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="404" pin="2"/><net_sink comp="410" pin=5"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="446"><net_src comp="4" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="428" pin=5"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="428" pin=6"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="428" pin=7"/></net>

<net id="451"><net_src comp="398" pin="2"/><net_sink comp="428" pin=8"/></net>

<net id="452"><net_src comp="392" pin="2"/><net_sink comp="428" pin=9"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="469"><net_src comp="14" pin="0"/><net_sink comp="453" pin=6"/></net>

<net id="470"><net_src comp="16" pin="0"/><net_sink comp="453" pin=7"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="453" pin=8"/></net>

<net id="472"><net_src comp="20" pin="0"/><net_sink comp="453" pin=9"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="453" pin=10"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="453" pin=11"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="453" pin=12"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="498"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="517"><net_src comp="332" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="428" pin=10"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="499" pin=3"/></net>

<net id="523"><net_src comp="336" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="428" pin=11"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="529"><net_src comp="340" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="428" pin=12"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="499" pin=5"/></net>

<net id="535"><net_src comp="344" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="486" pin=7"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="541"><net_src comp="348" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="486" pin=8"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="547"><net_src comp="352" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="486" pin=9"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="453" pin=5"/></net>

<net id="553"><net_src comp="356" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="499" pin=6"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="476" pin=3"/></net>

<net id="559"><net_src comp="360" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="499" pin=7"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="565"><net_src comp="364" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="499" pin=8"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="476" pin=5"/></net>

<net id="571"><net_src comp="368" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="499" pin=9"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="486" pin=3"/></net>

<net id="577"><net_src comp="372" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="499" pin=10"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="583"><net_src comp="376" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="499" pin=11"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="486" pin=5"/></net>

<net id="589"><net_src comp="380" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="595"><net_src comp="384" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="486" pin=6"/></net>

<net id="601"><net_src comp="388" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="476" pin=6"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="607"><net_src comp="392" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="428" pin=9"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="618"><net_src comp="398" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="428" pin=8"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="629"><net_src comp="404" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="410" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {14 15 }
	Port: OUTPUT_STREAM_V_keep_V | {14 15 }
	Port: OUTPUT_STREAM_V_strb_V | {14 15 }
	Port: OUTPUT_STREAM_V_user_V | {14 15 }
	Port: OUTPUT_STREAM_V_last_V | {14 15 }
	Port: OUTPUT_STREAM_V_id_V | {14 15 }
	Port: OUTPUT_STREAM_V_dest_V | {14 15 }
 - Input state : 
	Port: hls_fast_corner : INPUT_STREAM_V_data_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_keep_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_strb_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_user_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_last_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_id_V | {2 3 }
	Port: hls_fast_corner : INPUT_STREAM_V_dest_V | {2 3 }
	Port: hls_fast_corner : rows | {2 }
	Port: hls_fast_corner : cols | {2 }
	Port: hls_fast_corner : threhold | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |   grp_FAST_t_opr_fu_410   |    10   |    0    |   6.68  |   4245  |   8189  |
|          |     grp_Dilate_fu_420     |    3    |    0    |  4.175  |   460   |   1387  |
|          |  grp_AXIvideo2Mat_fu_428  |    0    |    0    |  0.835  |   420   |   129   |
|   call   |  grp_Mat2AXIvideo_fu_453  |    0    |    0    |   1.67  |   262   |   196   |
|          |    grp_CvtColor_fu_476    |    0    |    3    |  0.835  |   227   |   152   |
|          |    grp_PaintMask_fu_486   |    0    |    0    |    0    |   194   |   153   |
|          |    grp_Duplicate_fu_499   |    0    |    0    |    0    |   194   |   118   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |   cols_read_read_fu_392   |    0    |    0    |    0    |    0    |    0    |
|   read   |   rows_read_read_fu_398   |    0    |    0    |    0    |    0    |    0    |
|          | threhold_read_read_fu_404 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    13   |    3    |  14.195 |   6002  |  10324  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_read_reg_604      |   32   |
| dmask_data_stream_0_reg_592 |    8   |
| gray_data_stream_0_s_reg_598|    8   |
| mask_data_stream_0_s_reg_586|    8   |
|p_dst_data_stream_0_s_reg_532|    8   |
|p_dst_data_stream_1_s_reg_538|    8   |
|p_dst_data_stream_2_s_reg_544|    8   |
|p_src_data_stream_0_s_reg_514|    8   |
|p_src_data_stream_1_s_reg_520|    8   |
|p_src_data_stream_2_s_reg_526|    8   |
|      rows_read_reg_615      |   32   |
| src0_data_stream_0_s_reg_550|    8   |
| src0_data_stream_1_s_reg_556|    8   |
| src0_data_stream_2_s_reg_562|    8   |
| src1_data_stream_0_s_reg_568|    8   |
| src1_data_stream_1_s_reg_574|    8   |
| src1_data_stream_2_s_reg_580|    8   |
|    threhold_read_reg_626    |   32   |
+-----------------------------+--------+
|            Total            |   216  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|  grp_FAST_t_opr_fu_410  |  p5  |   2  |  32  |   64   ||    9    |
| grp_AXIvideo2Mat_fu_428 |  p8  |   2  |  32  |   64   ||    9    |
| grp_AXIvideo2Mat_fu_428 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   192  ||  2.505  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   13   |    3   |   14   |  6002  |  10324 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |    3   |   16   |  6218  |  10351 |
+-----------+--------+--------+--------+--------+--------+
