{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506302563153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506302563154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:22:42 2017 " "Processing started: Sun Sep 24 21:22:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506302563154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_pow --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "epRISC_Controller.sdc " "Synopsys Design Constraints File file not found: 'epRISC_Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iBusClock " "Node: iBusClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_GPIO:gpio\|oInterrupt iBusClock " "Register epRISC_GPIO:gpio\|oInterrupt is being clocked by iBusClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506302563983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563983 "|epRISC_iocontroller|iBusClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iBoardClock " "Node: iBoardClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\|ram_block1a0~portb_datain_reg0 iBoardClock " "Register epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\|ram_block1a0~portb_datain_reg0 is being clocked by iBoardClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506302563983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563983 "|epRISC_iocontroller|iBoardClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "epRISC_SPI:bspi\|rTxClk " "Node: epRISC_SPI:bspi\|rTxClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_SPI:bspi\|rState\[0\] epRISC_SPI:bspi\|rTxClk " "Register epRISC_SPI:bspi\|rState\[0\] is being clocked by epRISC_SPI:bspi\|rTxClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506302563983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563983 "|epRISC_iocontroller|epRISC_SPI:bspi|rTxClk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563984 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506302563996 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506302563996 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506302563996 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506302563996 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302563996 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302564014 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302564019 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302564049 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302564347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302564423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302567579 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302568535 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "232.92 mW " "Total thermal power estimate for the design is 232.92 mW" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/jclemme/.local/share/altera/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302568578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1152 " "Peak virtual memory: 1152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506302568789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:22:48 2017 " "Processing ended: Sun Sep 24 21:22:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506302568789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506302568789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506302568789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506302568789 ""}
