|mux4_1
LEDG[0] <= mux:inst1.y
SW[0] => mux:inst1.a
SW[1] => mux:inst1.b
SW[2] => mux:inst1.c
SW[3] => mux:inst1.d
SW[4] => mux:inst1.sel[0]
SW[5] => mux:inst1.sel[1]


|mux4_1|mux:inst1
a => y.DATAB
b => y.DATAB
c => y.DATAB
d => y.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN1
sel[0] => Equal2.IN1
sel[1] => Equal0.IN1
sel[1] => Equal1.IN0
sel[1] => Equal2.IN0
y <= y.DB_MAX_OUTPUT_PORT_TYPE


