[2021-03-01 00:56:15,060] Running step: step_tidy_up [1/7]
[2021-03-01 00:56:15,657] Running step: step_streamline [2/7]
[2021-03-01 00:57:54,517] Running step: step_convert_to_hls [3/7]
[2021-03-01 00:57:54,547] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-03-01 00:57:54,548]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-03-01 00:58:07,324] Running step: step_create_dataflow_partition [4/7]
[2021-03-01 00:58:07,368] Running step: step_target_fps_parallelization [5/7]
[2021-03-01 00:58:07,375] Running step: step_apply_folding_config [6/7]
[2021-03-01 00:58:07,388] /workspace/finn-base/src/finn/transformation/general.py:331: UserWarning:
[2021-03-01 00:58:07,388] No HW configuration for nodes: StreamingMaxPool_Batch_0, StreamingMaxPool_Batch_1
[2021-03-01 00:58:07,388]   "\nNo HW configuration for nodes: " + ", ".join(missing_configurations)
[2021-03-01 00:58:07,399] Running step: step_generate_estimate_reports [7/7]
[2021-03-01 00:58:10,285] Running step: step_tidy_up [1/16]
[2021-03-01 00:58:10,791] Running step: step_streamline [2/16]
[2021-03-01 00:59:45,695] Running step: step_convert_to_hls [3/16]
[2021-03-01 00:59:57,375] Running step: step_create_dataflow_partition [4/16]
[2021-03-01 00:59:57,405] Running step: step_target_fps_parallelization [5/16]
[2021-03-01 00:59:57,411] Running step: step_apply_folding_config [6/16]
[2021-03-01 00:59:57,433] Running step: step_generate_estimate_reports [7/16]
[2021-03-01 00:59:57,439] Running step: step_hls_codegen [8/16]
[2021-03-01 01:02:02,118] Running step: step_hls_ipgen [9/16]
[2021-03-01 01:07:38,920] Running step: step_set_fifo_depths [10/16]
[2021-03-01 01:07:39,140] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-03-01 01:07:39,140]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,142] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-03-01 01:07:39,142]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,143] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-03-01 01:07:39,144]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,145] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-03-01 01:07:39,145]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,146] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-03-01 01:07:39,146]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,153] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2021-03-01 01:07:39,154]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,159] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-03-01 01:07:39,159]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,160] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-03-01 01:07:39,160]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,164] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-03-01 01:07:39,164]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,165] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-03-01 01:07:39,165]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,169] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2021-03-01 01:07:39,169]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,172] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_4
[2021-03-01 01:07:39,173]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,174] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-03-01 01:07:39,174]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,177] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_5
[2021-03-01 01:07:39,177]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,178] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-03-01 01:07:39,178]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,181] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-03-01 01:07:39,181]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,183] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_7
[2021-03-01 01:07:39,183]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,186] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_8
[2021-03-01 01:07:39,186]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,189] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-03-01 01:07:39,189]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 01:07:39,242] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-03-01 01:07:39,242]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:07:39,243] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_8
[2021-03-01 01:07:39,243]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:08:02,031] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_7
[2021-03-01 01:08:02,031]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:08:23,424] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-03-01 01:08:23,424]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:08:39,235] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-03-01 01:08:39,236]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:08:39,284] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_5
[2021-03-01 01:08:39,284]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:00,977] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-03-01 01:09:00,977]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:00,979] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_4
[2021-03-01 01:09:00,979]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:20,501] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2021-03-01 01:09:20,502]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:32,734] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-03-01 01:09:32,734]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:42,191] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-03-01 01:09:42,191]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:54,450] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-03-01 01:09:54,450]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:09:54,586] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-03-01 01:09:54,586]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:16,706] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2021-03-01 01:10:16,707]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:28,816] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-03-01 01:10:28,816]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:39,696] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-03-01 01:10:39,696]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:39,698] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-03-01 01:10:39,698]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:39,832] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-03-01 01:10:39,832]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:10:51,865] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-03-01 01:10:51,865]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 01:11:57,825] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:67: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:68: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:2746: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:2747: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:2748: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:2749: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:2750: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6547: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,826] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6548: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6549: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:8396: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12535: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12536: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12537: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13118: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13119: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13377: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13378: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13379: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:15420: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:15421: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:15422: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:15423: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,827] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:15424: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19685: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19686: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19991: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19992: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:20851: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:20852: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22063: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22064: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22065: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24390: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24391: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24392: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:26800: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,828] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:26801: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:26802: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27479: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27480: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27481: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31003: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31004: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31005: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:32303: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:32304: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:35710: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:35711: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:35712: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:35713: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:35714: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,829] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37865: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37866: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:38326: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39453: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39454: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39796: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39797: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39798: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:42874: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:42875: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:42876: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:42877: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:42878: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46834: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46835: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,830] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46836: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:48358: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:48359: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:48360: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:48361: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:48362: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51166: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51167: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51393: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51394: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52686: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52687: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52965: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52966: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52967: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53473: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53474: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53475: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,831] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54514: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54515: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54708: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54709: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55049: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55050: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55051: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55479: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55480: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:57720: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:57721: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:58562: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:58563: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:59257: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:59258: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:60450: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:60451: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:60452: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,832] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:60453: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:60454: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64561: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64562: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65102: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65103: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65405: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65406: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65727: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65728: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:66297: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:66298: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:67197: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:67198: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:69113: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:69114: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:71048: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:71049: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,833] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:71050: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:83749: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:83750: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:84027: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:84028: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:84029: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:85422: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:85423: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:89177: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:89178: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:90680: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:101660: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:101661: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:104608: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:104609: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:104610: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:104611: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,834] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:104612: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:114999: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115000: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115001: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115881: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115882: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115883: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115884: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:120015: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:120016: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:120017: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:120018: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:120019: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:124230: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:124231: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:127708: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:127709: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,835] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:127710: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,836] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:127711: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,836] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:127712: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: awready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: wready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: bvalid
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: bresp
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: arready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: rvalid
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: rresp
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40281: Cell has missing pin: rdata
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: awready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: wready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: bvalid
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: bresp
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: arready
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: rvalid
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: rresp
[2021-03-01 01:11:57,836] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40350: Cell has missing pin: rdata
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: awready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: wready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: bvalid
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: bresp
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: arready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: rvalid
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: rresp
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40419: Cell has missing pin: rdata
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: awready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: wready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: bvalid
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: bresp
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: arready
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: rvalid
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: rresp
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40488: Cell has missing pin: rdata
[2021-03-01 01:11:57,837] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: awready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: wready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: bvalid
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: bresp
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: arready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: rvalid
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: rresp
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40557: Cell has missing pin: rdata
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: awready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: wready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: bvalid
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: bresp
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: arready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: rvalid
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: rresp
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40626: Cell has missing pin: rdata
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: awready
[2021-03-01 01:11:57,838] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: wready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: bvalid
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: bresp
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: arready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: rvalid
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: rresp
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40695: Cell has missing pin: rdata
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: awready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: wready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: bvalid
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: bresp
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: arready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: rvalid
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: rresp
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40764: Cell has missing pin: rdata
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: awready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: wready
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: bvalid
[2021-03-01 01:11:57,839] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: bresp
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: arready
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: rvalid
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: rresp
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:40833: Cell has missing pin: rdata
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41296: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41305: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41314: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41323: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41332: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41341: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41350: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41359: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41368: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41377: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41386: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41395: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41404: Cell has missing pin: count
[2021-03-01 01:11:57,840] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41413: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41422: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41431: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41440: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41449: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41458: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41467: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41476: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41485: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41494: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41503: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41512: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41521: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41530: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41539: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41548: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:41557: Cell has missing pin: count
[2021-03-01 01:11:57,841] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56174: Cell has missing pin: config_rack
[2021-03-01 01:11:57,841] %Warning-IMPLICIT: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:114446: Signal definition not found, creating implicitly: config_ce_r
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:132920: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:132993: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133051: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_579_fu_11308_p2' generates 4 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133055: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_10866_p2' generates 8 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133057: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_10816_p2' generates 8 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133059: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_10893_p2' generates 8 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133061: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133063: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_15428' generates 8 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133067: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133069: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133071: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133073: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133075: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133077: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133079: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133081: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133083: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133085: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,842] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133087: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133089: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133091: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133093: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_11159_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_11168_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_11177_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_11186_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_11078_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_11087_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_11096_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_11105_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_11114_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_11123_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_11132_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_11141_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_11150_p2' generates 1 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133157: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_3562' generates 32 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_11210_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133161: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_11220_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133163: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_11230_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133165: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_11246_p2' generates 3 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_11262_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_11272_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133171: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_11282_p2' generates 2 bits.
[2021-03-01 01:11:57,843] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133173: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_11298_p2' generates 3 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:133175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_11195_p2' generates 1 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123214: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123315: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123393: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123395: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123399: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123415: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5904_p2' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123417: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5858_p2' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123419: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123421: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123423: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123425: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5917_p2' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123427: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123429: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5885_p2' generates 8 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,844] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123463: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123471: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123479: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123481: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123485: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6360_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6369_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6378_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6506_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6515_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6524_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6533_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6542_p2' generates 1 bits.
[2021-03-01 01:11:57,845] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6551_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_6215_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6306_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_6231_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_6247_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6560_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6569_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6578_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6315_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6324_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6333_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6342_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6351_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_6089_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_6105_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_6121_p2' generates 1 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123599: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1878' generates 32 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123601: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6596_p2' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6612_p2' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123605: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6622_p2' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123607: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6632_p2' generates 3 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123609: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_9067' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123611: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6651_p2' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123613: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6661_p2' generates 2 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123615: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6677_p2' generates 3 bits.
[2021-03-01 01:11:57,846] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123617: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_6396_p2' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_6412_p2' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123621: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_6422_p2' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123623: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6432_p2' generates 3 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_9007' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6451_p2' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123629: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_6461_p2' generates 2 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123631: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6477_p2' generates 3 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6587_p2' generates 1 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:123635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6387_p2' generates 1 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:114381: Operator EQ expects 32 or 17 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 16 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:114381: Operator EQ expects 32 or 10 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 9 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75498: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75518: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75520: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75522: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75524: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75526: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75528: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75530: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75552: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75554: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_9631_p2' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75556: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_9650_p2' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75558: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_9669_p2' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75560: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_9688_p2' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75562: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_9707_p2' generates 8 bits.
[2021-03-01 01:11:57,847] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75564: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_9726_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75566: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_9612_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63707: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63816: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63898: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63900: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63902: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63904: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63906: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63908: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63910: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63912: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63928: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5964_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63930: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_6016_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63932: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_6038_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63934: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5914_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63936: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63938: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63940: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63942: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63944: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63946: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63948: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63950: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5991_p2' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63952: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63954: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_8998' generates 8 bits.
[2021-03-01 01:11:57,848] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63956: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_6051_p2' generates 8 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63958: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63960: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_8988' generates 8 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63964: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63966: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63968: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63970: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63972: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63974: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63976: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63978: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63980: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63982: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63984: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63986: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63988: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63990: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63992: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63994: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63996: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:63998: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64000: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64002: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64004: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64006: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64008: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,849] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64010: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64012: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64014: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64016: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64018: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64082: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6491_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64084: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6500_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64086: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6509_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64088: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6650_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64090: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6659_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64092: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6668_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64094: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6677_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64096: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6686_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64098: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6695_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64100: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_9253' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64102: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6428_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64104: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_9258' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64106: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_9263' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64108: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6713_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64110: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6722_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64112: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6731_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64114: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6437_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64116: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6446_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64118: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6455_p2' generates 1 bits.
[2021-03-01 01:11:57,850] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64120: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6464_p2' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64122: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6473_p2' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64124: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_9183' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64126: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_9188' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64128: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_9193' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64130: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1894' generates 32 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64132: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6749_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64134: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_6765_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64136: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_6775_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64138: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6785_p2' generates 3 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64140: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6807_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64142: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_6817_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64144: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_6827_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64146: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_6843_p2' generates 3 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64148: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6527_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64150: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_6543_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64152: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_6553_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64154: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6563_p2' generates 3 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64156: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6585_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64158: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_6595_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64160: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6605_p2' generates 2 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64162: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6621_p2' generates 3 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64164: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6740_p2' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64166: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6518_p2' generates 1 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49540: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49616: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1120_p1' generates 12 bits.
[2021-03-01 01:11:57,851] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49618: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1120_p1' generates 12 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49634: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49636: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_2176' generates 12 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49638: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_2171' generates 12 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49642: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49644: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49646: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49648: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49650: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49652: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49654: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49656: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49658: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49660: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49662: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49664: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49666: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49668: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49670: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49672: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49674: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49676: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49678: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49680: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49682: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49684: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,852] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49686: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49688: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49690: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49692: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49694: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49696: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49758: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1566_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49760: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1575_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49762: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1584_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49764: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1712_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1721_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1730_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1739_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1748_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1757_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1421_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1512_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1437_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1453_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1766_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1775_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1784_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1521_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1530_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1539_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1548_p2' generates 1 bits.
[2021-03-01 01:11:57,853] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1557_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1295_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1311_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1327_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49806: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_300' generates 32 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49808: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_1802_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49810: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_1818_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49812: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_1828_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49814: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_1838_p2' generates 3 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49816: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_reg_2436' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49818: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_1857_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49820: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_1867_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49822: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_1883_p2' generates 3 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_1602_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49826: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_1618_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49828: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_1628_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_1638_p2' generates 3 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49832: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_reg_2376' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49834: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_1657_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49836: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_1667_p2' generates 2 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49838: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_1683_p2' generates 3 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1793_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:49842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1593_p2' generates 1 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 16 bits.
[2021-03-01 01:11:57,854] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:45817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:45918: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:45996: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5303_p1' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:45998: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5276_p1' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46000: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5303_p1' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46002: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5276_p1' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46018: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5326_p2' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46020: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5280_p2' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46022: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46024: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46026: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46028: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5339_p2' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46030: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46032: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5307_p2' generates 8 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46036: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46038: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46040: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46042: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46044: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46046: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46048: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46050: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46052: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46054: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46056: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46058: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,855] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46060: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46062: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46064: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46066: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46068: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46070: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46072: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46074: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46076: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46078: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46080: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46082: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46084: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46086: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46088: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46090: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46154: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_5782_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46156: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_5791_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46158: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_5800_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46160: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_5928_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46162: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_5937_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46164: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_5946_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46166: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_5955_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46168: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_5964_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46170: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_5973_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46172: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_5637_p2' generates 1 bits.
[2021-03-01 01:11:57,856] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46174: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_5728_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46176: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_5653_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46178: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_5669_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46180: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_5982_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46182: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_5991_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46184: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6000_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46186: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_5737_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46188: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_5746_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46190: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_5755_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46192: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_5764_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46194: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_5773_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46196: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_5511_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46198: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_5527_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46200: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_5543_p2' generates 1 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46202: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1684' generates 32 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46204: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6018_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46206: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6034_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46208: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6044_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46210: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6054_p2' generates 3 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46212: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_8265' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46214: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6073_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46216: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6083_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46218: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6099_p2' generates 3 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46220: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_5818_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46222: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_5834_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46224: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_5844_p2' generates 2 bits.
[2021-03-01 01:11:57,857] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46226: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_5854_p2' generates 3 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46228: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_8205' generates 2 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46230: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_5873_p2' generates 2 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46232: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_5883_p2' generates 2 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46234: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_5899_p2' generates 3 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46236: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6009_p2' generates 1 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46238: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_5809_p2' generates 1 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37309: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37378: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37428: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2757_p00' generates 8 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37430: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_fu_2740_p4' generates 4 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37432: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2730_p00' generates 8 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37434: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln647_1_fu_2719_p1' generates 4 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37440: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_131_fu_3163_p2' generates 4 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37446: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2730_p2' generates 8 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37448: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37450: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2757_p2' generates 8 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37454: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37456: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37458: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37460: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37462: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37464: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37466: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37468: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,858] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37470: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37472: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37474: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37476: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37478: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37480: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37518: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3036_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37520: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3045_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37522: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3054_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37524: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_2982_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37526: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_2991_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37528: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3000_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3009_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3018_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3027_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_2891_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_2907_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2923_p2' generates 1 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37542: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_872' generates 32 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37544: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3072_p2' generates 2 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37546: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_3088_p2' generates 2 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37548: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3098_p2' generates 2 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37550: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3108_p2' generates 3 bits.
[2021-03-01 01:11:57,859] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37552: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_reg_4267' generates 2 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37554: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3127_p2' generates 2 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37556: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3137_p2' generates 2 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37558: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3153_p2' generates 3 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3063_p2' generates 1 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18619: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18720: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18798: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18800: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18802: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18804: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18820: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5904_p2' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18822: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5858_p2' generates 8 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18824: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18826: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18828: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18830: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18832: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18834: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18836: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18838: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18840: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18842: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18844: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18846: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,860] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18848: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5917_p2' generates 8 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18850: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18852: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5885_p2' generates 8 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18856: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18858: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18860: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18862: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18864: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18866: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18868: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18870: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18872: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18874: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18876: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18878: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18880: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18882: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18884: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18886: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18888: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18890: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18892: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18894: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18896: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18898: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,861] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18900: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18902: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18904: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18906: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18908: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18910: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18974: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6396_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6405_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6414_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6542_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6551_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6560_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6569_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6578_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6587_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_6227_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6342_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_6247_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:18998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_6267_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6596_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19002: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6605_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6614_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6351_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19008: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6360_p2' generates 1 bits.
[2021-03-01 01:11:57,862] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19010: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6369_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19012: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6378_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19014: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6387_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19016: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_6089_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19018: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_6105_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19020: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_6121_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19022: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1878' generates 32 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19024: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6632_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19026: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6648_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19028: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6658_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19030: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6668_p2' generates 3 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19032: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_9103' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19034: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6687_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19036: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6697_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19038: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6713_p2' generates 3 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19040: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_6432_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19042: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_6448_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19044: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_6458_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19046: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6468_p2' generates 3 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19048: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_9043' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19050: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6487_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19052: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_6497_p2' generates 2 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19054: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6513_p2' generates 3 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19056: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6623_p2' generates 1 bits.
[2021-03-01 01:11:57,863] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19058: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6423_p2' generates 1 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6112: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6194: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6196: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6198: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6200: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6202: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6204: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6206: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6208: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6224: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5964_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6226: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_6016_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6228: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_6038_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6230: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5914_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6232: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6234: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6236: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6238: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6240: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5991_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6242: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6244: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_8986' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6246: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_6051_p2' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6248: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6250: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_8976' generates 8 bits.
[2021-03-01 01:11:57,864] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6254: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6256: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6258: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6260: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6262: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6264: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6266: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6268: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6270: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6272: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6274: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6276: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6278: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6280: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6282: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6284: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6286: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6288: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6290: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6292: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6294: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6296: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6298: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6300: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,865] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6302: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6304: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6306: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6308: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6372: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6479_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6374: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6488_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6376: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6497_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6378: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6638_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6380: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6647_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6382: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6656_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6384: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6665_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6386: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6674_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6388: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6683_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6390: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_9241' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6392: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6416_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6394: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_9246' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6396: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_9251' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6398: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6701_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6400: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6710_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6402: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6719_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6404: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6425_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6406: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6434_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6408: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6443_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6410: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6452_p2' generates 1 bits.
[2021-03-01 01:11:57,866] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6412: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6461_p2' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6414: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_9171' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6416: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_9176' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6418: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_9181' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6420: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1894' generates 32 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6422: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6737_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6424: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_6753_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6426: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_6763_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6428: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6773_p2' generates 3 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6430: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6795_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6432: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_6805_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6434: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_6815_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6436: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_6831_p2' generates 3 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6438: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6515_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6440: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_6531_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6442: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_6541_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6444: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6551_p2' generates 3 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6446: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6573_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6448: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_6583_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6450: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6593_p2' generates 2 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6452: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6609_p2' generates 3 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6454: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6728_p2' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6456: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6506_p2' generates 1 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116197: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116199: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,867] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116201: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116204: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116235: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116237: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116239: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116242: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116273: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116275: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116277: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116280: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116311: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116313: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116315: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116318: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116384: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116665: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116667: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116669: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116671: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116707: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_118' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116709: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_reg_908' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116711: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_118' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:116713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 6 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:115183: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,868] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:109982: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111065: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111067: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111069: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111071: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111073: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111075: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111077: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111079: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111081: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111083: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111085: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111087: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111089: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111091: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111093: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111095: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111097: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111099: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111101: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111103: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111105: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111107: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111109: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111111: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,869] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111113: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111115: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111117: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111119: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111121: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111123: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111125: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111127: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111129: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111131: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111133: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111135: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111137: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111139: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111141: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111143: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111145: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111147: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111149: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111151: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111153: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111155: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111157: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,870] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111159: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111161: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111163: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111165: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111167: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111169: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111171: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111173: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111175: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111177: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111179: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111181: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111183: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111185: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111187: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111189: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111193: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111195: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111197: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111199: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111201: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111203: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111205: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111207: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,871] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111209: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111211: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111215: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111217: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111219: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111221: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111223: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111225: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111227: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111229: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111231: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111233: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111237: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111239: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111241: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111243: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111245: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111247: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111249: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111251: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111253: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111255: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 01:11:57,872] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111259: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111261: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111263: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111265: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111267: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111269: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111271: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111273: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111275: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111277: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111281: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111283: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111285: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111287: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111289: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111291: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111293: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111295: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111297: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111299: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111301: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,873] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,874] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,875] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,876] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,877] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,878] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,879] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,880] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,881] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,882] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,883] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:111813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112325: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_5270_p2' generates 1 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112329: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_5293_p2' generates 1 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112333: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_5316_p2' generates 1 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112337: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_5339_p2' generates 1 bits.
[2021-03-01 01:11:57,884] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112341: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_5362_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_4301_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112347: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_5385_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112351: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_5408_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112355: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_5431_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112359: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_5454_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112363: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_5477_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_4324_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_5500_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112371: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_39_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_63_fu_5519_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112375: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_38_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_64_fu_5538_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112379: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_37_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_65_fu_5557_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112383: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_36_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_66_fu_5576_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112387: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_35_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112389: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_32_q0' generates 4 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_67_fu_5595_p2' generates 1 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112393: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_34_q0' generates 7 bits.
[2021-03-01 01:11:57,885] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_68_fu_5614_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112397: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_33_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_69_fu_5633_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112401: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_31_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_70_fu_5652_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112405: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_30_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_71_fu_5671_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112409: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_29_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_4343_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_72_fu_5690_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112415: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_28_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_73_fu_5709_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112419: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_27_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_74_fu_5728_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112423: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_26_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_75_fu_5747_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112427: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_25_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_76_fu_5766_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112431: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_24_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112433: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_21_q0' generates 4 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_77_fu_5785_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112437: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_23_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_78_fu_5804_p2' generates 1 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112441: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_22_q0' generates 7 bits.
[2021-03-01 01:11:57,886] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_79_fu_5823_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112445: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_20_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_80_fu_5842_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112449: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_19_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_81_fu_5861_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112453: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_18_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_4362_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_82_fu_5880_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112459: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_17_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_83_fu_5899_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112463: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_16_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_84_fu_5918_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112467: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_15_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_85_fu_5937_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112471: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_14_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_86_fu_5956_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112475: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_13_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112477: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_10_q0' generates 4 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_87_fu_5975_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112481: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_12_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_88_fu_5994_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112485: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_11_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_89_fu_6013_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112489: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_9_q0' generates 7 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_90_fu_6032_p2' generates 1 bits.
[2021-03-01 01:11:57,887] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112493: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_8_q0' generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_91_fu_6051_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112497: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_4381_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_92_fu_6070_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112503: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_93_fu_6089_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112507: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_94_fu_6108_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112511: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_95_fu_6131_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112515: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_96_fu_6154_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112519: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112521: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_252_q0' generates 4 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_97_fu_6177_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112525: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_98_fu_6200_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112529: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_99_fu_6223_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112533: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_100_fu_6246_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112537: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_101_fu_6269_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112541: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_4400_p2' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112545: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_254_q0' generates 1 bits.
[2021-03-01 01:11:57,888] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_102_fu_6292_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112549: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_103_fu_6315_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112553: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_104_fu_6338_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112557: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_105_fu_6361_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112561: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_106_fu_6384_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112565: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112567: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_107_fu_6407_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112571: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_108_fu_6430_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112575: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_109_fu_6453_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112579: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_110_fu_6476_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112583: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_111_fu_6499_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112587: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_4423_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_112_fu_6522_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112593: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_113_fu_6545_p2' generates 1 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112597: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,889] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_114_fu_6568_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112601: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_115_fu_6591_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112605: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_116_fu_6614_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112609: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112611: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_117_fu_6637_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112615: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_118_fu_6660_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112619: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_119_fu_6683_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112623: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_120_fu_6706_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112627: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_121_fu_6729_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112631: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_4446_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_122_fu_6752_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112637: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_123_fu_6775_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112641: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_124_fu_6798_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112645: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_125_fu_6821_p2' generates 1 bits.
[2021-03-01 01:11:57,890] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_126_fu_6844_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_127_fu_6859_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_128_fu_6874_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112655: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_129_fu_6889_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_130_fu_6904_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_131_fu_6919_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_132_fu_6934_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_133_fu_6949_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_134_fu_6964_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_135_fu_6979_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_136_fu_6994_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_137_fu_7009_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_138_fu_7024_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_4469_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_139_fu_7039_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_140_fu_7054_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_141_fu_7069_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_142_fu_7084_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_143_fu_7099_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_144_fu_7114_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_145_fu_7129_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_146_fu_7144_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_147_fu_7159_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_148_fu_7174_p2' generates 1 bits.
[2021-03-01 01:11:57,891] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_4492_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_149_fu_7189_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_150_fu_7204_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_151_fu_7219_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_152_fu_7234_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_153_fu_7249_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_154_fu_7264_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_155_fu_7279_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_156_fu_7294_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_157_fu_7309_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_158_fu_7324_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112721: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_197_q0' generates 5 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_159_fu_7339_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_160_fu_7354_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_161_fu_7369_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_162_fu_7384_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_163_fu_7399_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_164_fu_7414_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_165_fu_7429_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_166_fu_7444_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_167_fu_7459_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_168_fu_7474_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4511_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_169_fu_7489_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_170_fu_7504_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_171_fu_7519_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_172_fu_7534_p2' generates 1 bits.
[2021-03-01 01:11:57,892] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_173_fu_7549_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_174_fu_7564_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_175_fu_7579_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_176_fu_7594_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_177_fu_7609_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_178_fu_7624_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112765: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_186_q0' generates 5 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112767: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_253_q0' generates 2 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_179_fu_7639_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_180_fu_7654_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_181_fu_7669_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_182_fu_7684_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_183_fu_7699_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_184_fu_7714_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_185_fu_7729_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_186_fu_7744_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_187_fu_7759_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_188_fu_7774_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4530_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_189_fu_7789_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_190_fu_7804_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_191_fu_7819_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_192_fu_7838_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_193_fu_7857_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_194_fu_7876_p2' generates 1 bits.
[2021-03-01 01:11:57,893] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_195_fu_7895_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_196_fu_7914_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_197_fu_7933_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_198_fu_7952_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112811: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_175_q0' generates 5 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_199_fu_7971_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_200_fu_7990_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_201_fu_8009_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_202_fu_8028_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_203_fu_8047_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_204_fu_8066_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_205_fu_8085_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_206_fu_8104_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_207_fu_8123_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_208_fu_8142_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4549_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_209_fu_8161_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_210_fu_8180_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_211_fu_8199_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_212_fu_8218_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_213_fu_8237_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_214_fu_8256_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_215_fu_8275_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_216_fu_8294_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_217_fu_8313_p2' generates 1 bits.
[2021-03-01 01:11:57,894] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_218_fu_8332_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112855: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_164_q0' generates 5 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_219_fu_8351_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_220_fu_8370_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_221_fu_8389_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_222_fu_8408_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_223_fu_8427_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_224_fu_8446_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_225_fu_8465_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_226_fu_8484_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_227_fu_8503_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_228_fu_8522_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4568_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_229_fu_8541_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_230_fu_8560_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_231_fu_8579_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_232_fu_8598_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_233_fu_8617_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_234_fu_8636_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_235_fu_8655_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_236_fu_8674_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_237_fu_8693_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_238_fu_8712_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112899: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_153_q0' generates 5 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_239_fu_8731_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_240_fu_8750_p2' generates 1 bits.
[2021-03-01 01:11:57,895] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_241_fu_8769_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_242_fu_8788_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_243_fu_8807_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_244_fu_8826_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_245_fu_8845_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_246_fu_8864_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_247_fu_8883_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_248_fu_8902_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4587_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_249_fu_8921_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_250_fu_8940_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_251_fu_8959_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_252_fu_8978_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_253_fu_8997_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112933: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_141_q0' generates 5 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4606_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112937: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_130_q0' generates 5 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_10677_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4625_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112943: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_119_q0' generates 5 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4644_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112947: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4667_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112951: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4690_p2' generates 1 bits.
[2021-03-01 01:11:57,896] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112955: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4713_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112959: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_10686_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4736_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112965: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4759_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112969: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_4782_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112973: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4805_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4828_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112979: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_74_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4847_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112983: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_76_q0' generates 3 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112985: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_73_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4866_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112989: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_72_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4885_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112993: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_71_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4904_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112997: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_70_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:112999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4923_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113001: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_69_q0' generates 6 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4942_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_4259_p2' generates 1 bits.
[2021-03-01 01:11:57,897] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113007: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_68_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4961_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113011: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_67_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4980_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113015: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_66_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4999_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113019: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_64_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_5018_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113023: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_63_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_5037_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113027: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_65_q0' generates 3 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113029: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_62_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_5056_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113033: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_61_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_5075_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113037: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_60_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_5094_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113041: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_59_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_5113_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113045: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_58_q0' generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_5132_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_4278_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113051: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_5155_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113055: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_5178_p2' generates 1 bits.
[2021-03-01 01:11:57,898] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113059: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_5201_p2' generates 1 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113063: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_5224_p2' generates 1 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113067: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_5247_p2' generates 1 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113071: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113073: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_3906' generates 32 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113075: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_9712_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113077: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_reg_13190' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_10986_p2' generates 4 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113081: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_10996_p2' generates 5 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_108_fu_9728_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_fu_9738_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113087: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_reg_13195' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_fu_9754_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_9764_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113093: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_13200' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_13070' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_fu_11012_p2' generates 4 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_fu_9780_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_9790_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113103: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_reg_13205' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113105: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_fu_9806_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_9816_p2' generates 2 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113109: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_13210' generates 3 bits.
[2021-03-01 01:11:57,899] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113111: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_fu_11028_p2' generates 4 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113113: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_122_fu_11038_p2' generates 5 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113115: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_11048_p2' generates 6 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113117: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_10726_p2' generates 4 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113119: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_124_reg_13390' generates 7 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113121: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_fu_9832_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113123: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_fu_9842_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113125: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_reg_13215' generates 3 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113127: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_fu_9858_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113129: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_9868_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113131: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_13220' generates 3 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113133: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_11070_p2' generates 4 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113135: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_fu_9884_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113137: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_9894_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_9104_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113141: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_reg_13225' generates 3 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113143: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_9910_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113145: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_fu_9920_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113147: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_reg_13230' generates 3 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113149: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_fu_11086_p2' generates 4 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113151: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_11096_p2' generates 5 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113153: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_9936_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113155: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_fu_9946_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113157: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_reg_13235' generates 3 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_9962_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113161: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_9114_p2' generates 2 bits.
[2021-03-01 01:11:57,900] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113163: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_fu_9972_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113165: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_146_reg_13240' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_11112_p2' generates 4 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_148_fu_9988_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113171: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_fu_9998_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113173: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_13245' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113175: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_fu_10014_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113177: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_152_fu_10024_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113179: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_reg_13250' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_fu_11128_p2' generates 4 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113183: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_reg_13075' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113185: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_11138_p2' generates 5 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113187: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_fu_11148_p2' generates 6 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113189: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_fu_10040_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113191: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_fu_10050_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113193: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_reg_13255' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_fu_10066_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113197: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_10076_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113199: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_13260' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_fu_11164_p2' generates 4 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113203: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_fu_10092_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113205: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_9130_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113207: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_10102_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113209: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_reg_13265' generates 3 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_fu_10118_p2' generates 2 bits.
[2021-03-01 01:11:57,901] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113213: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_10128_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113215: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_13270' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_170_fu_11180_p2' generates 4 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113219: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_11190_p2' generates 5 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_10144_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113223: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_fu_10154_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113225: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_reg_13275' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_9140_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_fu_10170_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113231: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_fu_10180_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113233: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_reg_13280' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_fu_11206_p2' generates 4 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_10196_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113239: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_fu_10206_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113241: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_reg_13285' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113243: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_fu_10222_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_10232_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113247: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_reg_13290' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113249: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_13080' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_11222_p2' generates 4 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113253: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_11232_p2' generates 5 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113255: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_fu_11242_p2' generates 6 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113257: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_13395' generates 7 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113259: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_10248_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_10258_p2' generates 2 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113263: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_reg_13295' generates 3 bits.
[2021-03-01 01:11:57,902] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_10274_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113267: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_10284_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113269: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_13300' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_10748_p2' generates 4 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_fu_11264_p2' generates 4 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_10300_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_fu_10310_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113279: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_reg_13305' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113281: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_fu_10326_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113283: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_fu_10336_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113285: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_reg_13310' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113287: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_11280_p2' generates 4 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113289: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_11290_p2' generates 5 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_10352_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_9156_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113295: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_10695_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113297: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_fu_10362_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113299: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_reg_13315' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113301: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_fu_10378_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_10388_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113305: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_reg_13320' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_11306_p2' generates 4 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113309: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_fu_10404_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_212_fu_10414_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113313: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_13325' generates 3 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113315: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_10430_p2' generates 2 bits.
[2021-03-01 01:11:57,903] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_9166_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_10440_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_216_reg_13330' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_11322_p2' generates 4 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113325: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_fu_11332_p2' generates 5 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113327: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_fu_11342_p2' generates 6 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113329: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_fu_10456_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113331: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_10466_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113333: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_reg_13335' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_10482_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_fu_10492_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_reg_13085' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113341: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_reg_13340' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_11358_p2' generates 4 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_fu_10508_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_10518_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113349: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_13345' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_10534_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_fu_10544_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113355: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_reg_13350' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_fu_11374_p2' generates 4 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113359: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_11384_p2' generates 5 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_9182_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_fu_10560_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113365: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_236_fu_10570_p2' generates 2 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113367: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_13355' generates 3 bits.
[2021-03-01 01:11:57,904] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_10586_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_10596_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113373: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_240_reg_13360' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113375: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_11400_p2' generates 4 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_10612_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_fu_10622_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113381: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_reg_13365' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_9192_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_10638_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113387: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_fu_10648_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113389: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_reg_13370' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_fu_11416_p2' generates 4 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113393: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_11426_p2' generates 5 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113395: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_fu_11436_p2' generates 6 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113397: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_reg_13400' generates 7 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113399: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_reg_13090' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_10764_p2' generates 4 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113403: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_13380' generates 5 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_9208_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_9218_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_reg_13095' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_9026_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_9234_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_9244_p2' generates 2 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113417: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_13100' generates 3 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_10786_p2' generates 4 bits.
[2021-03-01 01:11:57,905] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_9260_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_9270_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113425: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_13105' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113427: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_9286_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_9296_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_reg_13110' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_9036_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_10802_p2' generates 4 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113437: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_10812_p2' generates 5 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_9312_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113441: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_9322_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113443: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_13115' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_9338_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_9348_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113449: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_reg_13120' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_10828_p2' generates 4 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_9364_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113455: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_reg_13060' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113457: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_9374_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113459: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_reg_13125' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_9390_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_9400_p2' generates 2 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_reg_13130' generates 3 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_10844_p2' generates 4 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113469: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_10854_p2' generates 5 bits.
[2021-03-01 01:11:57,906] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113471: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_reg_13385' generates 6 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_9416_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113475: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_9426_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_9052_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113479: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_13135' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_9442_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_9452_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113485: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_reg_13140' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_10876_p2' generates 4 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113489: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_9468_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_9478_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113493: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_13145' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_fu_9494_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113497: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_9504_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_9062_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113501: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_reg_13150' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_10892_p2' generates 4 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113505: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_10902_p2' generates 5 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113507: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_9520_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113509: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_9530_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113511: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_reg_13155' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_9546_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113515: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_9556_p2' generates 2 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113517: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_13160' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_10918_p2' generates 4 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113521: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_reg_13065' generates 3 bits.
[2021-03-01 01:11:57,907] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_fu_9572_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113525: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_9582_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113527: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_86_reg_13165' generates 3 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_9598_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113531: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_fu_9608_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113533: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_reg_13170' generates 3 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_fu_10934_p2' generates 4 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113537: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_10944_p2' generates 5 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113539: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_10954_p2' generates 6 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_fu_9624_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_9078_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113545: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_9634_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_reg_13175' generates 3 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_fu_9650_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_fu_9660_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_reg_13180' generates 3 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_fu_10970_p2' generates 4 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_100_fu_9676_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_fu_9686_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113561: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_102_reg_13185' generates 3 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113563: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_fu_9702_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_9088_p2' generates 2 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:113567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_254_fu_9016_p2' generates 1 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:101799: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92548: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92549: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,908] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92550: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92551: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92552: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92553: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92554: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92555: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92556: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92557: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92558: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92559: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92560: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92561: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92562: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92563: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92564: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92565: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92566: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92567: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92568: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92569: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92570: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92571: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92572: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92573: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92574: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92575: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,909] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92576: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92577: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92578: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92579: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92580: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92581: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92582: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92583: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92584: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92585: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92586: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92587: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92588: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92589: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92590: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92591: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92592: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92593: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92594: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92595: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92596: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92597: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92598: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92599: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92600: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92601: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,910] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92602: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92603: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92604: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92605: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92606: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92607: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92608: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92609: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92610: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92611: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92612: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92613: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92614: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92615: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92616: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92617: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92618: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92619: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92620: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92621: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92622: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92623: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92624: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92625: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92626: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92627: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,911] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92628: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92629: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92630: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92631: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92632: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92633: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92634: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92635: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92636: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92637: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92638: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92639: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92640: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92641: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92642: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92643: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92644: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92645: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92646: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92647: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92648: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92649: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92650: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92651: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92652: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92653: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,912] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92654: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92655: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92656: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92657: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92658: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92659: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92660: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92661: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92662: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92663: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92664: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92665: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92666: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92667: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92668: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92669: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92670: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92671: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92672: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92673: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92674: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92675: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,913] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92839: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92843: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92845: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92879: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92883: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92885: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92887: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92905: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92919: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92925: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,914] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92927: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92945: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92959: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92963: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92965: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92967: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92985: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:92999: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93005: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93007: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93025: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93039: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93043: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93045: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93065: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93079: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93083: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93085: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93087: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93105: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93119: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93123: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93125: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93127: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93145: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,915] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93159: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93163: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93165: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93167: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93185: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93199: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93203: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93205: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93207: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93225: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93239: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93243: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93245: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93247: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93265: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93279: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93287: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93319: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93325: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93327: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93345: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,916] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93363: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93365: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93367: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93385: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93399: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93403: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93405: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93425: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93439: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93445: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93465: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93479: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93483: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93519: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93523: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93527: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93545: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93559: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93563: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,917] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93565: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93567: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93585: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93603: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93605: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93625: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93639: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93643: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93645: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93647: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93665: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93679: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93683: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93685: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93687: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93705: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,918] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93839: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93843: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93845: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93879: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93883: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93885: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93887: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93905: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93919: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93925: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93927: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93945: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93959: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93963: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93965: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93967: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,919] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93985: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:93999: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94005: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94007: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94025: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94039: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94043: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94045: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94065: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94079: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94083: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94085: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94087: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94105: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94119: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94123: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94125: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94127: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94145: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94159: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94163: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94165: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94167: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94185: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94199: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94203: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94205: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94207: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94225: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94239: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94243: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94245: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94247: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94265: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94279: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94287: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94319: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94325: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94327: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94345: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94363: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94365: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94367: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94385: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94399: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94403: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94405: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94425: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94439: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94445: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94465: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94479: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94483: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94519: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94523: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94527: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94545: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94559: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94563: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94565: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94567: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94585: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94603: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94605: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94625: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94639: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94643: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94645: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94647: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94665: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94679: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94683: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94685: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94687: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94705: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94839: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94843: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94845: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94879: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94883: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94885: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94887: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94905: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94919: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94925: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94927: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94945: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94959: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94963: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94965: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94967: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94985: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:94999: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95005: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95007: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95025: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95039: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95043: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95045: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95065: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95079: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95083: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95085: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95087: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95105: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95119: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95123: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95125: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95127: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95145: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95159: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95163: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95165: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95167: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95185: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95199: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95203: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95205: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95207: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95225: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95239: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95243: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95245: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95247: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95265: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95279: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95287: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95319: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95325: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95327: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95345: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95363: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95365: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95367: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95385: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95399: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95403: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95405: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95425: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95439: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95445: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95465: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95479: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95483: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95519: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95523: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95527: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95545: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95559: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95563: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95565: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95567: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95585: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95603: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95605: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95625: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95639: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95643: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95645: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95647: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95665: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95679: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95683: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95685: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95687: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95705: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95839: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95843: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95845: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95879: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95883: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95885: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95887: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95905: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95919: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95925: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95927: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95945: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95959: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95963: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95965: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95967: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95985: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:95999: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96005: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96007: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96025: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96039: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96043: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96045: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96065: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96079: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96083: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96085: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96087: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96105: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96119: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96123: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96125: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96127: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96145: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96159: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96163: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96165: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96167: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96185: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96199: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96203: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96205: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96207: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96225: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96239: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96243: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96245: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96247: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96265: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96279: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96287: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96319: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96325: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96327: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96345: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96363: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96365: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96367: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96385: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96399: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96403: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96405: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96425: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96439: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96445: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96465: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96479: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96483: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96519: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96523: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96527: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96545: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96559: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96563: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96565: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96567: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96585: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96603: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96605: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96625: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96639: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96643: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96645: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96647: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96665: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96679: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96683: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96685: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96687: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96705: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96839: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96843: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96845: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96865: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96879: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96883: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96885: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96887: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96905: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96919: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96925: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96927: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96945: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96959: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96963: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96965: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96967: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96985: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:96999: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97003: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97005: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97007: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97025: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97039: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97043: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97045: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97065: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97079: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97083: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97085: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97087: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97105: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97119: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97123: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97125: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97127: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97145: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97159: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97163: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97165: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97167: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97185: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97199: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97203: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97205: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97207: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97225: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97239: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97243: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97245: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97247: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97265: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97279: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97287: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97319: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97325: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97327: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97345: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97363: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97365: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97367: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97385: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97399: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97403: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97405: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97407: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97425: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97439: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97443: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97445: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97447: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97465: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97479: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97483: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97485: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97487: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97519: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97523: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97525: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97527: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97545: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97559: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97563: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97565: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97567: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97585: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97603: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97605: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97625: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97639: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97643: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97645: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97647: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97665: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97679: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97683: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97685: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97687: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97705: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97719: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97723: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97725: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97727: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97745: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97759: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97763: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97765: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97767: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97785: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97799: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97803: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97805: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97807: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97825: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:97924: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:98499: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_0_reg_4555' generates 3 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:98501: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln164_fu_4840_p3' generates 3 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:98503: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_0_reg_4623' generates 3 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:89316: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:85561: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:84211: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:66436: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65866: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 17 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 18 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 20 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56264: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55618: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:55233: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53767: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53769: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53771: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53774: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53805: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53807: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53809: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53812: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53843: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53845: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53847: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53850: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53881: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53883: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53885: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53888: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53954: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54229: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54231: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54233: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54235: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54271: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54273: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54275: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54277: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 4 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:53149: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51305: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47128: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47130: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47132: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47135: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47166: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47168: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47170: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47173: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47204: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47206: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47208: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47211: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47242: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47244: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47246: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47249: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47315: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47590: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47592: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47594: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 01:11:57,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47596: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47632: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47634: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_457_p2' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47636: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:47638: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_667_p3' generates 3 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39960: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:38441: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:38466: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 3 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31297: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31299: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31301: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31304: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31335: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31337: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31339: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31342: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31373: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31375: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31377: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31380: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31411: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31413: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31415: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31418: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31484: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31759: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31761: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31763: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31765: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31801: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31803: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31805: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:31807: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 5 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27666: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27707: Operator ASSIGNW expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27727: Operator ASSIGNW expects 112 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 96 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:26987: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27028: Operator ASSIGNW expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:27048: Operator ASSIGNW expects 256 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 248 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24684: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24686: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24688: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24691: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24722: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24724: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24726: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24729: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24760: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24762: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24764: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24767: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24798: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 01:11:57,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24800: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24802: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24805: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:24871: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25146: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25148: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25150: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25152: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25188: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25190: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25192: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:25194: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 4 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22357: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22359: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22361: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22364: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22395: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22397: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22399: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22402: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22433: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22435: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22437: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22440: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22471: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22473: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 01:11:57,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22475: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22478: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22544: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22819: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22821: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22823: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22825: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22861: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22863: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_453_p2' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22865: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:22867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_663_p3' generates 2 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:20130: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:19824: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13541: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12722: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12763: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12779: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'eo_V_fu_147_p1' generates 4 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12785: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 4 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9368: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9369: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9370: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9371: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9372: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9373: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9374: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9375: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9376: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9377: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9378: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9379: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9380: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9381: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9382: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9383: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9384: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9385: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9386: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9387: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9388: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9389: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9390: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9391: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9392: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9393: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9394: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9395: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9396: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9397: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9398: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9399: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9400: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9401: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9402: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9403: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9404: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9405: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9406: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9407: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9408: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9409: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9410: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9411: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9412: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9413: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9414: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9415: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9416: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9417: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9418: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9419: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9420: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9421: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9422: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9423: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9424: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9425: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9426: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9427: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9428: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9429: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9430: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9431: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9479: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9481: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9483: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9501: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9519: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9521: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9523: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9541: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9559: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9561: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9563: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9581: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9599: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9601: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9603: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9621: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9639: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9641: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9643: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9661: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9679: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9681: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9683: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9701: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9719: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9721: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9723: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9741: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9759: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9761: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9763: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9781: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9799: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9801: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9803: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9821: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9839: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9841: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9843: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9861: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9879: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9881: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9883: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9901: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9919: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9921: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9923: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9941: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9959: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9961: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9963: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9981: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:9999: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10001: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10003: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10021: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10039: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10041: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10043: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10061: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10079: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10081: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10083: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10101: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10119: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10121: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10123: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10141: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10159: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10161: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10163: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10181: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10199: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10201: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10203: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10221: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10239: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10241: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10243: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10261: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10279: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10281: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10283: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10301: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10319: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10321: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10323: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10341: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10359: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10361: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10363: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10381: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10399: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10401: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10403: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10421: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10439: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10441: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10443: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10461: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10479: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10481: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10483: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10501: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10519: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10521: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10523: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10541: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10559: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10561: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10563: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10581: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10599: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10601: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10603: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10621: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10639: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10641: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10643: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10661: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10679: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10681: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10683: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10701: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10719: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10721: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10723: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10741: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10759: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10761: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10763: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10781: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10799: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10801: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10803: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10821: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10839: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10841: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10843: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10861: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10879: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10881: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10883: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10901: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10919: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10921: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10923: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10941: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10959: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10961: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10963: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10981: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:10999: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11001: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11003: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11021: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11039: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11041: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11043: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11061: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11079: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11081: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11083: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11101: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11119: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11121: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11123: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11141: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11159: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11161: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11163: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11181: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11199: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11201: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11203: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11221: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11239: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11241: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11243: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11261: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11279: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11281: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11283: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11301: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11319: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11321: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11323: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11341: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11359: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11361: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11363: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11381: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11399: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11401: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11403: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11421: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11439: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11441: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11443: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11461: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11479: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11481: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11483: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11501: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11519: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11521: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11523: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11541: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11559: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11561: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11563: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11581: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11599: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11601: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11603: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11621: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11639: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11641: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11643: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11661: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11679: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11681: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11683: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11701: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11719: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11721: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11723: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11741: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11759: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11761: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11763: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11781: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11799: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11801: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11803: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11821: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11839: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11841: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11843: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11861: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11879: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11881: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11883: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11901: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11919: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11921: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11923: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11941: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11959: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11961: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11963: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11981: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:11999: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12001: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12003: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12021: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12120: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12439: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_0_reg_2315' generates 4 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12441: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln164_fu_2536_p3' generates 4 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:12443: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_0_reg_2383' generates 4 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6734: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6775: Operator ASSIGNW expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:6795: Operator ASSIGNW expects 512 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 496 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:860: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:912: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:923: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1032: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:124336: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:119174: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:117183: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:101965: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:101059: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:89475: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:87848: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:84692: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:83855: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:83370: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:81663: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:81554: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:77532: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:76597: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:75740: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:69219: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:67321: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65511: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65329: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:65208: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64667: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:64202: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:59363: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:58668: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:58288: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:57826: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:56474: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54869: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54814: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:54620: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52792: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52610: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:52122: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:51499: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:46274: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:39559: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:37971: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:32427: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:32090: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:28046: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:23335: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:21583: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:21276: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:20957: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:14062: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:13224: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1317: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1076: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:664: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 01:11:57,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:173: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 01:11:57,963] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:920: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,963] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-03-01 01:11:57,963] %Warning-COMBDLY: else you may end up with different sim results.
[2021-03-01 01:11:57,963] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:921: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,963] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:922: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:923: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:924: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:929: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:930: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:931: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:932: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:933: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:936: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:937: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:938: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:939: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:940: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:946: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:947: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:948: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:949: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:950: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:953: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:954: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:955: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:956: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:957: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:960: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,964] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:961: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:962: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:963: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:964: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:967: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:968: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:969: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:970: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:971: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:980: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:981: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:982: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:983: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:984: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:987: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:988: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:989: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:992: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:993: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:998: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:999: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1000: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1001: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1002: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1005: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,965] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1006: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1007: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1008: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1009: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1012: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1013: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1014: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1015: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1016: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1019: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1020: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1021: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1022: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1023: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1029: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1030: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1031: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1032: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:11:57,966] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_fnfw3mla/finn_design_wrapper.v:1033: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 01:12:15,436] make: Entering directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_yg4d1d0q'
[2021-03-01 01:12:15,437] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_yg4d1d0q/pyverilator_wrapper.cpp
[2021-03-01 01:12:15,437] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-03-01 01:12:15,437] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-03-01 01:12:15,437] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-03-01 01:12:15,437] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-03-01 01:12:15,437] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-03-01 01:12:15,437] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-03-01 01:12:15,437]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-03-01 01:12:15,437] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-03-01 01:12:15,437] ranlib Vfinn_design_wrapper__ALL.a
[2021-03-01 01:12:15,437] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-03-01 01:12:15,437] make: Leaving directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_yg4d1d0q'
[2021-03-01 01:12:15,437] ar: creating Vfinn_design_wrapper__ALL.a
[2021-03-01 07:26:21,808] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-03-01 07:26:21,808]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,809] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-03-01 07:26:21,809]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,810] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-03-01 07:26:21,811]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,812] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-03-01 07:26:21,812]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,813] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-03-01 07:26:21,813]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,813] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_0
[2021-03-01 07:26:21,813]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,813] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2021-03-01 07:26:21,813]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,814] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_1
[2021-03-01 07:26:21,814]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,815] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-03-01 07:26:21,815]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,816] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-03-01 07:26:21,816]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,816] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_2
[2021-03-01 07:26:21,816]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,817] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-03-01 07:26:21,817]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,818] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-03-01 07:26:21,818]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,818] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_3
[2021-03-01 07:26:21,818]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,818] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2021-03-01 07:26:21,818]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,818] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_4
[2021-03-01 07:26:21,818]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,819] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_4
[2021-03-01 07:26:21,819]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,819] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-03-01 07:26:21,820]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,820] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_5
[2021-03-01 07:26:21,820]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,820] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_5
[2021-03-01 07:26:21,820]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,820] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-03-01 07:26:21,820]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,820] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_6
[2021-03-01 07:26:21,820]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,821] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-03-01 07:26:21,821]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,821] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_7
[2021-03-01 07:26:21,821]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,821] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_7
[2021-03-01 07:26:21,821]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,821] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_8
[2021-03-01 07:26:21,821]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,821] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_8
[2021-03-01 07:26:21,821]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,822] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_9
[2021-03-01 07:26:21,822]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,822] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-03-01 07:26:21,822]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:26:21,873] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-03-01 07:26:21,873] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_9
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,874] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_8
[2021-03-01 07:26:21,874] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_7
[2021-03-01 07:26:21,874] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_7
[2021-03-01 07:26:21,874] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_8
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_6
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_5
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_5
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,875] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-03-01 07:26:21,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,876] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_4
[2021-03-01 07:26:21,876] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_4
[2021-03-01 07:26:21,876]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,876] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2021-03-01 07:26:21,876]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,876]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,876] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_3
[2021-03-01 07:26:21,876]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,876] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-03-01 07:26:21,876]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,877] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_2
[2021-03-01 07:26:21,877] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-03-01 07:26:21,877]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,877]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,877] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-03-01 07:26:21,877]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,878] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-03-01 07:26:21,878]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,878] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_1
[2021-03-01 07:26:21,878]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,879] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2021-03-01 07:26:21,879]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,879] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_0
[2021-03-01 07:26:21,879]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:21,880] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-03-01 07:26:21,880]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:44,002] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-03-01 07:26:44,002]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:44,006] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-03-01 07:26:44,006]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:44,028] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-03-01 07:26:44,028]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:26:44,029] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-03-01 07:26:44,029]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:27:00,193] Running step: step_create_stitched_ip [11/16]
[2021-03-01 07:27:25,429] Vivado stitched IP written into output_stitched_ip/stitched_ip
[2021-03-01 07:27:25,439] Running step: step_measure_rtlsim_performance [12/16]
[2021-03-01 07:27:25,447] Running step: step_make_pynq_driver [13/16]
[2021-03-01 07:27:25,455] Running step: step_out_of_context_synthesis [14/16]
[2021-03-01 07:27:25,463] Running step: step_synthesize_bitfile [15/16]
[2021-03-01 07:27:25,471] Running step: step_deployment_package [16/16]
[2021-03-01 07:27:28,670] Running step: step_tidy_up [1/16]
[2021-03-01 07:27:29,153] Running step: step_streamline [2/16]
[2021-03-01 07:29:03,133] Running step: step_convert_to_hls [3/16]
[2021-03-01 07:29:03,154] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-03-01 07:29:03,154]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-03-01 07:29:14,874] Running step: step_create_dataflow_partition [4/16]
[2021-03-01 07:29:14,905] Running step: step_target_fps_parallelization [5/16]
[2021-03-01 07:29:14,911] Running step: step_apply_folding_config [6/16]
[2021-03-01 07:29:14,923] /workspace/finn-base/src/finn/transformation/general.py:331: UserWarning:
[2021-03-01 07:29:14,923] No HW configuration for nodes: StreamingMaxPool_Batch_0, StreamingMaxPool_Batch_1
[2021-03-01 07:29:14,923]   "\nNo HW configuration for nodes: " + ", ".join(missing_configurations)
[2021-03-01 07:29:14,935] Running step: step_generate_estimate_reports [7/16]
[2021-03-01 07:29:14,941] Running step: step_hls_codegen [8/16]
[2021-03-01 07:31:19,397] Running step: step_hls_ipgen [9/16]
[2021-03-01 07:36:55,837] Running step: step_set_fifo_depths [10/16]
[2021-03-01 07:36:56,060] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-03-01 07:36:56,060]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,062] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-03-01 07:36:56,062]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,063] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-03-01 07:36:56,063]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,064] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-03-01 07:36:56,064]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,065] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-03-01 07:36:56,065]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,071] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2021-03-01 07:36:56,071]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,076] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-03-01 07:36:56,076]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,078] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-03-01 07:36:56,078]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,081] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-03-01 07:36:56,081]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,083] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-03-01 07:36:56,083]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,086] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2021-03-01 07:36:56,086]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,090] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_4
[2021-03-01 07:36:56,090]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,091] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-03-01 07:36:56,091]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,094] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_5
[2021-03-01 07:36:56,095]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,096] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-03-01 07:36:56,096]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,098] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-03-01 07:36:56,098]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,102] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_7
[2021-03-01 07:36:56,102]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,106] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_8
[2021-03-01 07:36:56,106]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,109] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-03-01 07:36:56,109]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 07:36:56,165] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-03-01 07:36:56,165]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:36:56,165] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_8
[2021-03-01 07:36:56,166]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:37:18,740] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_7
[2021-03-01 07:37:18,740]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:37:40,032] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-03-01 07:37:40,032]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:37:53,893] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-03-01 07:37:53,893]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:37:53,910] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_5
[2021-03-01 07:37:53,910]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:38:16,496] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-03-01 07:38:16,496]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:38:16,530] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_4
[2021-03-01 07:38:16,530]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:38:35,194] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2021-03-01 07:38:35,195]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:38:48,394] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-03-01 07:38:48,394]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:38:59,060] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-03-01 07:38:59,060]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:11,804] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-03-01 07:39:11,804]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:11,923] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-03-01 07:39:11,924]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:33,962] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2021-03-01 07:39:33,962]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:45,008] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-03-01 07:39:45,008]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:54,422] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-03-01 07:39:54,423]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:54,427] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-03-01 07:39:54,427]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:39:54,539] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-03-01 07:39:54,539]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:40:08,704] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-03-01 07:40:08,704]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:519: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:520: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:1656: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:1657: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:1658: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:1659: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:1660: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,250] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7561: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7562: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:11365: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:11366: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:15812: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:15813: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:15814: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:17731: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:17732: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18276: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18277: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18834: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18835: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18836: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18837: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:20442: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:20443: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:22130: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:22131: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:23008: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:23009: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:23010: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:24842: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:24843: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27091: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27092: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,251] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27610: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27611: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27612: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:28610: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32814: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32815: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32816: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33659: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33660: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33853: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33854: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:35025: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:35026: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:35027: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:35028: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:35029: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:41799: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:41800: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:41801: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:41802: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:41803: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:54460: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:54461: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55194: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55195: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55472: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,252] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55473: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55474: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58243: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58244: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58245: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59983: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59984: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:61223: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:61224: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:62057: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:62058: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:65047: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:65048: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:65049: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67978: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67979: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67980: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67981: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67982: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72293: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72294: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72660: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72661: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72662: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74889: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74890: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,253] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74891: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74892: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74893: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78663: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78664: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78665: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81215: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81216: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81660: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81661: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81662: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82136: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82137: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82138: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82651: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,254] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82652: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82845: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82846: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83473: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83474: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83746: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83747: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85365: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,255] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85366: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85987: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85988: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86538: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86539: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86540: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88404: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88405: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88406: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,256] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88851: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88852: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:91802: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:91803: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:91804: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:93367: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:93368: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:96193: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,257] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:96194: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:96195: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:96196: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:96197: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:100401: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:100402: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:101810: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:111223: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,258] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:111224: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:112077: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:112078: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:112079: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:112080: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:112081: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:118117: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:118118: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,259] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:118119: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:118120: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:118121: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:121075: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:121076: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:121077: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126291: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126292: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126554: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,260] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:127938: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:127939: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:127940: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:127941: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:127942: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130420: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130421: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130422: Unsupported: Ignoring delay on this delayed statement.
[2021-03-01 07:41:13,261] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56874: Cell has missing pin: config_rack
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: awready
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: wready
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: bvalid
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: bresp
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: arready
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: rvalid
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: rresp
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109699: Cell has missing pin: rdata
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: awready
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: wready
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: bvalid
[2021-03-01 07:41:13,262] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: bresp
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: arready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: rvalid
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: rresp
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109768: Cell has missing pin: rdata
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: awready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: wready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: bvalid
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: bresp
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: arready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: rvalid
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: rresp
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109837: Cell has missing pin: rdata
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: awready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: wready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: bvalid
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: bresp
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: arready
[2021-03-01 07:41:13,263] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: rvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: rresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109906: Cell has missing pin: rdata
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: awready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: wready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: bvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: bresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: arready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: rvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: rresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109975: Cell has missing pin: rdata
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: awready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: wready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: bvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: bresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: arready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: rvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: rresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110044: Cell has missing pin: rdata
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: awready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: wready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: bvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: bresp
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: arready
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: rvalid
[2021-03-01 07:41:13,264] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: rresp
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110113: Cell has missing pin: rdata
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: awready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: wready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: bvalid
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: bresp
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: arready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: rvalid
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: rresp
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110182: Cell has missing pin: rdata
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: awready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: wready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: bvalid
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: bresp
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: arready
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: rvalid
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: rresp
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110251: Cell has missing pin: rdata
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110714: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110723: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110732: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110741: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110750: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110759: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110768: Cell has missing pin: count
[2021-03-01 07:41:13,265] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110777: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110786: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110795: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110804: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110813: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110822: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110831: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110840: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110849: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110858: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110867: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110876: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110885: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110894: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110903: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110912: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110921: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110930: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110939: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110948: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110957: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110966: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:110975: Cell has missing pin: count
[2021-03-01 07:41:13,266] %Warning-IMPLICIT: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92786: Signal definition not found, creating implicitly: config_ce_r
[2021-03-01 07:41:13,266] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,266] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129606: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129656: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2757_p00' generates 8 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129658: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_fu_2740_p4' generates 4 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129660: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2730_p00' generates 8 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129662: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln647_1_fu_2719_p1' generates 4 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129668: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_131_fu_3163_p2' generates 4 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129674: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2730_p2' generates 8 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129676: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129678: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2757_p2' generates 8 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129682: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129684: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129686: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129688: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129690: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129692: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129694: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129696: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129698: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129700: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129702: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129704: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129706: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129708: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2776_p1' generates 64 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129746: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3036_p2' generates 1 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129748: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3045_p2' generates 1 bits.
[2021-03-01 07:41:13,267] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129750: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3054_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129752: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_2982_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129754: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_2991_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129756: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3000_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129758: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3009_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129760: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3018_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129762: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3027_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129764: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_2891_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_2907_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2923_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129770: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_872' generates 32 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129772: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3072_p2' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129774: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_3088_p2' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129776: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3098_p2' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129778: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3108_p2' generates 3 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129780: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_reg_4267' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129782: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3127_p2' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129784: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3137_p2' generates 2 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129786: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3153_p2' generates 3 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:129788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3063_p2' generates 1 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125474: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125525: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125545: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125549: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,268] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125551: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125555: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125557: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_9608_p1' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125579: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125581: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_9631_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125583: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_9650_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125585: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_9669_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125587: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_9688_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125589: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_9707_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125591: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_9726_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:125593: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_9612_p2' generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119202: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119299: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119375: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1120_p1' generates 12 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119377: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1120_p1' generates 12 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119393: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119395: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_2176' generates 12 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119397: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_2171' generates 12 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,269] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119413: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119429: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1142_p1' generates 64 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1566_p2' generates 1 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1575_p2' generates 1 bits.
[2021-03-01 07:41:13,270] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1584_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1712_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1721_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1730_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1739_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1748_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1757_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1421_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1512_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1437_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1453_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1766_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1775_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1784_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1521_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1530_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1539_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1548_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1557_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1295_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1311_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1327_p2' generates 1 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119565: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_300' generates 32 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119567: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_1802_p2' generates 2 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_1818_p2' generates 2 bits.
[2021-03-01 07:41:13,271] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119571: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_1828_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119573: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_1838_p2' generates 3 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119575: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_reg_2436' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_1857_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_1867_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119581: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_1883_p2' generates 3 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119583: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_1602_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_1618_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119587: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_1628_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119589: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_1638_p2' generates 3 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119591: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_reg_2376' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_1657_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_1667_p2' generates 2 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119597: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_1683_p2' generates 3 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1793_p2' generates 1 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1593_p2' generates 1 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115334: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115443: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115525: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115527: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115529: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115533: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115535: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115537: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 07:41:13,272] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115555: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5964_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115557: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_6016_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115559: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_6038_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115561: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5914_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115563: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115565: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115567: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115569: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115571: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5991_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115573: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115575: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_8986' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115577: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_6051_p2' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115579: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115581: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_8976' generates 8 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115585: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115587: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115589: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115591: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115593: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115595: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115597: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115599: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115601: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115603: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115605: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,273] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115607: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115609: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115611: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115613: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115615: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115617: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115619: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115621: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115623: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115625: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115627: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115629: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115631: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115633: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115635: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115637: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115639: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6479_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6488_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6497_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6638_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6647_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6656_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6665_p2' generates 1 bits.
[2021-03-01 07:41:13,274] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6674_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6683_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_9241' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6416_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_9246' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_9251' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6701_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6710_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6719_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6425_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6434_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6443_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6452_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6461_p2' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_9171' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_9176' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_9181' generates 1 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115751: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1894' generates 32 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115753: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6737_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115755: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_6753_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_6763_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115759: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6773_p2' generates 3 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115761: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6795_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115763: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_6805_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115765: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_6815_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115767: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_6831_p2' generates 3 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6515_p2' generates 2 bits.
[2021-03-01 07:41:13,275] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115771: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_6531_p2' generates 2 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115773: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_6541_p2' generates 2 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115775: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6551_p2' generates 3 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6573_p2' generates 2 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115779: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_6583_p2' generates 2 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115781: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6593_p2' generates 2 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115783: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6609_p2' generates 3 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6728_p2' generates 1 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:115787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6506_p2' generates 1 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99392: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99493: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99571: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99573: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99575: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99577: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99593: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5904_p2' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99595: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5858_p2' generates 8 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99597: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99599: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99601: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99603: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99605: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,276] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99607: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99609: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99611: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99613: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99615: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99617: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99619: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99621: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5917_p2' generates 8 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99623: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99625: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5885_p2' generates 8 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99629: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99631: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99633: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99635: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99637: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99639: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99641: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99643: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99645: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99647: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99649: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99651: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99653: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,277] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99655: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99657: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99659: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99661: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99663: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99665: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99667: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99669: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99671: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99673: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99675: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99677: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99679: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99681: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99683: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6396_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6405_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6414_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6542_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6551_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6560_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6569_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6578_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6587_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_6227_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6342_p2' generates 1 bits.
[2021-03-01 07:41:13,278] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_6247_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_6267_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6596_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6605_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6614_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6351_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6360_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6369_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6378_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6387_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_6089_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_6105_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_6121_p2' generates 1 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99795: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1878' generates 32 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6632_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99799: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6648_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6658_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6668_p2' generates 3 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99805: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_9103' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6687_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6697_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6713_p2' generates 3 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99813: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_6432_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99815: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_6448_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_6458_p2' generates 2 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99819: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6468_p2' generates 3 bits.
[2021-03-01 07:41:13,279] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99821: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_9043' generates 2 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99823: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6487_p2' generates 2 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_6497_p2' generates 2 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99827: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6513_p2' generates 3 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6623_p2' generates 1 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:99831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6423_p2' generates 1 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92721: Operator EQ expects 32 or 17 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 16 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92721: Operator EQ expects 32 or 10 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 9 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87808: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87808: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 16 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78088: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78189: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78267: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78269: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78271: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5881_p1' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78273: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5854_p1' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78289: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5904_p2' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78291: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5858_p2' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78293: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78295: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78297: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78299: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5917_p2' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78301: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78303: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5885_p2' generates 8 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,280] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78317: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78333: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78335: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78339: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5936_p1' generates 64 bits.
[2021-03-01 07:41:13,281] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6360_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6369_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6378_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6506_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6515_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6524_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6533_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6542_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6551_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_6215_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6306_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_6231_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_6247_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6560_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6569_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6578_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6315_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6324_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6333_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6342_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6351_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_6089_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_6105_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_6121_p2' generates 1 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78473: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1878' generates 32 bits.
[2021-03-01 07:41:13,282] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6596_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6612_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6622_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6632_p2' generates 3 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_9067' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6651_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6661_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78489: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6677_p2' generates 3 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78491: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_6396_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_6412_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_6422_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78497: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6432_p2' generates 3 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_9007' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78501: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6451_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78503: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_6461_p2' generates 2 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78505: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6477_p2' generates 3 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6587_p2' generates 1 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6387_p2' generates 1 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71235: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71344: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71426: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71428: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71430: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71432: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71434: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5937_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71436: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_5960_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71438: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_5987_p1' generates 8 bits.
[2021-03-01 07:41:13,283] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71440: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5910_p1' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71456: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5964_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71458: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_6016_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71460: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_6038_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71462: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5914_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71464: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71466: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71468: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71470: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71472: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71474: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71476: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71478: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5991_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71480: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71482: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_8998' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71484: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_6051_p2' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71486: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71488: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_8988' generates 8 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71492: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71494: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71496: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71498: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71500: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71502: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71504: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71506: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71508: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,284] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71510: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71512: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71514: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71516: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71518: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71520: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71522: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71524: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71526: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71528: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71530: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71532: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71534: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71536: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71538: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71540: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71542: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71544: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71546: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_6076_p1' generates 64 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_6491_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_6500_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_6509_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_6650_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_6659_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_6668_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_6677_p2' generates 1 bits.
[2021-03-01 07:41:13,285] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_6686_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_6695_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_9253' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_6428_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_9258' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_9263' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_6713_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_6722_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71640: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6731_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_6437_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71644: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_6446_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71646: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_6455_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71648: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_6464_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71650: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_6473_p2' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_9183' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71654: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_9188' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_9193' generates 1 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71658: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1894' generates 32 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71660: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6749_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71662: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_6765_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71664: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_6775_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71666: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6785_p2' generates 3 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71668: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6807_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71670: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_6817_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71672: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_6827_p2' generates 2 bits.
[2021-03-01 07:41:13,286] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71674: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_6843_p2' generates 3 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71676: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_6527_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71678: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_6543_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71680: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_6553_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71682: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_6563_p2' generates 3 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71684: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_6585_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71686: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_6595_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71688: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6605_p2' generates 2 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71690: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6621_p2' generates 3 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71692: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6740_p2' generates 1 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:71694: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_6518_p2' generates 1 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:37968: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38069: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38147: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5303_p1' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38149: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5276_p1' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38151: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_5303_p1' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38153: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_5276_p1' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38169: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_5326_p2' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38171: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_5280_p2' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38173: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38175: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38177: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38179: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_5339_p2' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38181: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38183: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_5307_p2' generates 8 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38187: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,287] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38189: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38191: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38193: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38195: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38197: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38199: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38201: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38203: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38205: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38207: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38209: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38211: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38213: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38215: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38217: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38219: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38221: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38223: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38225: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38227: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38229: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38231: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38233: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38235: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38237: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38239: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38241: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_5358_p1' generates 64 bits.
[2021-03-01 07:41:13,288] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_5782_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_5791_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_5800_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_5928_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_5937_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_5946_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_5955_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_5964_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_5973_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_5637_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_5728_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_5653_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_5669_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_5982_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_5991_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_6000_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_5737_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_5746_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_5755_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_5764_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_5773_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_5511_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_5527_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_5543_p2' generates 1 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38353: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_1684' generates 32 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38355: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_6018_p2' generates 2 bits.
[2021-03-01 07:41:13,289] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_6034_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38359: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_6044_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38361: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_6054_p2' generates 3 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_8265' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38365: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_6073_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_6083_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38369: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_6099_p2' generates 3 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38371: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_5818_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_5834_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_5844_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38377: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_5854_p2' generates 3 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_8205' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_5873_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_5883_p2' generates 2 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38385: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_5899_p2' generates 3 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_6009_p2' generates 1 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:38389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_5809_p2' generates 1 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:6868: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:6941: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:6999: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_579_fu_11308_p2' generates 4 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7003: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_10866_p2' generates 8 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7005: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_10816_p2' generates 8 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7007: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_10893_p2' generates 8 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7009: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7011: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_15428' generates 8 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7015: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,290] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7017: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7019: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7021: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7023: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7025: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7027: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7029: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7031: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7033: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7035: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7037: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7039: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7041: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_10918_p1' generates 64 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_11159_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_11168_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_11177_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_11186_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_11078_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_11087_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_11096_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_11105_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_11114_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_11123_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_11132_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_11141_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_11150_p2' generates 1 bits.
[2021-03-01 07:41:13,291] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7105: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_3562' generates 32 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_11210_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7109: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_11220_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_11230_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7113: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_11246_p2' generates 3 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7115: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_11262_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_11272_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_11282_p2' generates 2 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7121: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_11298_p2' generates 3 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_11195_p2' generates 1 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130607: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130648: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130664: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'eo_V_fu_147_p1' generates 4 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130670: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 4 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126669: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126694: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 3 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:111362: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103678: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103679: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103680: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103681: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103682: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103683: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103684: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,292] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103685: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103686: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103687: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103688: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103689: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103690: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103691: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103692: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103693: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103694: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103695: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103696: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103697: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103698: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103699: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103700: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103701: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103702: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103703: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103704: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103705: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103706: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103707: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103708: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103709: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103710: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103711: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,293] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103712: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103713: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103714: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103715: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103716: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103717: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103718: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103719: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103720: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103721: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103722: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103723: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103724: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103725: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103726: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103727: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103728: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103729: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103730: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103731: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103732: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103733: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103734: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103735: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103736: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,294] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103737: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103738: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103739: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103740: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103741: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103742: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103743: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103744: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103745: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103746: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103747: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103748: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103749: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103750: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103751: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103752: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103753: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103754: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103755: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103756: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103757: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103758: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103759: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103760: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103761: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,295] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103762: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103763: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103764: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103765: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103766: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103767: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103768: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103769: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103770: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103771: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103772: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103773: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103774: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103775: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103776: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103777: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103778: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103779: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103780: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103781: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103782: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103783: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103784: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103785: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103786: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103787: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,296] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103788: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103789: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103790: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103791: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103792: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103793: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103794: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103795: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103796: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103797: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103798: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103799: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103800: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103801: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103802: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103803: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103804: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103805: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,297] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103969: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103973: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103975: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103977: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:103995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104009: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104013: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104015: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104017: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104049: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104053: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104055: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104057: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104089: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104093: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104095: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104097: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,298] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104129: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104135: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104137: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104169: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104175: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104177: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104209: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104213: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104215: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104217: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104249: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104253: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104255: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104257: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104289: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104295: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104297: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104329: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,299] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104333: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104335: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104369: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104373: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104375: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104377: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104413: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104415: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104417: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104449: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104453: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104455: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104457: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104489: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104493: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104495: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104497: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104529: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104533: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,300] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104535: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104569: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104573: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104575: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104577: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104609: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104613: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104615: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104617: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104649: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104653: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104655: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104657: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104689: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104693: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104695: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104729: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104733: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104735: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104737: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,301] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104769: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104773: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104775: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104777: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104809: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104813: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104815: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,302] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104969: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104973: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104975: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104977: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:104995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105009: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105013: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105015: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105017: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105049: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105053: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105055: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105057: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105089: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105093: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105095: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105097: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105129: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105135: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105137: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,303] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105169: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105175: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105177: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105209: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105213: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105215: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105217: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105249: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105253: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105255: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105257: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105289: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105295: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105297: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105329: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105333: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105335: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105369: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105373: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,304] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105375: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105377: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105413: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105415: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105417: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105449: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105453: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105455: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105457: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105489: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105493: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105495: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105497: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105529: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105533: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105535: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105569: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105573: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105575: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,305] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105577: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105609: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105613: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105615: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105617: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105649: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105653: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105655: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105657: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105689: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105693: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105695: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105729: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105733: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105735: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105737: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105769: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105773: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105775: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,306] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105777: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105809: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105813: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105815: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105969: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105973: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105975: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105977: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:105995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,307] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106009: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106013: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106015: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106017: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106049: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106053: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106055: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106057: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106089: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106093: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106095: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106097: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106129: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106135: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106137: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106169: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106175: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106177: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106209: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,308] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106213: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106215: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106217: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106249: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106253: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106255: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106257: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106289: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106295: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106297: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106329: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106333: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106335: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106369: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106373: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106375: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106377: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106413: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106415: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,309] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106417: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106449: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106453: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106455: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106457: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106489: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106493: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106495: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106497: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106529: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106533: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106535: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106569: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106573: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106575: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106577: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106609: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106613: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106615: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,310] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106617: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106649: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106653: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106655: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106657: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106689: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106693: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106695: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106729: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106733: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106735: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106737: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106769: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106773: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106775: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106777: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106809: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106813: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106815: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,311] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106969: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106973: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106975: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106977: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:106995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107009: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107013: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107015: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107017: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107049: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,312] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107053: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107055: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107057: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107089: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107093: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107095: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107097: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107129: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107135: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107137: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107169: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107175: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107177: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107209: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107213: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107215: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107217: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107249: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107253: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,313] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107255: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107257: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107289: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107295: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107297: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107329: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107333: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107335: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107369: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107373: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107375: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107377: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107413: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107415: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107417: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107449: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107453: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107455: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,314] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107457: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107489: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107493: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107495: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107497: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107529: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107533: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107535: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107569: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107573: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107575: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107577: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107609: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107613: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107615: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107617: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107649: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107653: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107655: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107657: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,315] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107689: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107693: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107695: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107729: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107733: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107735: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107737: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107769: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107773: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107775: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107777: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107809: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107813: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107815: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,316] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107969: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107973: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107975: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107977: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:107995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108009: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108013: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108015: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108017: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108049: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108053: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108055: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108057: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108089: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108093: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,317] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108095: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108097: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108129: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108135: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108137: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108169: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108175: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108177: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108209: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108213: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108215: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108217: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108249: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108253: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108255: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108257: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108289: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108295: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,318] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108297: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108329: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108333: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108335: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108369: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108373: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108375: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108377: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108409: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108413: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108415: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108417: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108449: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108453: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108455: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108457: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108489: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108493: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108495: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108497: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,319] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108529: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108533: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108535: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108537: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108569: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108573: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108575: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108577: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108609: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108613: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108615: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108617: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108649: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108653: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108655: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108657: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108689: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108693: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108695: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,320] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108729: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108733: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108735: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108737: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108769: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108773: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108775: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108777: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108809: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108813: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108815: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108855: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108889: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108893: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108895: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108897: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108929: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_7193_p1' generates 64 bits.
[2021-03-01 07:41:13,321] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108933: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_4848_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108935: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_4646_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108937: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:108955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109054: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109629: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_0_reg_4555' generates 3 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109631: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln164_fu_4840_p3' generates 3 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:109633: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_0_reg_4623' generates 3 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:93506: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92096: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92098: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92100: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92103: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92134: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92136: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92138: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92141: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92172: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92174: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92176: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92179: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92210: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92212: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92214: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92217: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92283: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,322] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92558: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92560: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92562: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92564: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92600: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92602: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92604: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:92606: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 4 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88588: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86832: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86834: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86836: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86839: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86870: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86872: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86874: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86877: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86908: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86910: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86912: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86915: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86946: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86948: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86950: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86953: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87019: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,323] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87294: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87296: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87298: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87300: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87336: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87338: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87340: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:87342: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 5 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83885: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82323: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82364: Operator ASSIGNW expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82384: Operator ASSIGNW expects 512 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 496 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81824: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:78847: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72954: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72956: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72958: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72961: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72992: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72994: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72996: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72999: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73030: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73032: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73034: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73037: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73068: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_722_p1' generates 64 bits.
[2021-03-01 07:41:13,324] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73070: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_610_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73072: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73075: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73141: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73416: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73418: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73420: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73422: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_463_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73458: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73460: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_457_p2' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73462: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73464: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_667_p3' generates 3 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72432: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:65231: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:62196: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:61362: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:60122: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58537: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58539: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58541: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58544: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58575: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58577: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58579: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58582: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58613: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,325] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58615: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58617: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58620: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58651: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58653: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58655: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58658: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58724: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:58999: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59001: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59003: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59005: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_465_p1' generates 64 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59041: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59043: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_459_p2' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59045: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:59047: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 4 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 17 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 18 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 20 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:56964: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55656: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:47173: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48256: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48258: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,326] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48260: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48262: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48264: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48266: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48268: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48270: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48272: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48274: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48276: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48278: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48280: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48282: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48284: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48286: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48288: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48290: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48292: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48294: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48296: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48298: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48300: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48302: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48304: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48306: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48308: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48310: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48312: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,327] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48314: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48316: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48318: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48320: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48322: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48324: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48326: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48328: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48330: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48332: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48334: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48336: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48338: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48340: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48342: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48344: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48346: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48348: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48350: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48352: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48354: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48356: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48358: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48360: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48362: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48364: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,328] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48366: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48368: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48370: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48372: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48374: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48376: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48378: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48380: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48382: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48384: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48386: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48388: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48390: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48392: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48394: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48396: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48398: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48400: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48402: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48404: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48406: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48408: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48410: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48412: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48414: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48416: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48418: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,329] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48420: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48422: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48424: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48426: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48428: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48430: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48432: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48434: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48436: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48438: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48440: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48442: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48444: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48446: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48448: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48450: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48452: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48454: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48456: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48458: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48460: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48462: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48464: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48466: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48468: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48470: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,330] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48472: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48474: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48476: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48478: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48480: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48482: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48484: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48486: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48488: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48490: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48492: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48494: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48496: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48498: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48500: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48502: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48504: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48506: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48508: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48510: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48512: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48514: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48516: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48518: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48520: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48522: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,331] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48524: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48526: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48528: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48554: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48562: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48566: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48570: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48574: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,332] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48578: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48580: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48584: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48588: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48592: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48596: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48600: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48602: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48606: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,333] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48640: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48644: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48646: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48648: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48650: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48654: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48658: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48660: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48662: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48664: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48666: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48668: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48670: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48672: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48674: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48676: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48678: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48680: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,334] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48682: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48684: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48686: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48688: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48690: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48692: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48694: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48696: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48698: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48700: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48702: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48704: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48706: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48708: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48710: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48712: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48714: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48716: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48718: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48720: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48722: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48724: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48726: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48728: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48730: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48732: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,335] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48734: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48736: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48738: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48740: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48742: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48744: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48746: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48748: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48750: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48752: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48754: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48756: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48758: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48760: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48762: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48764: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,336] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,337] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,338] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48892: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48894: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48896: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48902: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48904: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48906: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48908: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48910: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48914: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48916: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48918: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48920: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48922: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48928: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48930: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48932: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48934: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48936: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48940: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48942: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,339] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48944: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48946: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48948: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48954: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48956: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48958: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48960: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48962: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48964: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48966: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48970: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48972: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48974: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,340] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:48998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49002: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_3940_p1' generates 64 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49516: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49518: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_5270_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49520: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49522: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_5293_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49524: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49526: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_5316_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49528: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_5339_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49532: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_5362_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_4301_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49538: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_5385_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49542: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_5408_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49546: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_5431_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49550: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_5454_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49554: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_5477_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_4324_p2' generates 1 bits.
[2021-03-01 07:41:13,341] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_5500_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49562: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_39_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_63_fu_5519_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49566: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_38_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_64_fu_5538_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49570: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_37_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_65_fu_5557_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49574: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_36_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_66_fu_5576_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49578: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_35_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49580: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_32_q0' generates 4 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_67_fu_5595_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49584: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_34_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_68_fu_5614_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49588: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_33_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_69_fu_5633_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49592: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_31_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_70_fu_5652_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49596: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_30_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_71_fu_5671_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49600: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_29_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49602: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_4343_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_72_fu_5690_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49606: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_28_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_73_fu_5709_p2' generates 1 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49610: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_27_q0' generates 7 bits.
[2021-03-01 07:41:13,342] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_74_fu_5728_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49614: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_26_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_75_fu_5747_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49618: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_25_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_76_fu_5766_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49622: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_24_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49624: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_21_q0' generates 4 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_77_fu_5785_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49628: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_23_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_78_fu_5804_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49632: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_22_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_79_fu_5823_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49636: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_20_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_80_fu_5842_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49640: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_19_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_81_fu_5861_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49644: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_18_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49646: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_4362_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49648: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_82_fu_5880_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49650: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_17_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_83_fu_5899_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49654: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_16_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_84_fu_5918_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49658: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_15_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49660: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_85_fu_5937_p2' generates 1 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49662: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_14_q0' generates 7 bits.
[2021-03-01 07:41:13,343] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49664: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_86_fu_5956_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49666: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_13_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49668: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_10_q0' generates 4 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49670: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_87_fu_5975_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49672: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_12_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49674: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_88_fu_5994_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49676: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_11_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49678: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_89_fu_6013_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49680: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_9_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49682: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_90_fu_6032_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49684: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_8_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49686: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_91_fu_6051_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49688: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49690: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_4381_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49692: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_92_fu_6070_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49694: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49696: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_93_fu_6089_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49698: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49700: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_94_fu_6108_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49702: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49704: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_95_fu_6131_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49706: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49708: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_96_fu_6154_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49710: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49712: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_252_q0' generates 4 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49714: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_97_fu_6177_p2' generates 1 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49716: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,344] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49718: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_98_fu_6200_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49720: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49722: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_99_fu_6223_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49724: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49726: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_100_fu_6246_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49728: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49730: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_101_fu_6269_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49732: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49734: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_4400_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49736: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_254_q0' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49738: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_102_fu_6292_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49740: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49742: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_103_fu_6315_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49744: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49746: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_104_fu_6338_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49748: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49750: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_105_fu_6361_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49752: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49754: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_106_fu_6384_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49756: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49758: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49760: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_107_fu_6407_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49762: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49764: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_108_fu_6430_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49766: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_109_fu_6453_p2' generates 1 bits.
[2021-03-01 07:41:13,345] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49770: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_110_fu_6476_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49774: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_111_fu_6499_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49778: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_4423_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_112_fu_6522_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49784: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_113_fu_6545_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49788: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_114_fu_6568_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49792: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_115_fu_6591_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49796: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_116_fu_6614_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49800: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49802: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_117_fu_6637_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49806: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_118_fu_6660_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49810: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_119_fu_6683_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49814: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_120_fu_6706_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49818: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_121_fu_6729_p2' generates 1 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49822: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,346] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_4446_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_122_fu_6752_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49828: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_123_fu_6775_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49832: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_124_fu_6798_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49836: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_125_fu_6821_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_126_fu_6844_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_127_fu_6859_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_128_fu_6874_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49846: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_129_fu_6889_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_130_fu_6904_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_131_fu_6919_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_132_fu_6934_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_133_fu_6949_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_134_fu_6964_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_135_fu_6979_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_136_fu_6994_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_137_fu_7009_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_138_fu_7024_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_4469_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_139_fu_7039_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_140_fu_7054_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_141_fu_7069_p2' generates 1 bits.
[2021-03-01 07:41:13,347] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_142_fu_7084_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_143_fu_7099_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_144_fu_7114_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_145_fu_7129_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_146_fu_7144_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_147_fu_7159_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_148_fu_7174_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_4492_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49892: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_149_fu_7189_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49894: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_150_fu_7204_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49896: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_151_fu_7219_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_152_fu_7234_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_153_fu_7249_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49902: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_154_fu_7264_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49904: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_155_fu_7279_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49906: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_156_fu_7294_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49908: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_157_fu_7309_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49910: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_158_fu_7324_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49912: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_197_q0' generates 5 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49914: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_159_fu_7339_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49916: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_160_fu_7354_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49918: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_161_fu_7369_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49920: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_162_fu_7384_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49922: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_163_fu_7399_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_164_fu_7414_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_165_fu_7429_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49928: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_166_fu_7444_p2' generates 1 bits.
[2021-03-01 07:41:13,348] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49930: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_167_fu_7459_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49932: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_168_fu_7474_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49934: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4511_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49936: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_169_fu_7489_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_170_fu_7504_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49940: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_171_fu_7519_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49942: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_172_fu_7534_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49944: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_173_fu_7549_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49946: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_174_fu_7564_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49948: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_175_fu_7579_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_176_fu_7594_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_177_fu_7609_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49954: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_178_fu_7624_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49956: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_186_q0' generates 5 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49958: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_253_q0' generates 2 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49960: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_179_fu_7639_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49962: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_180_fu_7654_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49964: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_181_fu_7669_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49966: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_182_fu_7684_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_183_fu_7699_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49970: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_184_fu_7714_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49972: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_185_fu_7729_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49974: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_186_fu_7744_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_187_fu_7759_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_188_fu_7774_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4530_p2' generates 1 bits.
[2021-03-01 07:41:13,349] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_189_fu_7789_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_190_fu_7804_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_191_fu_7819_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_192_fu_7838_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_193_fu_7857_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_194_fu_7876_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_195_fu_7895_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_196_fu_7914_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:49998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_197_fu_7933_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_198_fu_7952_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50002: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_175_q0' generates 5 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_199_fu_7971_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_200_fu_7990_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50008: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_201_fu_8009_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50010: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_202_fu_8028_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50012: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_203_fu_8047_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50014: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_204_fu_8066_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50016: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_205_fu_8085_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50018: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_206_fu_8104_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50020: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_207_fu_8123_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50022: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_208_fu_8142_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50024: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4549_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50026: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_209_fu_8161_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50028: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_210_fu_8180_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50030: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_211_fu_8199_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50032: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_212_fu_8218_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50034: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_213_fu_8237_p2' generates 1 bits.
[2021-03-01 07:41:13,350] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50036: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_214_fu_8256_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50038: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_215_fu_8275_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50040: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_216_fu_8294_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50042: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_217_fu_8313_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50044: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_218_fu_8332_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50046: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_164_q0' generates 5 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50048: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_219_fu_8351_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50050: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_220_fu_8370_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50052: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_221_fu_8389_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50054: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_222_fu_8408_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50056: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_223_fu_8427_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50058: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_224_fu_8446_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50060: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_225_fu_8465_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50062: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_226_fu_8484_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50064: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_227_fu_8503_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50066: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_228_fu_8522_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50068: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4568_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50070: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_229_fu_8541_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50072: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_230_fu_8560_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50074: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_231_fu_8579_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50076: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_232_fu_8598_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50078: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_233_fu_8617_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50080: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_234_fu_8636_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50082: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_235_fu_8655_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50084: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_236_fu_8674_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50086: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_237_fu_8693_p2' generates 1 bits.
[2021-03-01 07:41:13,351] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50088: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_238_fu_8712_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50090: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_153_q0' generates 5 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50092: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_239_fu_8731_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50094: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_240_fu_8750_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50096: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_241_fu_8769_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50098: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_242_fu_8788_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50100: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_243_fu_8807_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50102: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_244_fu_8826_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50104: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_245_fu_8845_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50106: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_246_fu_8864_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50108: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_247_fu_8883_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50110: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_248_fu_8902_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50112: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4587_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50114: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_249_fu_8921_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50116: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_250_fu_8940_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50118: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_251_fu_8959_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50120: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_252_fu_8978_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50122: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_253_fu_8997_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50124: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_141_q0' generates 5 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50126: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4606_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50128: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_130_q0' generates 5 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50130: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_10677_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50132: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4625_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50134: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_119_q0' generates 5 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50136: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4644_p2' generates 1 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50138: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,352] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50140: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4667_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50142: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50144: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4690_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50146: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50148: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4713_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50150: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50152: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_10686_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50154: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4736_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50156: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50158: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4759_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50160: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50162: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_4782_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50164: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50166: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4805_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50168: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4828_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50170: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_74_q0' generates 6 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50172: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4847_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50174: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_76_q0' generates 3 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50176: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_73_q0' generates 6 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50178: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4866_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50180: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_72_q0' generates 6 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50182: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4885_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50184: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_71_q0' generates 6 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50186: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4904_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50188: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_70_q0' generates 6 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50190: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4923_p2' generates 1 bits.
[2021-03-01 07:41:13,353] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50192: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_69_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50194: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4942_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50196: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_4259_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50198: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_68_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50200: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4961_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50202: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_67_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50204: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4980_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50206: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_66_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50208: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4999_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50210: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_64_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50212: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_5018_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50214: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_63_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50216: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_5037_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50218: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_65_q0' generates 3 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50220: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_62_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50222: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_5056_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50224: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_61_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50226: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_5075_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50228: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_60_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50230: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_5094_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50232: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_59_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50234: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_5113_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50236: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_58_q0' generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50238: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_5132_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50240: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_4278_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50242: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50244: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_5155_p2' generates 1 bits.
[2021-03-01 07:41:13,354] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50246: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50248: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_5178_p2' generates 1 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50250: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50252: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_5201_p2' generates 1 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50254: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50256: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_5224_p2' generates 1 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50258: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50260: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_5247_p2' generates 1 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50262: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50264: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_3906' generates 32 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50266: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_9712_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50268: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_reg_13190' generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50270: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_10986_p2' generates 4 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50272: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_10996_p2' generates 5 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50274: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_108_fu_9728_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50276: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_fu_9738_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50278: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_reg_13195' generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50280: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_fu_9754_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50282: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_9764_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50284: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_13200' generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50286: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_13070' generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50288: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_fu_11012_p2' generates 4 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50290: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_fu_9780_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50292: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_9790_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50294: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_reg_13205' generates 3 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50296: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_fu_9806_p2' generates 2 bits.
[2021-03-01 07:41:13,355] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50298: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_9816_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50300: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_13210' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50302: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_fu_11028_p2' generates 4 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50304: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_122_fu_11038_p2' generates 5 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50306: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_11048_p2' generates 6 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50308: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_10726_p2' generates 4 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50310: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_124_reg_13390' generates 7 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50312: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_fu_9832_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50314: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_fu_9842_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50316: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_reg_13215' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50318: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_fu_9858_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50320: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_9868_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50322: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_13220' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50324: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_11070_p2' generates 4 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50326: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_fu_9884_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50328: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_9894_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50330: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_9104_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50332: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_reg_13225' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50334: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_9910_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50336: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_fu_9920_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50338: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_reg_13230' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50340: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_fu_11086_p2' generates 4 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50342: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_11096_p2' generates 5 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50344: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_9936_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50346: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_fu_9946_p2' generates 2 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50348: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_reg_13235' generates 3 bits.
[2021-03-01 07:41:13,356] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_9962_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_9114_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_fu_9972_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50356: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_146_reg_13240' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50358: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_11112_p2' generates 4 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_148_fu_9988_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_fu_9998_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50364: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_13245' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50366: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_fu_10014_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50368: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_152_fu_10024_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50370: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_reg_13250' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50372: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_fu_11128_p2' generates 4 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50374: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_reg_13075' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50376: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_11138_p2' generates 5 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50378: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_fu_11148_p2' generates 6 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50380: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_fu_10040_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50382: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_fu_10050_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50384: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_reg_13255' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50386: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_fu_10066_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50388: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_10076_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50390: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_13260' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50392: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_fu_11164_p2' generates 4 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50394: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_fu_10092_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50396: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_9130_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50398: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_10102_p2' generates 2 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50400: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_reg_13265' generates 3 bits.
[2021-03-01 07:41:13,357] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50402: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_fu_10118_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50404: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_10128_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50406: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_13270' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50408: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_170_fu_11180_p2' generates 4 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50410: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_11190_p2' generates 5 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50412: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_10144_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50414: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_fu_10154_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50416: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_reg_13275' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50418: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_9140_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50420: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_fu_10170_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50422: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_fu_10180_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50424: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_reg_13280' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50426: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_fu_11206_p2' generates 4 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50428: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_10196_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50430: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_fu_10206_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50432: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_reg_13285' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50434: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_fu_10222_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50436: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_10232_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50438: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_reg_13290' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50440: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_13080' generates 3 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50442: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_11222_p2' generates 4 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50444: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_11232_p2' generates 5 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50446: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_fu_11242_p2' generates 6 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50448: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_13395' generates 7 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50450: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_10248_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50452: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_10258_p2' generates 2 bits.
[2021-03-01 07:41:13,358] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50454: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_reg_13295' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50456: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_10274_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50458: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_10284_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50460: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_13300' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50462: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_10748_p2' generates 4 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50464: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_fu_11264_p2' generates 4 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50466: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_10300_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50468: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_fu_10310_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50470: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_reg_13305' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50472: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_fu_10326_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50474: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_fu_10336_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50476: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_reg_13310' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50478: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_11280_p2' generates 4 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50480: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_11290_p2' generates 5 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50482: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_10352_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50484: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_9156_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50486: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_10695_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50488: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_fu_10362_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50490: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_reg_13315' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50492: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_fu_10378_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50494: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_10388_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50496: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_reg_13320' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50498: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_11306_p2' generates 4 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50500: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_fu_10404_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50502: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_212_fu_10414_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50504: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_13325' generates 3 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50506: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_10430_p2' generates 2 bits.
[2021-03-01 07:41:13,359] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50508: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_9166_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50510: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_10440_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50512: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_216_reg_13330' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50514: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_11322_p2' generates 4 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50516: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_fu_11332_p2' generates 5 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50518: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_fu_11342_p2' generates 6 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50520: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_fu_10456_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50522: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_10466_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50524: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_reg_13335' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50526: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_10482_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50528: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_fu_10492_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50530: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_reg_13085' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50532: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_reg_13340' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50534: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_11358_p2' generates 4 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50536: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_fu_10508_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50538: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_10518_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50540: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_13345' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50542: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_10534_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50544: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_fu_10544_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50546: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_reg_13350' generates 3 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50548: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_fu_11374_p2' generates 4 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50550: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_11384_p2' generates 5 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50552: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_9182_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50554: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_fu_10560_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50556: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_236_fu_10570_p2' generates 2 bits.
[2021-03-01 07:41:13,360] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50558: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_13355' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50560: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_10586_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50562: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_10596_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50564: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_240_reg_13360' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50566: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_11400_p2' generates 4 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50568: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_10612_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50570: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_fu_10622_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50572: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_reg_13365' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50574: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_9192_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50576: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_10638_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50578: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_fu_10648_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50580: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_reg_13370' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50582: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_fu_11416_p2' generates 4 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50584: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_11426_p2' generates 5 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50586: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_fu_11436_p2' generates 6 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50588: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_reg_13400' generates 7 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50590: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_reg_13090' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50592: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_10764_p2' generates 4 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50594: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_13380' generates 5 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50596: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_9208_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50598: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_9218_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50600: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_reg_13095' generates 3 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50602: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_9026_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50604: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_9234_p2' generates 2 bits.
[2021-03-01 07:41:13,361] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50606: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_9244_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50608: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_13100' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50610: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_10786_p2' generates 4 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50612: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_9260_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50614: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_9270_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50616: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_13105' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50618: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_9286_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50620: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_9296_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50622: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_reg_13110' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50624: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_9036_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50626: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_10802_p2' generates 4 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50628: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_10812_p2' generates 5 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50630: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_9312_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50632: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_9322_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50634: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_13115' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50636: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_9338_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50638: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_9348_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50640: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_reg_13120' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50642: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_10828_p2' generates 4 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50644: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_9364_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50646: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_reg_13060' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50648: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_9374_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50650: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_reg_13125' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50652: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_9390_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50654: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_9400_p2' generates 2 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50656: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_reg_13130' generates 3 bits.
[2021-03-01 07:41:13,362] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50658: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_10844_p2' generates 4 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50660: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_10854_p2' generates 5 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50662: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_reg_13385' generates 6 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50664: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_9416_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50666: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_9426_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50668: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_9052_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50670: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_13135' generates 3 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50672: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_9442_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50674: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_9452_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50676: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_reg_13140' generates 3 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50678: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_10876_p2' generates 4 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50680: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_9468_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50682: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_9478_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50684: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_13145' generates 3 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50686: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_fu_9494_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50688: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_9504_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50690: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_9062_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50692: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_reg_13150' generates 3 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50694: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_10892_p2' generates 4 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50696: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_10902_p2' generates 5 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50698: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_9520_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50700: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_9530_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50702: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_reg_13155' generates 3 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50704: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_9546_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50706: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_9556_p2' generates 2 bits.
[2021-03-01 07:41:13,363] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50708: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_13160' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50710: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_10918_p2' generates 4 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50712: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_reg_13065' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50714: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_fu_9572_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50716: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_9582_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50718: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_86_reg_13165' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50720: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_9598_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50722: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_fu_9608_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50724: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_reg_13170' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50726: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_fu_10934_p2' generates 4 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50728: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_10944_p2' generates 5 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50730: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_10954_p2' generates 6 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50732: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_fu_9624_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50734: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_9078_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50736: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_9634_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50738: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_reg_13175' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50740: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_fu_9650_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50742: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_fu_9660_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50744: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_reg_13180' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50746: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_fu_10970_p2' generates 4 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50748: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_100_fu_9676_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50750: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_fu_9686_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50752: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_102_reg_13185' generates 3 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50754: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_fu_9702_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50756: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_9088_p2' generates 2 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:50758: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_254_fu_9016_p2' generates 1 bits.
[2021-03-01 07:41:13,364] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33001: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33042: Operator ASSIGNW expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33062: Operator ASSIGNW expects 112 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 96 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29582: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29583: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29584: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29585: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29586: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29587: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29588: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29589: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29590: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29591: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29592: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29593: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29594: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29595: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29596: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29597: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29598: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29599: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29600: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29601: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29602: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,365] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29603: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29604: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29605: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29606: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29607: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29608: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29609: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29610: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29611: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29612: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29613: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29614: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29615: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29616: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29617: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29618: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29619: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29620: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29621: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29622: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29623: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29624: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29625: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29626: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29627: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29628: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,366] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29629: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29630: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29631: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29632: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29633: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29634: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29635: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29636: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29637: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29638: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29639: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29640: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29641: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29642: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29643: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29644: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29645: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29689: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29693: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29695: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29697: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29729: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29733: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29735: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,367] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29737: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29769: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29773: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29775: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29777: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29809: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29813: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29815: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29817: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29849: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29853: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29855: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29857: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29889: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29893: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29895: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29897: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29929: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29933: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,368] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29935: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29937: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29969: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29973: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29975: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29977: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:29995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30009: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30013: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30015: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30017: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30049: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30053: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30055: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30057: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30089: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30093: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30095: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30097: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30129: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30133: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,369] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30135: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30137: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30169: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30173: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30175: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30177: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30209: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30213: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30215: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30249: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30253: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30255: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30257: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30289: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30293: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30295: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30297: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30329: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,370] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30333: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30335: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30337: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30369: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30373: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30375: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30377: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30409: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30413: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30415: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30417: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30449: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30453: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30455: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30457: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30489: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30493: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30495: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30497: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30529: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,371] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30533: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30535: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30537: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30569: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30573: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30575: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30577: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30609: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30613: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30615: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30617: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30649: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30653: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30655: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30657: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30689: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30693: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30695: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30697: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30729: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,372] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30733: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30735: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30737: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30769: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30773: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30775: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30777: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30809: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30813: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30815: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30817: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30849: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30853: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30855: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30857: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30889: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30893: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30895: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30897: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30929: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30933: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,373] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30935: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30937: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30969: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30973: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30975: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30977: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:30995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31009: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31013: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31015: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31017: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31049: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31053: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31055: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31057: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31089: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31093: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31095: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31097: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31129: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,374] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31133: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31135: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31137: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31169: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31173: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31175: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31177: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31209: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31213: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31215: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31249: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31253: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31255: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31257: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31275: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31289: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31293: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31295: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31297: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31315: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31329: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,375] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31333: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31335: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31337: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31355: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31369: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31373: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31375: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31377: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31395: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31409: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31413: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31415: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31417: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31435: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31449: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31453: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31455: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31457: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31489: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31493: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31495: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31497: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31515: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,376] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31529: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31533: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31535: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31537: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31555: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31569: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31573: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31575: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31577: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31595: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31609: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31613: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31615: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31617: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31649: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31653: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31655: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31657: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31675: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31689: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31693: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,377] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31695: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31697: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31715: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31729: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31733: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31735: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31737: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31755: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31769: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31773: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31775: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31777: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31809: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31813: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31815: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31817: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31835: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31849: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31853: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31855: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31857: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31875: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31889: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31893: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31895: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,378] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31897: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31915: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31929: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31933: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31935: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31937: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31955: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31969: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31973: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31975: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31977: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:31995: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32009: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32013: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32015: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32017: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32035: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32049: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32053: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32055: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32057: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32075: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32089: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32093: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32095: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32097: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,379] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32115: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32129: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32133: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32135: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32137: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32155: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32169: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32173: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32175: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32177: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32195: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32209: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln177_fu_3737_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32213: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln164_fu_2544_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32215: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln148_fu_2406_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32235: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32334: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32653: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_0_reg_2315' generates 4 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32655: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln164_fu_2536_p3' generates 4 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:32657: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_0_reg_2383' generates 4 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27797: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27838: Operator ASSIGNW expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27858: Operator ASSIGNW expects 256 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 248 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:23172: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19150: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,380] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19152: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19154: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19157: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19188: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19190: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19192: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19195: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19226: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19228: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19230: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19233: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19264: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_724_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19266: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_612_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19268: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19271: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19337: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19618: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19620: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19622: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19624: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_788_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19660: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_118' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19662: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_reg_908' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19664: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_118' generates 32 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:19666: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_669_p3' generates 6 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16106: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16108: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 07:41:13,381] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16110: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16113: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16144: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16146: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16148: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16151: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16182: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16184: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16186: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16189: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16220: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln201_fu_718_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16222: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln247_fu_606_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16224: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16227: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16293: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16568: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16570: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16572: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16574: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln220_fu_459_p1' generates 64 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16610: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16612: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln219_1_fu_453_p2' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16614: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:16616: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln251_2_fu_663_p3' generates 2 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:11504: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7312: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-03-01 07:41:13,382] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7364: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7375: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7484: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,383] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Operator ASSIGNDLY expects 512 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Operator ASSIGNDLY expects 112 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Operator ASSIGNDLY expects 256 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:658: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:130072: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:126397: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119897: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:119854: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,384] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:117522: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:100605: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:100562: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:100507: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:90817: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88957: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:88673: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:86093: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85845: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85802: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:85471: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:83579: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82951: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:82757: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:81321: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:80854: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:74216: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:73975: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:72098: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:67206: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:64377: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:62967: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:57658: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:57070: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55300: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:55052: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,385] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:54584: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33959: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:33765: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:27197: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:25696: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:25587: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:25175: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:24948: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:24766: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:22915: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:22636: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:22254: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:20603: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:20548: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:18382: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:17837: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:11559: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7667: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:817: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:232: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-03-01 07:41:13,386] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7372: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,386] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-03-01 07:41:13,386] %Warning-COMBDLY: else you may end up with different sim results.
[2021-03-01 07:41:13,386] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7373: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,386] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7374: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,386] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7375: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,386] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7376: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7381: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7382: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7383: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7384: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7385: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7388: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7389: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7390: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7391: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7392: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7398: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7399: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7400: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7401: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7402: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7405: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7406: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7407: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7408: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7409: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7412: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7413: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7414: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7415: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7416: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,387] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7419: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7420: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7421: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7422: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7423: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7432: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7433: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7434: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7435: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7436: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7439: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7440: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7441: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7444: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7445: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7450: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7451: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7452: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7453: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7454: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7457: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,388] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7458: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7459: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7460: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7461: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7464: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7465: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7466: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7467: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7468: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7471: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7472: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7473: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7474: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7475: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7481: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7482: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7483: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7484: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:13,389] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_l92scpwu/finn_design_wrapper.v:7485: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-03-01 07:41:30,903] make: Entering directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_3ljc9783'
[2021-03-01 07:41:30,904] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_3ljc9783/pyverilator_wrapper.cpp
[2021-03-01 07:41:30,904] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-03-01 07:41:30,904] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-03-01 07:41:30,904] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-03-01 07:41:30,904] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-03-01 07:41:30,904] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-03-01 07:41:30,904] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-03-01 07:41:30,904]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-03-01 07:41:30,904] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-03-01 07:41:30,904] ranlib Vfinn_design_wrapper__ALL.a
[2021-03-01 07:41:30,904] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-03-01 07:41:30,904] make: Leaving directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_3ljc9783'
[2021-03-01 07:41:30,904] ar: creating Vfinn_design_wrapper__ALL.a
[2021-03-01 13:59:11,307] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-03-01 13:59:11,307]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,307] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-03-01 13:59:11,307]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,309] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-03-01 13:59:11,309]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,310] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-03-01 13:59:11,310]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,311] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-03-01 13:59:11,311]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,311] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_0
[2021-03-01 13:59:11,311]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,312] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_0
[2021-03-01 13:59:11,312]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,313] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_1
[2021-03-01 13:59:11,313]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,314] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-03-01 13:59:11,314]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,315] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-03-01 13:59:11,315]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,315] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_2
[2021-03-01 13:59:11,315]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,315] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-03-01 13:59:11,315]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,316] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-03-01 13:59:11,316]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,316] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_3
[2021-03-01 13:59:11,317]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,317] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_Batch_1
[2021-03-01 13:59:11,317]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,317] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_4
[2021-03-01 13:59:11,317]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,317] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_4
[2021-03-01 13:59:11,317]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,318] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-03-01 13:59:11,318]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,318] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_5
[2021-03-01 13:59:11,318]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,319] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_5
[2021-03-01 13:59:11,319]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,319] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-03-01 13:59:11,319]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,319] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_6
[2021-03-01 13:59:11,319]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,319] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-03-01 13:59:11,319]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,319] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_7
[2021-03-01 13:59:11,319]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,320] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_7
[2021-03-01 13:59:11,320]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,320] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_8
[2021-03-01 13:59:11,320]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,320] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_8
[2021-03-01 13:59:11,320]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,320] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_9
[2021-03-01 13:59:11,320]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,321] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-03-01 13:59:11,321]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 13:59:11,372] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_9
[2021-03-01 13:59:11,373]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,373] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-03-01 13:59:11,373]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,373] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_8
[2021-03-01 13:59:11,373]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,373] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_8
[2021-03-01 13:59:11,373] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_7
[2021-03-01 13:59:11,373]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,374]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,373] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_7
[2021-03-01 13:59:11,374]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,374] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-03-01 13:59:11,374]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,374] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_6
[2021-03-01 13:59:11,374]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_5
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_5
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_4
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_4
[2021-03-01 13:59:11,375]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,375] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_1
[2021-03-01 13:59:11,376]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,376] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_3
[2021-03-01 13:59:11,376]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,376] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-03-01 13:59:11,376] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-03-01 13:59:11,376]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,376]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,376] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_2
[2021-03-01 13:59:11,376]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,377] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-03-01 13:59:11,377]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,377] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-03-01 13:59:11,377]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,377] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_1
[2021-03-01 13:59:11,377]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,378] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingMaxPool_Batch_0
[2021-03-01 13:59:11,378]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,379] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_0
[2021-03-01 13:59:11,379]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:11,379] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-03-01 13:59:11,379]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:32,890] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-03-01 13:59:32,890]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:32,895] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-03-01 13:59:32,896]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:32,896] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-03-01 13:59:32,897]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:32,896] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-03-01 13:59:32,897]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 13:59:49,002] Running step: step_create_stitched_ip [11/16]
[2021-03-01 13:59:49,010] Running step: step_measure_rtlsim_performance [12/16]
[2021-03-01 13:59:49,018] Running step: step_make_pynq_driver [13/16]
[2021-03-01 13:59:49,301] PYNQ Python driver written into output_final/driver
[2021-03-01 13:59:49,308] Running step: step_out_of_context_synthesis [14/16]
[2021-03-01 13:59:49,316] Running step: step_synthesize_bitfile [15/16]
[2021-03-01 13:59:49,884] /workspace/finn/src/finn/transformation/fpgadataflow/floorplan.py:104: UserWarning: 39 nodes have no entry in the provided floorplan and no default value was set
[2021-03-01 13:59:49,884]   + "and no default value was set"
[2021-03-01 14:03:12,602] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:156: UserWarning: Overriding input FIFO depth to 32
[2021-03-01 14:03:12,603]   warnings.warn("Overriding input FIFO depth to 32")
[2021-03-01 14:03:12,603] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:202: UserWarning: Overriding output FIFO depth to 32
[2021-03-01 14:03:12,603]   warnings.warn("Overriding output FIFO depth to 32")
[2021-03-01 14:03:12,637] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_Batch_0
[2021-03-01 14:03:12,637]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,637] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2021-03-01 14:03:12,637]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,637] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_1
[2021-03-01 14:03:12,637]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,638] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-03-01 14:03:12,638]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,638] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_2
[2021-03-01 14:03:12,638]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,638] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_1
[2021-03-01 14:03:12,638]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,638] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_3
[2021-03-01 14:03:12,638]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,638] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-03-01 14:03:12,638]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,639] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0
[2021-03-01 14:03:12,639]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,639] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_Batch_0
[2021-03-01 14:03:12,639]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,639] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_4
[2021-03-01 14:03:12,639]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,639] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1
[2021-03-01 14:03:12,639]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,639] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_5
[2021-03-01 14:03:12,640]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,640] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_2
[2021-03-01 14:03:12,640]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,640] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_6
[2021-03-01 14:03:12,640]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,640] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-03-01 14:03:12,640]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,640] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2
[2021-03-01 14:03:12,640]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,641] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_3
[2021-03-01 14:03:12,641]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,641] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_7
[2021-03-01 14:03:12,641]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,641] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-03-01 14:03:12,641]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,641] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3
[2021-03-01 14:03:12,641]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,641] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_Batch_1
[2021-03-01 14:03:12,641]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,642] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4
[2021-03-01 14:03:12,642]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,642] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_4
[2021-03-01 14:03:12,642]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,642] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_8
[2021-03-01 14:03:12,642]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,642] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_4
[2021-03-01 14:03:12,642]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,642] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5
[2021-03-01 14:03:12,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,643] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_5
[2021-03-01 14:03:12,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,643] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_5
[2021-03-01 14:03:12,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,643] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6
[2021-03-01 14:03:12,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,643] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_6
[2021-03-01 14:03:12,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,644] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7
[2021-03-01 14:03:12,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,644] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_7
[2021-03-01 14:03:12,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,644] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8
[2021-03-01 14:03:12,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,644] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_8
[2021-03-01 14:03:12,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,644] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9
[2021-03-01 14:03:12,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,645] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2021-03-01 14:03:12,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-03-01 14:03:12,696] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2021-03-01 14:03:12,696]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,697] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9
[2021-03-01 14:03:12,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,697] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_8
[2021-03-01 14:03:12,697] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8
[2021-03-01 14:03:12,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,697] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_7
[2021-03-01 14:03:12,697] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7
[2021-03-01 14:03:12,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,698] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6
[2021-03-01 14:03:12,698]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,698] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_6
[2021-03-01 14:03:12,698]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_5
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_5
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_4
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_8
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3
[2021-03-01 14:03:12,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4
[2021-03-01 14:03:12,699] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_4
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_Batch_1
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_7
[2021-03-01 14:03:12,700] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_3
[2021-03-01 14:03:12,700] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_6
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_2
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_5
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_4
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,701] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_Batch_0
[2021-03-01 14:03:12,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_3
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_1
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_2
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_1
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,702] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2021-03-01 14:03:12,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,703]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-03-01 14:03:12,703] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_Thresholding_Batch_0
[2021-03-01 14:03:12,703]   warnings.warn("Using pre-existing IP for %s" % node.name)
