================================================================================ 
Commit: 676aeda81c648efa457c2adce1003f3f8938e13f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:51 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4445_00

[Feature Description]
Update BIOS version to 4445_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC8

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Nov 3 14:36:55 2023 +0800
Change-Id: I39df31a672d8e76a5109888f2d23f11e2bdc3e7c
Original commit hash: 84639eb3b50433f79626bf364ca2fbe1c5ffa6c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 01854d8514da9cf378503c54f40f3331f54522c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.204

Hsd-es-id: N/A
Original commit date: Thu Nov 2 14:37:02 2023 -0700
Original commit hash: cd5f8eb427b83124814c86819fb529f2f3ae4804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3df07b7b5059e94250e12a077a90fa7b529cdba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:45 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.203

Hsd-es-id: N/A
Original commit date: Thu Nov 2 12:43:31 2023 -0700
Original commit hash: e0f77367fc757b9baba0a999ffaabdd4f74f34ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f1de0b5faa16a6b3536ba6663925da8f8a172bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:43 2023 +0800 
-------------------------------------------------------------------------------- 
Update the max frequency for DDR5 SODIMM ECC 2SPC 2DPC

[Feature Description]
Update the max frequency for DDR5 SODIMM ECC 2SPC 2DPC

2DPC 2R2R SODIMM 2000 G2 3600 G2 3600 G2 4000 G2

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: NA
Original commit date: Thu Nov 2 13:54:47 2023 +0800
Change-Id: I69c25e920127c57f99829e64daa7b262e11ada95
Original commit hash: b073e458fa9eb6f01bc03f5ba140f9aeeeba0bbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ad6daa76432fdc3c60729bbc1c62beefbc23dd11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:40 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.202

Hsd-es-id: N/A
Original commit date: Wed Nov 1 21:05:32 2023 -0700
Original commit hash: 9d17994dd6bbc623a3cfbab30601acecf12068a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2ba3f1eecb660da1e2fc200be250f18aca54a8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:38 2023 +0800 
-------------------------------------------------------------------------------- 
Update the max frequency for DDR5 1DPC nECC DIMM

[Feature Description]
Update the max frequency for DDR5 1DPC nECC DIMM
as 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019051846
Original commit date: Wed Nov 1 13:39:18 2023 +0800
Change-Id: I0ce771d32242f2cc649da810ce91e6da22aa978e
Original commit hash: a950cc4858a12f5c9aea16ead3f6d028e1101848

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 53ba960797c4179369789f3accbf95b1ce3e3776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:36 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.201

Hsd-es-id: N/A
Original commit date: Tue Oct 31 10:00:43 2023 -0700
Original commit hash: 2b4aa9a40b43ea7f96772b34676909c8095127db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f03a9e885f44241a542643f219021ef94093a91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:34 2023 +0800 
-------------------------------------------------------------------------------- 
Update the max frequency for DDR5 2SPC/1DPC nECC SODIMM

[Feature Description]
Update the max frequency for DDR5 2SPC/1DPC nECC SODIMM
Support DDR5 Non-ECC SODIMM 2SPC 1DPC
1R 4400/2R 4400 for
Tee Topology.

2DPC 0R1R SODIMM 2000 G2 3600 G2 4000 G2 4400 G2
2DPC 0R2R SODIMM 2000 G2 3600 G2 4000 G2 4400 G2

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019044251
Original commit date: Tue Oct 31 12:27:11 2023 +0800
Change-Id: I9830235559165275e0adb3362fa145ce7292b318
Original commit hash: bbb93aa8c322d8fdb65169d2ee5e3ed3432358d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c935296af0fa3366501c07342ef677e4c00d7240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.200

Hsd-es-id: N/A
Original commit date: Thu Oct 26 09:37:12 2023 -0700
Original commit hash: e9217dfdbff0f2168f03a48edbe2593efa8f431d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98e67896fe00b43b1f755f99a720ae304d5a85b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:29 2023 +0800 
-------------------------------------------------------------------------------- 
PORT From MTL: Support non power of 2 density for Alias Check

[Feature Description]
Check if density is power of 2,
if non power of 2, reduce the addressing by 25%

Package/Module:
AlderLakeBoardPkg
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15014433668
Original commit date: Thu Aug 10 17:16:22 2023 +0800
Change-Id: If0b9e73c46ab81d4446b81f63754899ae3f9ca43
Original commit hash: eb442978e5933a7fe6d0ba89c415461c9d93d15c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: d375ad963d6121d78b952eb0f3472e27c42bce44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4435_00

[Feature Description]
Update BIOS version to 4435_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC7
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Oct 27 13:33:23 2023 +0800
Change-Id: Iac0761ca52f9eb4981900f30581fca14e9597698
Original commit hash: 0db8d65d5c314b0c4c3edd2705347a0bb7688007

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0af03e874cf40d377ed99a83c24ca923a8e5bd5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000120 update for RPL B0

[Feature Description]
Updated patch 0x00000120 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15014547286
Original commit date: Tue Oct 24 16:52:06 2023 +0800
Change-Id: I536ad7cccfff468141f7aaf802092accb0812218
Original commit hash: ede6b1da0a5f2285584f534514d0ba7a9ad82388

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d5a8b97d00829275f185056cf1f939556735991b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:21 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix for CpuPcieSnoopLatencyOverrideValue setup option issue

[Issue Description]
CpuPcieSnoopLatencyOverrideValue cannot be set successfully when we set
Snoop Latency Override as Manual and modify Snoop Latency value and set
Force LTR Override as enable under SA setup with External BIOS. Also
there is no debug message from ConfigureLtrOverride function in the
debug log

[Resolution]
ConfigureLtrOverride function only executes when ForceLtrOverride is
enabled, but Update policy of ForceLtrOverride is under Restricted tag
and hence it is not updated in External BIOS. Removed the restricted tag
to update policy to update the ForceLtrOverride value and removed the
upd from restricted. Also modified the format specifier of RpBase in
ConfigureLtrOverride function since it is overriding OvrVal value.

Package/Module: AlderLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
ADLP, RPLP, ADLS, RPLS.

Hsd-es-id: 15014399256
Original commit date: Thu Oct 19 13:26:50 2023 +0530
Change-Id: I7d64985ddb360a3f9a15e29c05d48e9060333061
Original commit hash: 67130393607e0a207ee4b1f6aaf76b9d15e78ce9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 52442b8a84592ce629f569d645c073daf5e86ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:19 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x411f

[Feature Description]
Add uCode m_e0_b06a2_0000411f.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014530986
Original commit date: Fri Oct 20 18:43:50 2023 +0800
Change-Id: Ib85d1da336d911db3b116ea3be6d728bc0a9d7ad
Original commit hash: 4fe71103266a01f2cf061e3221f38e1af9a08f09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8dc5c1b8f8754783b1d7cb909ce2676c8674457a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:16 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4422_00

[Feature Description]
Update BIOS version to 4422_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC6
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Oct 17 13:33:32 2023 +0800
Change-Id: I2a92a8010d4c52dfa59a1a09dfd84ff186fc5473
Original commit hash: 9477cbc1f3c272e3c3a03a3993ccfbe1d8f7be12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f99f2c6ba87bfbff0c57b53d71e8b9e2c2d60a24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 9 11:11:14 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x411e

[Feature Description]
Add uCode m_e0_b06a2_0000411e.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014375956
Original commit date: Thu Sep 28 23:10:02 2023 +0800
Change-Id: I6adb39f25670b5f36bb0b191ab4afef55bc3e5f2
Original commit hash: 8faa8bd7379830bd3974ee923bc040cd45a3b6d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
