Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 21:47:23 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           29 |
| Yes          | No                    | No                     |              53 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                            Enable Signal                                           |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG     | db1/new_input_i_1_n_0                                                                              |                                                 |                1 |              1 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/cs10_out                                                                            |                                                 |                1 |              1 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    | display/strobe_out[3]_i_1_n_0                   |                2 |              4 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    | display/p_0_in[2]                               |                3 |              4 |
|  clkdivider/inst/clk_out2 |                                                                                                    |                                                 |                4 |              4 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/byte_counter[9]_i_1_n_0                                                             |                                                 |                2 |              4 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/bit_counter[7]_i_1_n_0                                                              | sfx_manager/sd/bit_counter[9]_i_1_n_0           |                1 |              4 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/return_state[4]_i_1_n_0                                                             |                                                 |                2 |              5 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/state[4]_i_1_n_0                                                                    | sfx_manager/sd/SR[0]                            |                3 |              5 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/byte_counter[9]_i_1_n_0                                                             | sfx_manager/sd/byte_counter[7]_i_1_n_0          |                2 |              6 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/bit_counter[7]_i_1_n_0                                                              |                                                 |                2 |              6 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/data_sig[7]_i_1_n_0                                                                 |                                                 |                1 |              7 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/recv_data[7]_i_1_n_0                                                                |                                                 |                2 |              8 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/dout[7]_i_1_n_0                                                                     |                                                 |                2 |              8 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/cmd_out[45]_i_1_n_0                                                                 | sfx_manager/sd/cmd_out[55]_i_1_n_0              |                2 |              9 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/cmd_out[45]_i_1_n_0                                                                 |                                                 |                5 |             13 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    | sfx_manager/sfx0/srst0                          |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     | db1/count                                                                                          | db1/new_input_i_1_n_0                           |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    |                                                 |               13 |             25 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    | sfx_manager/sfx0/data_request_offset[0]_i_1_n_0 |                7 |             26 |
|  clk_100mhz_IBUF_BUFG     | sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | sfx_manager/sfx0/srst0                          |                8 |             26 |
|  clk_100mhz_IBUF_BUFG     | sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | sfx_manager/sfx0/srst0                          |                8 |             26 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/boot_counter[0]_i_1_n_0                                                             | sfx_manager/sd/SR[0]                            |                7 |             27 |
|  clk_100mhz_IBUF_BUFG     |                                                                                                    | sfx_manager/sd/SR[0]                            |               12 |             31 |
|  clk_100mhz_IBUF_BUFG     | sfx_manager/sfx0/sample_counter0                                                                   | sfx_manager/sfx0/sample_counter[0]_i_1_n_0      |                8 |             32 |
|  clkdivider/inst/clk_out2 | sfx_manager/sd/cmd_out[45]_i_1_n_0                                                                 | sfx_manager/sd/cmd_out[47]_i_1_n_0              |               11 |             33 |
+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


