

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s'
================================================================
* Date:           Wed Jun 15 23:30:46 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     9570|   516780| 47.850 us | 2.584 ms |  9570|  516780|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |     9569|   516779| 11 ~ 594 |          -|          -|   870|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    423|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1025|    657|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    517|    -|
|Register         |        -|      -|    3501|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    4526|   1597|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       4|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s  |        0|      0|  1025|  512|    0|
    |myproject_axi_mux_83_32_1_1_U53                                       |myproject_axi_mux_83_32_1_1                           |        0|      0|     0|  145|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                 |                                                      |        0|      0|  1025|  657|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln245_fu_775_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln247_fu_786_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln250_fu_735_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln252_fu_746_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln411_fu_672_p2     |     +    |      0|  0|  27|          20|          11|
    |i_fu_666_p2             |     +    |      0|  0|  14|          10|           1|
    |ir_fu_718_p2            |     +    |      0|  0|  14|          10|           1|
    |and_ln215_1_fu_654_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_2_fu_660_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_648_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_224        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_233        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln206_fu_815_p2    |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln215_1_fu_602_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln215_2_fu_622_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_3_fu_642_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_fu_592_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln237_fu_730_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln241_fu_770_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln404_fu_724_p2    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln247_fu_791_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln252_fu_751_p3  |  select  |      0|  0|  32|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 423|         387|          63|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  101|         21|    1|         21|
    |ap_done                                |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_519_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_122_phi_fu_489_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_123_phi_fu_458_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_124_phi_fu_427_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_125_phi_fu_396_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_126_phi_fu_365_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_127_phi_fu_334_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_128_phi_fu_303_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_129_phi_fu_272_p16    |   15|          3|   32|         96|
    |data_V_V_blk_n                         |    9|          2|    1|          2|
    |i_0_i18_reg_145                        |    9|          2|   10|         20|
    |ir1_0_i_i_i17_reg_157                  |    9|          2|   10|         20|
    |pX_8                                   |    9|          2|   32|         64|
    |pY_8                                   |    9|          2|   32|         64|
    |phi_mul_reg_256                        |    9|          2|   20|         40|
    |real_start                             |    9|          2|    1|          2|
    |res_V_V_blk_n                          |    9|          2|    1|          2|
    |res_V_V_din                            |   44|          9|   32|        288|
    |sX_8                                   |    9|          2|   32|         64|
    |storemerge_i_reg_515                   |    9|          2|   32|         64|
    |tmp_V_122_reg_484                      |    9|          2|   32|         64|
    |tmp_V_123_reg_453                      |    9|          2|   32|         64|
    |tmp_V_124_reg_422                      |    9|          2|   32|         64|
    |tmp_V_12516_reg_168                    |    9|          2|   32|         64|
    |tmp_V_125_reg_391                      |    9|          2|   32|         64|
    |tmp_V_12614_reg_179                    |    9|          2|   32|         64|
    |tmp_V_126_reg_360                      |    9|          2|   32|         64|
    |tmp_V_12712_reg_190                    |    9|          2|   32|         64|
    |tmp_V_127_reg_329                      |    9|          2|   32|         64|
    |tmp_V_12810_reg_201                    |    9|          2|   32|         64|
    |tmp_V_128_reg_298                      |    9|          2|   32|         64|
    |tmp_V_1298_reg_212                     |    9|          2|   32|         64|
    |tmp_V_129_reg_267                      |    9|          2|   32|         64|
    |tmp_V_1306_reg_223                     |    9|          2|   32|         64|
    |tmp_V_1314_reg_234                     |    9|          2|   32|         64|
    |tmp_V_1322_reg_245                     |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  517|        110| 1005|       2509|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |and_ln215_2_reg_893    |     1|   0|     1|          0|
    |ap_CS_fsm              |    20|   0|    20|          0|
    |ap_done_reg            |     1|   0|     1|          0|
    |i_0_i18_reg_145        |    10|   0|    10|          0|
    |i_reg_897              |    10|   0|    10|          0|
    |icmp_ln215_1_reg_876   |     1|   0|     1|          0|
    |icmp_ln215_reg_866     |     1|   0|     1|          0|
    |icmp_ln237_reg_918     |     1|   0|     1|          0|
    |icmp_ln241_reg_927     |     1|   0|     1|          0|
    |ir1_0_i_i_i17_reg_157  |    10|   0|    10|          0|
    |layer_in_V_25          |  2304|   0|  2304|          0|
    |pX_8                   |    32|   0|    32|          0|
    |pX_8_load_reg_887      |    32|   0|    32|          0|
    |pY_8                   |    32|   0|    32|          0|
    |pY_8_load_reg_881      |    32|   0|    32|          0|
    |phi_mul_reg_256        |    20|   0|    20|          0|
    |sX_8                   |    32|   0|    32|          0|
    |sX_8_load_reg_861      |    32|   0|    32|          0|
    |sY_8                   |    32|   0|    32|          0|
    |sY_8_load_reg_871      |    32|   0|    32|          0|
    |select_ln247_reg_931   |    32|   0|    32|          0|
    |select_ln252_reg_922   |    32|   0|    32|          0|
    |start_once_reg         |     1|   0|     1|          0|
    |storemerge_i_reg_515   |    32|   0|    32|          0|
    |tmp_V_115_reg_826      |    32|   0|    32|          0|
    |tmp_V_116_reg_831      |    32|   0|    32|          0|
    |tmp_V_117_reg_836      |    32|   0|    32|          0|
    |tmp_V_118_reg_841      |    32|   0|    32|          0|
    |tmp_V_119_reg_846      |    32|   0|    32|          0|
    |tmp_V_120_reg_851      |    32|   0|    32|          0|
    |tmp_V_121_reg_856      |    32|   0|    32|          0|
    |tmp_V_122_reg_484      |    32|   0|    32|          0|
    |tmp_V_123_reg_453      |    32|   0|    32|          0|
    |tmp_V_124_reg_422      |    32|   0|    32|          0|
    |tmp_V_12516_reg_168    |    32|   0|    32|          0|
    |tmp_V_125_reg_391      |    32|   0|    32|          0|
    |tmp_V_12614_reg_179    |    32|   0|    32|          0|
    |tmp_V_126_reg_360      |    32|   0|    32|          0|
    |tmp_V_12712_reg_190    |    32|   0|    32|          0|
    |tmp_V_127_reg_329      |    32|   0|    32|          0|
    |tmp_V_12810_reg_201    |    32|   0|    32|          0|
    |tmp_V_128_reg_298      |    32|   0|    32|          0|
    |tmp_V_1298_reg_212     |    32|   0|    32|          0|
    |tmp_V_129_reg_267      |    32|   0|    32|          0|
    |tmp_V_1306_reg_223     |    32|   0|    32|          0|
    |tmp_V_1314_reg_234     |    32|   0|    32|          0|
    |tmp_V_1322_reg_245     |    32|   0|    32|          0|
    |tmp_V_reg_821          |    32|   0|    32|          0|
    +-----------------------+------+----+------+-----------+
    |Total                  |  3501|   0|  3501|          0|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config9> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

