Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "alu.v" in library work
Module <alu> compiled
No errors in compilation
Analysis of file <"alu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <alu> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <alu>.
Module <alu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:737 - Found 12-bit latch for signal <$old_Z_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <OV>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <CarryOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 12-bit xor2 for signal <old_Z_3$xor0000> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <alu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 12-bit latch                                          : 1
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 12-bit latch                                          : 1
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 6.
Latch _old_Z_3_11 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : alu.ngr
Top Level Output File Name         : alu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 42

Cell Usage :
# BELS                             : 153
#      GND                         : 1
#      LUT2                        : 38
#      LUT3                        : 1
#      LUT4                        : 61
#      MUXCY                       : 24
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 16
#      LD                          : 15
#      LDE                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 42
#      IBUF                        : 27
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       56  out of    960     5%  
 Number of Slice Flip Flops:              1  out of   1920     0%  
 Number of 4 input LUTs:                100  out of   1920     5%  
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of     66    63%  
    IOB Flip Flops:                      15
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OP<1>                              | IBUF+BUFG              | 1     |
OV_or0000(OV_or00001:O)            | NONE(*)(OV)            | 1     |
old_Z_3_not0001(old_Z_3_not00011:O)| NONE(*)(_old_Z_3_0)    | 14    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 6.682ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OP<1>'
  Total number of paths / destination ports: 76 / 2
-------------------------------------------------------------------------
Offset:              5.235ns (Levels of Logic = 16)
  Source:            B<0> (PAD)
  Destination:       CarryOut (LATCH)
  Destination Clock: OP<1> falling

  Data Path: B<0> to CarryOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.607  B_0_IBUF (B_0_IBUF)
     LUT2:I1->O            1   0.612   0.000  Msub__AUX_2_lut<0> (Msub__AUX_2_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Msub__AUX_2_cy<0> (Msub__AUX_2_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<1> (Msub__AUX_2_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<2> (Msub__AUX_2_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<3> (Msub__AUX_2_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<4> (Msub__AUX_2_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<5> (Msub__AUX_2_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<6> (Msub__AUX_2_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<7> (Msub__AUX_2_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<8> (Msub__AUX_2_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<9> (Msub__AUX_2_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Msub__AUX_2_cy<10> (Msub__AUX_2_cy<10>)
     MUXCY:CI->O           0   0.051   0.000  Msub__AUX_2_cy<11> (Msub__AUX_2_cy<11>)
     XORCY:CI->O           1   0.699   0.360  Msub__AUX_2_xor<12> (_AUX_2<12>)
     LUT4:I3->O            1   0.612   0.000  CarryOut_mux00001 (CarryOut_mux0000)
     LDE:D                     0.268          CarryOut
    ----------------------------------------
    Total                      5.235ns (4.268ns logic, 0.967ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OV_or0000'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.690ns (Levels of Logic = 3)
  Source:            OP<1> (PAD)
  Destination:       OV (LATCH)
  Destination Clock: OV_or0000 falling

  Data Path: OP<1> to OV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.106   1.224  OP_1_IBUF (OP_1_IBUF1)
     LUT2:I0->O           15   0.612   0.867  OV_mux000021 (N32)
     LUT4:I3->O            1   0.612   0.000  OV_mux00001 (OV_mux0000)
     LD:D                      0.268          OV
    ----------------------------------------
    Total                      4.690ns (2.598ns logic, 2.092ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'old_Z_3_not0001'
  Total number of paths / destination ports: 831 / 14
-------------------------------------------------------------------------
Offset:              6.682ns (Levels of Logic = 5)
  Source:            OP<1> (PAD)
  Destination:       _old_Z_3_1 (LATCH)
  Destination Clock: old_Z_3_not0001 falling

  Data Path: OP<1> to _old_Z_3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.106   1.141  OP_1_IBUF (OP_1_IBUF1)
     LUT2:I1->O           11   0.612   0.823  old_Z_3_mux0000<0>41 (old_Z_3_mux0000<0>41)
     LUT4:I2->O            1   0.612   0.387  old_Z_3_mux0000<1>71 (old_Z_3_mux0000<1>71)
     LUT4:I2->O            1   0.612   0.509  old_Z_3_mux0000<1>77 (old_Z_3_mux0000<1>77)
     LUT2:I0->O            1   0.612   0.000  old_Z_3_mux0000<1>101 (old_Z_3_mux0000<1>)
     LD:D                      0.268          _old_Z_3_1
    ----------------------------------------
    Total                      6.682ns (3.822ns logic, 2.860ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OP<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            CarryOut (LATCH)
  Destination:       CarryOut (PAD)
  Source Clock:      OP<1> falling

  Data Path: CarryOut to CarryOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.588   0.357  CarryOut (CarryOut_OBUF)
     OBUF:I->O                 3.169          CarryOut_OBUF (CarryOut)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'old_Z_3_not0001'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            _old_Z_3_11_1 (LATCH)
  Destination:       Sign (PAD)
  Source Clock:      old_Z_3_not0001 falling

  Data Path: _old_Z_3_11_1 to Sign
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  _old_Z_3_11_1 (_old_Z_3_11_1)
     OBUF:I->O                 3.169          Sign_OBUF (Sign)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OV_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            OV (LATCH)
  Destination:       OV (PAD)
  Source Clock:      OV_or0000 falling

  Data Path: OV to OV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  OV (OV_OBUF)
     OBUF:I->O                 3.169          OV_OBUF (OV)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.05 secs
 
--> 

Total memory usage is 261192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

