Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May  9 00:52:11 2025
| Host         : DESKTOP-Q62E4QT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file zybo_design_wrapper_timing_summary_routed.rpt -pb zybo_design_wrapper_timing_summary_routed.pb -rpx zybo_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.959   -71313.703                  34158                62375        0.019        0.000                      0                62262        0.333        0.000                       0                 16425  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                       -5.959   -71313.703                  34158                56938        0.019        0.000                      0                56938        2.500        0.000                       0                 13640  
  I                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O        1.296        0.000                      0                 5132        0.118        0.000                      0                 5132        3.020        0.000                       0                  2772  
  mmcm_fbclk_out                                                                                                                                                              8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    6.864        0.000                      0                   46                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        7.872        0.000                      0                   67                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.447        0.000                      0                  192        0.618        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        34158  Failing Endpoints,  Worst Slack       -5.959ns,  Total Violation   -71313.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.959ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 4.029ns (25.719%)  route 11.636ns (74.281%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          0.979     7.269    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.393 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1/O
                         net (fo=5, routed)           0.613     8.006    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]
    SLICE_X17Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.639    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2_n_21
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.753    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2_n_21
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2_n_21
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[15]_i_3/CO[3]
                         net (fo=22, routed)          0.907     9.888    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[15]_3[0]
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.012 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563/O
                         net (fo=1, routed)           0.439    10.451    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563_n_21
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_530/O
                         net (fo=1, routed)           0.438    11.013    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_2
    SLICE_X18Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.137 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_460/O
                         net (fo=1, routed)           0.679    11.817    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3925_open_set_heap_f_score_V_address0[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.941 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350/O
                         net (fo=1, routed)           0.303    12.243    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.367 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198/O
                         net (fo=1, routed)           0.279    12.646    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.770 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57/O
                         net (fo=6, routed)           0.563    13.334    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57_n_21
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.458 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_5/O
                         net (fo=158, routed)         1.567    15.024    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/A0
    SLICE_X16Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.322    15.346 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.346    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/OC
    SLICE_X16Y30         MUXF7 (Prop_muxf7_I1_O)      0.247    15.593 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/F7.B/O
                         net (fo=1, routed)           0.000    15.593    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/O0
    SLICE_X16Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    15.691 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3/F8/O
                         net (fo=1, routed)           0.786    16.477    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_3_3_n_21
    SLICE_X17Y41         LUT6 (Prop_lut6_I0_O)        0.319    16.796 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_10/O
                         net (fo=1, routed)           0.645    17.441    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[3]_5
    SLICE_X17Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.565 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_6__2/O
                         net (fo=1, routed)           0.954    18.519    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_6__2_n_21
    SLICE_X17Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000    18.643    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[3]
    SLICE_X17Y40         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.498    12.690    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X17Y40         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.032    12.684    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -18.643    
  -------------------------------------------------------------------
                         slack                                 -5.959    

Slack (VIOLATED) :        -5.894ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 4.371ns (28.023%)  route 11.227ns (71.977%))
  Logic Levels:           18  (CARRY4=3 LUT1=1 LUT3=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.463     6.149    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.273 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_4/O
                         net (fo=37, routed)          0.995     7.267    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/empty_reg_3351_reg[5]_1
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502[0]_i_12/O
                         net (fo=1, routed)           0.000     7.391    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502[0]_i_12_n_21
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.815 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.336     8.151    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/sub_ln209_fu_1889_p2[0]
    SLICE_X17Y57         LUT1 (Prop_lut1_I0_O)        0.303     8.454 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_3/O
                         net (fo=1, routed)           0.352     8.806    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_3_n_21
    SLICE_X15Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.386 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[1]_i_2_n_21
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.764    10.484    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[12]_0[3]
    SLICE_X17Y65         LUT6 (Prop_lut6_I2_O)        0.303    10.787 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_412/O
                         net (fo=1, routed)           0.363    11.150    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_412_n_21
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.274 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_282/O
                         net (fo=1, routed)           0.819    12.093    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.217 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_126__0/O
                         net (fo=1, routed)           0.282    12.500    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_126__0_n_21
    SLICE_X23Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.624 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29/O
                         net (fo=1, routed)           0.707    13.331    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_15_0_0_i_3_3
    SLICE_X21Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.455 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_4/O
                         net (fo=1288, routed)        1.970    15.424    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_2_2/A6
    SLICE_X16Y23         MUXF7 (Prop_muxf7_S_O)       0.314    15.738 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_2_2/F7.B/O
                         net (fo=1, routed)           0.000    15.738    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_2_2/O0
    SLICE_X16Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    15.836 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.976    16.812    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_2_2_n_21
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.319    17.131 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_9/O
                         net (fo=1, routed)           0.431    17.562    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[2]_4
    SLICE_X17Y37         LUT5 (Prop_lut5_I3_O)        0.124    17.686 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__1/O
                         net (fo=1, routed)           0.766    18.452    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__1_n_21
    SLICE_X17Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.576 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    18.576    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[2]
    SLICE_X17Y40         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.498    12.690    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X17Y40         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029    12.681    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -18.576    
  -------------------------------------------------------------------
                         slack                                 -5.894    

Slack (VIOLATED) :        -5.801ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.515ns  (logic 3.825ns (24.654%)  route 11.690ns (75.346%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          0.979     7.269    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.393 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1/O
                         net (fo=5, routed)           0.613     8.006    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]
    SLICE_X17Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.639    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2_n_21
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.753    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2_n_21
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2_n_21
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[15]_i_3/CO[3]
                         net (fo=22, routed)          0.907     9.888    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[15]_3[0]
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.012 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563/O
                         net (fo=1, routed)           0.439    10.451    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563_n_21
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_530/O
                         net (fo=1, routed)           0.438    11.013    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_2
    SLICE_X18Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.137 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_460/O
                         net (fo=1, routed)           0.679    11.817    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3925_open_set_heap_f_score_V_address0[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.941 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350/O
                         net (fo=1, routed)           0.303    12.243    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.367 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198/O
                         net (fo=1, routed)           0.279    12.646    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.770 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57/O
                         net (fo=6, routed)           0.353    13.123    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57_n_21
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.247 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_6__2/O
                         net (fo=158, routed)         1.940    15.187    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/A0
    SLICE_X0Y40          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.311 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.311    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/OD
    SLICE_X0Y40          MUXF7 (Prop_muxf7_I0_O)      0.241    15.552 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.552    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/O0
    SLICE_X0Y40          MUXF8 (Prop_muxf8_I0_O)      0.098    15.650 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7/F8/O
                         net (fo=1, routed)           1.005    16.655    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_7_7_n_21
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.319    16.974 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_8/O
                         net (fo=1, routed)           0.862    17.836    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_8_n_21
    SLICE_X11Y48         LUT4 (Prop_lut4_I2_O)        0.124    17.960 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_5/O
                         net (fo=1, routed)           0.409    18.369    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[7]_1
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.493 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_1/O
                         net (fo=1, routed)           0.000    18.493    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[7]
    SLICE_X11Y46         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.507    12.699    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X11Y46         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.031    12.692    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -18.493    
  -------------------------------------------------------------------
                         slack                                 -5.801    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.468ns  (logic 3.883ns (25.104%)  route 11.585ns (74.896%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          0.979     7.269    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.393 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1/O
                         net (fo=5, routed)           0.613     8.006    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]
    SLICE_X17Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.639    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2_n_21
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.753    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2_n_21
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2_n_21
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[15]_i_3/CO[3]
                         net (fo=22, routed)          0.907     9.888    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[15]_3[0]
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.012 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563/O
                         net (fo=1, routed)           0.439    10.451    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563_n_21
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_530/O
                         net (fo=1, routed)           0.438    11.013    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_2
    SLICE_X18Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.137 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_460/O
                         net (fo=1, routed)           0.679    11.817    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3925_open_set_heap_f_score_V_address0[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.941 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350/O
                         net (fo=1, routed)           0.303    12.243    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.367 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198/O
                         net (fo=1, routed)           0.279    12.646    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.770 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57/O
                         net (fo=6, routed)           0.820    13.590    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57_n_21
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.714 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=158, routed)         1.644    15.358    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/A0
    SLICE_X6Y30          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.219    15.577 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.577    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/OA
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    15.791 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000    15.791    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/O1
    SLICE_X6Y30          MUXF8 (Prop_muxf8_I1_O)      0.088    15.879 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           1.000    16.879    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_1_1_n_21
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.319    17.198 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_9/O
                         net (fo=1, routed)           0.405    17.603    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[1]_7
    SLICE_X7Y44          LUT5 (Prop_lut5_I3_O)        0.124    17.727 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_6__2/O
                         net (fo=1, routed)           0.595    18.322    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_6__2_n_21
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.446 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    18.446    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[1]
    SLICE_X9Y43          FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.507    12.699    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X9Y43          FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.029    12.690    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.743ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 3.825ns (24.769%)  route 11.618ns (75.231%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          0.979     7.269    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.393 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1/O
                         net (fo=5, routed)           0.613     8.006    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]
    SLICE_X17Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.639    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2_n_21
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.753    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2_n_21
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2_n_21
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[15]_i_3/CO[3]
                         net (fo=22, routed)          0.907     9.888    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[15]_3[0]
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.012 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563/O
                         net (fo=1, routed)           0.439    10.451    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563_n_21
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_530/O
                         net (fo=1, routed)           0.438    11.013    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_2
    SLICE_X18Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.137 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_460/O
                         net (fo=1, routed)           0.679    11.817    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3925_open_set_heap_f_score_V_address0[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.941 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350/O
                         net (fo=1, routed)           0.303    12.243    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.367 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198/O
                         net (fo=1, routed)           0.279    12.646    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.770 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57/O
                         net (fo=6, routed)           0.568    13.339    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57_n_21
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.463 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_5/O
                         net (fo=158, routed)         1.768    15.230    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/A0
    SLICE_X4Y33          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.354 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.354    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/OD
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.241    15.595 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.595    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/O0
    SLICE_X4Y33          MUXF8 (Prop_muxf8_I0_O)      0.098    15.693 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5/F8/O
                         net (fo=1, routed)           1.275    16.968    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_5_5_n_21
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.319    17.287 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_8_comp_1/O
                         net (fo=1, routed)           0.484    17.771    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_8_n_21
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.124    17.895 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_5_comp_1/O
                         net (fo=1, routed)           0.401    18.297    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[5]_1
    SLICE_X15Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.421 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    18.421    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[5]
    SLICE_X15Y33         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.494    12.686    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X15Y33         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.029    12.677    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -18.421    
  -------------------------------------------------------------------
                         slack                                 -5.743    

Slack (VIOLATED) :        -5.733ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.444ns  (logic 3.848ns (24.915%)  route 11.596ns (75.085%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          0.979     7.269    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.393 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1/O
                         net (fo=5, routed)           0.613     8.006    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]
    SLICE_X17Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.639    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[0]_i_2_n_21
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.753    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[4]_i_2_n_21
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[8]_i_2_n_21
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[15]_i_3/CO[3]
                         net (fo=22, routed)          0.907     9.888    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/select_ln209_reg_3502_reg[15]_3[0]
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.012 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563/O
                         net (fo=1, routed)           0.439    10.451    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_563_n_21
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_530/O
                         net (fo=1, routed)           0.438    11.013    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_2
    SLICE_X18Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.137 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_460/O
                         net (fo=1, routed)           0.679    11.817    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3925_open_set_heap_f_score_V_address0[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.941 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350/O
                         net (fo=1, routed)           0.303    12.243    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_350_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.367 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198/O
                         net (fo=1, routed)           0.279    12.646    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_198_n_21
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.770 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57/O
                         net (fo=6, routed)           0.568    13.339    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_57_n_21
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.463 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_5/O
                         net (fo=158, routed)         1.759    15.221    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/A0
    SLICE_X4Y39          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.184    15.405 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.405    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/OA
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I1_O)      0.214    15.619 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/F7.A/O
                         net (fo=1, routed)           0.000    15.619    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/O1
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I1_O)      0.088    15.707 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4/F8/O
                         net (fo=1, routed)           1.077    16.784    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3840_4095_4_4_n_21
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.319    17.103 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_8/O
                         net (fo=1, routed)           0.430    17.533    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_8_n_21
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.124    17.657 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_5/O
                         net (fo=1, routed)           0.640    18.298    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[4]_1
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000    18.422    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_7[4]
    SLICE_X11Y39         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.505    12.697    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X11Y39         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.029    12.688    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -18.422    
  -------------------------------------------------------------------
                         slack                                 -5.733    

Slack (VIOLATED) :        -5.722ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.420ns  (logic 3.906ns (25.332%)  route 11.514ns (74.668%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.669     2.977    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X25Y46         FDRE                                         r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/Q
                         net (fo=66, routed)          1.441     4.874    zybo_design_i/toplevel_0/inst/reg_3988[2]
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.998 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28/O
                         net (fo=1, routed)           0.000     4.998    zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28_n_21
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.548 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.548    zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9_n_21
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.705 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_3/CO[1]
                         net (fo=7, routed)           0.624     6.330    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[97]_0[0]
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.329     6.659 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm[97]_i_1/O
                         net (fo=21, routed)          0.584     7.243    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/D[4]
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.367 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_214/O
                         net (fo=5, routed)           1.036     8.403    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[92]_1
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_211__0/O
                         net (fo=6, routed)           0.998     9.525    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[84]_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.649 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_92__2/O
                         net (fo=5, routed)           0.742    10.391    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[84]_1
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.515 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_115__2/O
                         net (fo=2, routed)           1.243    11.758    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_9__0_1
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.882 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_44/O
                         net (fo=6, routed)           0.937    12.818    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_15_0_0__1_3
    SLICE_X11Y60         LUT4 (Prop_lut4_I2_O)        0.124    12.942 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=237, routed)         1.521    14.464    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/A1
    SLICE_X6Y61          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.588 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.588    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/OD
    SLICE_X6Y61          MUXF7 (Prop_muxf7_I0_O)      0.241    14.829 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.829    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/O0
    SLICE_X6Y61          MUXF8 (Prop_muxf8_I0_O)      0.098    14.927 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2/F8/O
                         net (fo=1, routed)           0.691    15.617    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1536_1791_2_2_n_21
    SLICE_X5Y61          LUT4 (Prop_lut4_I1_O)        0.319    15.936 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_15__0/O
                         net (fo=1, routed)           0.669    16.606    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_15__0_n_21
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.124    16.730 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_11__0/O
                         net (fo=1, routed)           0.000    16.730    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_11__0_n_21
    SLICE_X9Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    16.947 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]_i_6/O
                         net (fo=1, routed)           0.559    17.505    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]_i_6_n_21
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.299    17.804 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_2__2/O
                         net (fo=1, routed)           0.468    18.273    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[2]_6
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    18.397 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.397    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_6[2]
    SLICE_X11Y66         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.490    12.682    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk
    SLICE_X11Y66         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    12.675    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                 -5.722    

Slack (VIOLATED) :        -5.719ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.410ns  (logic 4.030ns (26.152%)  route 11.380ns (73.848%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.669     2.977    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X25Y46         FDRE                                         r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/Q
                         net (fo=66, routed)          1.441     4.874    zybo_design_i/toplevel_0/inst/reg_3988[2]
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.998 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28/O
                         net (fo=1, routed)           0.000     4.998    zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28_n_21
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.548 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.548    zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9_n_21
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.705 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_3/CO[1]
                         net (fo=7, routed)           0.624     6.330    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[97]_0[0]
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.329     6.659 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm[97]_i_1/O
                         net (fo=21, routed)          0.584     7.243    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/D[4]
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.367 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_214/O
                         net (fo=5, routed)           1.036     8.403    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[92]_1
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_211__0/O
                         net (fo=6, routed)           0.998     9.525    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[84]_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.649 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_92__2/O
                         net (fo=5, routed)           0.540    10.189    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_47
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.313 r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_34__2/O
                         net (fo=37, routed)          1.099    11.413    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10__1_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.537 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_47_comp/O
                         net (fo=4, routed)           0.748    12.285    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln315_reg_7919_reg[0]_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.409 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_42__1/O
                         net (fo=3, routed)           0.620    13.029    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_15_0_0__1_14
    SLICE_X17Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.153 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_5__0/O
                         net (fo=237, routed)         1.578    14.731    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/A0
    SLICE_X16Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.855 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.855    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/OD
    SLICE_X16Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    15.096 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.096    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/O0
    SLICE_X16Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    15.194 r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5/F8/O
                         net (fo=1, routed)           0.779    15.973    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_1792_2047_5_5_n_21
    SLICE_X7Y70          LUT4 (Prop_lut4_I3_O)        0.319    16.292 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_15__0/O
                         net (fo=1, routed)           0.437    16.729    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_15__0_n_21
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124    16.853 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_11__0/O
                         net (fo=1, routed)           0.000    16.853    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_11__0_n_21
    SLICE_X7Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    17.070 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]_i_6/O
                         net (fo=1, routed)           0.603    17.673    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]_i_6_n_21
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.299    17.972 f  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_2__2/O
                         net (fo=1, routed)           0.291    18.263    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[5]_6
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.387 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_1__1/O
                         net (fo=1, routed)           0.000    18.387    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_6[5]
    SLICE_X13Y72         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.483    12.675    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk
    SLICE_X13Y72         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.031    12.668    zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                 -5.719    

Slack (VIOLATED) :        -5.709ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.482ns  (logic 2.969ns (19.176%)  route 12.513ns (80.824%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X9Y53          FDRE                                         r  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  zybo_design_i/toplevel_0/inst/icmp_ln364_2_reg_9914_reg[0]/Q
                         net (fo=9, routed)           0.856     4.290    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln364_2_reg_9914
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     4.414 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_12/O
                         net (fo=13, routed)          1.148     5.562    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_130__1_3
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.686 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/empty_reg_3351[12]_i_5/O
                         net (fo=10, routed)          0.480     6.166    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351_reg[11]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.290 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_2/O
                         net (fo=44, routed)          1.017     7.307    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9734_reg[0]_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.431 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[2]_i_1/O
                         net (fo=5, routed)           1.211     8.642    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/DI[1]
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_429__0/O
                         net (fo=1, routed)           0.453     9.219    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_429__0_n_21
    SLICE_X22Y73         LUT6 (Prop_lut6_I2_O)        0.124     9.343 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_367__0/O
                         net (fo=1, routed)           0.444     9.787    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_367__0_n_21
    SLICE_X22Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.911 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/ram_reg_0_255_0_0_i_240/O
                         net (fo=1, routed)           0.583    10.494    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__0_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_107__0/O
                         net (fo=3, routed)           1.429    12.047    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_107__0_n_21
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.171 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__0/O
                         net (fo=4, routed)           0.732    12.903    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__0_n_21
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8/O
                         net (fo=237, routed)         1.655    14.682    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/A2
    SLICE_X32Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.280    14.962 r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.962    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/OA
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    15.176 r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/F7.A/O
                         net (fo=1, routed)           0.000    15.176    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/O1
    SLICE_X32Y23         MUXF8 (Prop_muxf8_I1_O)      0.088    15.264 r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0/F8/O
                         net (fo=1, routed)           1.064    16.328    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_0_0_n_21
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.319    16.647 f  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_13/O
                         net (fo=1, routed)           0.473    17.120    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_13_n_21
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.244 f  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9__0/O
                         net (fo=1, routed)           0.154    17.398    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9__0_n_21
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_5__0_comp/O
                         net (fo=1, routed)           0.814    18.336    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[0]_5
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.460 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_1__1/O
                         net (fo=1, routed)           0.000    18.460    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[0]
    SLICE_X39Y33         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.568    12.760    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X39Y33         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/C
                         clock pessimism              0.116    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.029    12.751    zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                 -5.709    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.460ns  (logic 3.514ns (22.730%)  route 11.946ns (77.270%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.669     2.977    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X25Y46         FDRE                                         r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  zybo_design_i/toplevel_0/inst/reg_3988_reg[2]/Q
                         net (fo=66, routed)          1.441     4.874    zybo_design_i/toplevel_0/inst/reg_3988[2]
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.998 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28/O
                         net (fo=1, routed)           0.000     4.998    zybo_design_i/toplevel_0/inst/ap_CS_fsm[97]_i_28_n_21
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.548 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.548    zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_9_n_21
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.705 r  zybo_design_i/toplevel_0/inst/ap_CS_fsm_reg[97]_i_3/CO[1]
                         net (fo=7, routed)           0.624     6.330    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[97]_0[0]
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.329     6.659 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm[97]_i_1/O
                         net (fo=21, routed)          0.584     7.243    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/D[4]
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.367 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_214/O
                         net (fo=5, routed)           1.036     8.403    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[92]_1
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_211__0/O
                         net (fo=6, routed)           0.998     9.525    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[84]_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.649 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_92__2/O
                         net (fo=5, routed)           0.742    10.391    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[84]_1
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.515 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_115__2/O
                         net (fo=2, routed)           1.243    11.758    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_9__0_1
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.882 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_44/O
                         net (fo=6, routed)           0.690    12.572    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_15_0_0__1_3
    SLICE_X27Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.696 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_4__2/O
                         net (fo=237, routed)         1.668    14.363    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/A1
    SLICE_X28Y73         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.487 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.487    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/OD
    SLICE_X28Y73         MUXF7 (Prop_muxf7_I0_O)      0.241    14.728 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.728    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/O0
    SLICE_X28Y73         MUXF8 (Prop_muxf8_I0_O)      0.098    14.826 r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5/F8/O
                         net (fo=1, routed)           1.185    16.012    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3584_3839_5_5_n_21
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.319    16.331 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_14__1/O
                         net (fo=1, routed)           0.583    16.914    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_14__1_n_21
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.038 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_10__2/O
                         net (fo=1, routed)           0.860    17.898    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_10__2_n_21
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    18.022 f  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_5__1/O
                         net (fo=1, routed)           0.291    18.313    zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[5]_11
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    18.437 r  zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_1__2/O
                         net (fo=1, routed)           0.000    18.437    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_3[5]
    SLICE_X37Y61         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.562    12.754    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk
    SLICE_X37Y61         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]/C
                         clock pessimism              0.116    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031    12.747    zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -18.437    
  -------------------------------------------------------------------
                         slack                                 -5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.596%)  route 0.230ns (58.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.552     0.893    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X24Y19         FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[17]/Q
                         net (fo=1, routed)           0.230     1.287    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/q_reg[76]_2[17]
    SLICE_X16Y17         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.823     1.193    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X16Y17         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5/CLK
                         clock pessimism             -0.034     1.159    
    SLICE_X16Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.268    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.776%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.557     0.898    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X14Y17         FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[66]/Q
                         net (fo=1, routed)           0.253     1.292    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/q_reg[76]_2[64]
    SLICE_X24Y15         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.822     1.192    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X24Y15         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5/CLK
                         clock pessimism             -0.034     1.158    
    SLICE_X24Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.252    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.018%)  route 0.220ns (60.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X22Y2          FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/dout_buf_reg[15]/Q
                         net (fo=1, routed)           0.220     1.263    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata_n_66
    SLICE_X17Y4          FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.831     1.201    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/ap_clk
    SLICE_X17Y4          FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.055     1.222    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.609%)  route 0.173ns (43.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.560     0.901    zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0
    SLICE_X25Y4          FDRE                                         r  zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/Q
                         net (fo=4, routed)           0.173     1.202    zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0
    SLICE_X21Y4          LUT5 (Prop_lut5_I4_O)        0.098     1.300 r  zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.300    zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_1_n_0
    SLICE_X21Y4          FDRE                                         r  zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.830     1.200    zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0
    SLICE_X21Y4          FDRE                                         r  zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDRE (Hold_fdre_C_D)         0.091     1.257    zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.557     0.898    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X19Y17         FDRE                                         r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.100     1.139    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/q_reg[76]_2[15]
    SLICE_X16Y16         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.824     1.194    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X16Y16         SRL16E                                       r  zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism             -0.281     0.913    
    SLICE_X16Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.096    zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/error_flag_1_reg_2947_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/empty_39_reg_3793_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.344%)  route 0.215ns (53.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.558     0.899    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X23Y96         FDRE                                         r  zybo_design_i/toplevel_0/inst/error_flag_1_reg_2947_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  zybo_design_i/toplevel_0/inst/error_flag_1_reg_2947_reg[0]/Q
                         net (fo=5, routed)           0.215     1.255    zybo_design_i/toplevel_0/inst/error_flag_1_reg_2947[0]
    SLICE_X21Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.300 r  zybo_design_i/toplevel_0/inst/empty_39_reg_3793[0]_i_1/O
                         net (fo=1, routed)           0.000     1.300    zybo_design_i/toplevel_0/inst/empty_39_reg_3793[0]
    SLICE_X21Y95         FDRE                                         r  zybo_design_i/toplevel_0/inst/empty_39_reg_3793_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.829     1.199    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X21Y95         FDRE                                         r  zybo_design_i/toplevel_0/inst/empty_39_reg_3793_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y95         FDRE (Hold_fdre_C_D)         0.091     1.256    zybo_design_i/toplevel_0/inst/empty_39_reg_3793_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/i_12_reg_3413_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.114%)  route 0.217ns (53.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.557     0.898    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X25Y58         FDRE                                         r  zybo_design_i/toplevel_0/inst/i_12_reg_3413_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zybo_design_i/toplevel_0/inst/i_12_reg_3413_reg[0]/Q
                         net (fo=7, routed)           0.217     1.256    zybo_design_i/toplevel_0/inst/i_12_reg_3413[0]
    SLICE_X21Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.301 r  zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425[0]_i_1/O
                         net (fo=1, routed)           0.000     1.301    zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425[0]
    SLICE_X21Y56         FDRE                                         r  zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.829     1.199    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X21Y56         FDRE                                         r  zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.092     1.257    zybo_design_i/toplevel_0/inst/existing_idx_ph_reg_3425_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.917%)  route 0.186ns (43.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.559     0.900    zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X20Y7          FDRE                                         r  zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[69]/Q
                         net (fo=4, routed)           0.186     1.234    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awlen[4]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.098     1.332 r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split/O
                         net (fo=1, routed)           0.000     1.332    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split__0
    SLICE_X24Y6          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.828     1.198    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X24Y6          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y6          FDRE (Hold_fdre_C_D)         0.120     1.284    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.417%)  route 0.224ns (54.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.565     0.906    zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.224     1.270    zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.315 r  zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.315    zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2_n_0
    SLICE_X9Y49          FDRE                                         r  zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.835     1.205    zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zybo_design_i/toplevel_0/inst/error_flag_5_reg_3588_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/error_flag_6_reg_3655_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.402%)  route 0.236ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.562     0.903    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X15Y97         FDRE                                         r  zybo_design_i/toplevel_0/inst/error_flag_5_reg_3588_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  zybo_design_i/toplevel_0/inst/error_flag_5_reg_3588_reg[17]/Q
                         net (fo=3, routed)           0.236     1.280    zybo_design_i/toplevel_0/inst/error_flag_5_reg_3588_reg_n_21_[17]
    SLICE_X25Y96         FDRE                                         r  zybo_design_i/toplevel_0/inst/error_flag_6_reg_3655_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.827     1.197    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X25Y96         FDRE                                         r  zybo_design_i/toplevel_0/inst/error_flag_6_reg_3655_reg[17]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y96         FDRE (Hold_fdre_C_D)         0.066     1.229    zybo_design_i/toplevel_0/inst/error_flag_6_reg_3655_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11     zybo_design_i/toplevel_0/inst/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11     zybo_design_i/toplevel_0/inst/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4      zybo_design_i/toplevel_0/inst/moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5      zybo_design_i/toplevel_0/inst/moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y21     zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0      zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0      zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12     zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20     zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3925/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y25     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y25     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y25     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y25     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y69     zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y69     zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64     zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_512_767_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64     zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_512_767_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64     zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_512_767_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y37     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y37     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y37     zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3328_3583_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y74     zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y73     zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y92     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y91     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y98     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y97     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y96     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y95     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X0Y5       zybo_design_i/hdmi/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 15.452 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.979     9.477    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.124     9.601 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.610    14.211    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.822    15.452    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]/C
                         clock pessimism              0.550    16.002    
                         clock uncertainty           -0.066    15.936    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    15.507    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 15.452 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.979     9.477    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.124     9.601 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.610    14.211    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.822    15.452    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18]/C
                         clock pessimism              0.550    16.002    
                         clock uncertainty           -0.066    15.936    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    15.507    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 15.452 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.979     9.477    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.124     9.601 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.610    14.211    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.822    15.452    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19]/C
                         clock pessimism              0.550    16.002    
                         clock uncertainty           -0.066    15.936    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    15.507    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 15.452 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.979     9.477    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.124     9.601 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.610    14.211    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.822    15.452    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22]/C
                         clock pessimism              0.550    16.002    
                         clock uncertainty           -0.066    15.936    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    15.507    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 15.452 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.979     9.477    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.124     9.601 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.610    14.211    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.822    15.452    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/C
                         clock pessimism              0.550    16.002    
                         clock uncertainty           -0.066    15.936    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    15.507    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.087ns (14.065%)  route 6.641ns (85.935%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.440     8.938    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         2.170    11.232    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.897    12.281    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.355    12.636 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.135    13.770    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.632    15.230    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.087ns (14.065%)  route 6.641ns (85.935%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.440     8.938    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         2.170    11.232    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.897    12.281    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.355    12.636 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.135    13.770    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.632    15.230    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.087ns (14.065%)  route 6.641ns (85.935%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.440     8.938    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         2.170    11.232    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.897    12.281    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.355    12.636 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.135    13.770    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.632    15.230    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.087ns (14.065%)  route 6.641ns (85.935%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.440     8.938    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         2.170    11.232    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.897    12.281    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.355    12.636 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.135    13.770    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X36Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.632    15.230    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 1.087ns (14.359%)  route 6.483ns (85.641%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.886     6.042    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     6.498 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.440     8.938    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         2.170    11.232    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.897    12.281    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.355    12.636 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.977    13.612    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.747    15.377    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X36Y73         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.550    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X36Y73         FDRE (Setup_fdre_C_R)       -0.632    15.229    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][26]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.285     1.853    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y84         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][26]/Q
                         net (fo=2, routed)           0.066     2.060    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[130]
    SLICE_X28Y84         LUT3 (Prop_lut3_I2_O)        0.045     2.105 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][26]_i_1/O
                         net (fo=1, routed)           0.000     2.105    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]_0
    SLICE_X28Y84         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.321     2.388    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y84         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/C
                         clock pessimism             -0.522     1.866    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.121     1.987    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.277     1.845    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y75         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/Q
                         net (fo=1, routed)           0.056     2.041    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[20]
    SLICE_X23Y75         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.311     2.378    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y75         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][20]/C
                         clock pessimism             -0.533     1.845    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)         0.076     1.921    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.282     1.850    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y80         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/Q
                         net (fo=1, routed)           0.056     2.046    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[42]
    SLICE_X23Y80         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.317     2.384    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y80         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X23Y80         FDRE (Hold_fdre_C_D)         0.076     1.926    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.262     1.830    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     2.026    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][12]
    SLICE_X41Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.299     2.366    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.536     1.830    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.075     1.905    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.289     1.857    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.053    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.325     2.392    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.535     1.857    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.075     1.932    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.287     1.855    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y88         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.051    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X33Y88         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.324     2.391    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y88         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.536     1.855    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.075     1.930    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.288     1.856    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y91         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.052    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X31Y91         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.326     2.393    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y91         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.537     1.856    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.075     1.931    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.262     1.830    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.026    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X43Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.299     2.366    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y90         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.536     1.830    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.075     1.905    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.262     1.830    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y58         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/Q
                         net (fo=1, routed)           0.056     2.026    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[22]
    SLICE_X41Y58         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.299     2.366    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y58         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/C
                         clock pessimism             -0.536     1.830    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.075     1.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.289     1.857    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X35Y53         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/Q
                         net (fo=1, routed)           0.056     2.053    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[44]
    SLICE_X35Y53         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.325     2.392    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X35Y53         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/C
                         clock pessimism             -0.535     1.857    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.075     1.932    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y74  zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y73  zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y92  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y91  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y98  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y97  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y96  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y79  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y81  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.064%)  route 2.571ns (84.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/Q
                         net (fo=1, routed)           2.571     3.027    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[15]
    SLICE_X22Y97         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y97         FDRE (Setup_fdre_C_D)       -0.109     9.891    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.898ns  (logic 0.456ns (15.735%)  route 2.442ns (84.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           2.442     2.898    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X3Y97          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.092     9.908    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.759ns  (logic 0.456ns (16.525%)  route 2.303ns (83.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/Q
                         net (fo=1, routed)           2.303     2.759    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[13]
    SLICE_X9Y84          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.543ns  (logic 0.456ns (17.931%)  route 2.087ns (82.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           2.087     2.543    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X20Y89         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y89         FDRE (Setup_fdre_C_D)       -0.061     9.939    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.491ns  (logic 0.456ns (18.305%)  route 2.035ns (81.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           2.035     2.491    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X18Y85         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y85         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -2.491    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.260%)  route 1.912ns (80.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.912     2.368    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X43Y94         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)       -0.071     9.929    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.386ns  (logic 0.456ns (19.109%)  route 1.930ns (80.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           1.930     2.386    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X8Y86          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)       -0.043     9.957    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.884%)  route 1.837ns (80.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.837     2.293    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X23Y99         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y99         FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.284ns  (logic 0.456ns (19.969%)  route 1.828ns (80.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.828     2.284    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X26Y96         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y96         FDRE (Setup_fdre_C_D)       -0.093     9.907    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.276ns  (logic 0.456ns (20.038%)  route 1.820ns (79.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.820     2.276    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X7Y92          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)       -0.092     9.908    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.632    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        7.872ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.100ns  (logic 0.456ns (21.714%)  route 1.644ns (78.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79                                       0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           1.644     2.100    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X32Y81         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)       -0.028     9.972    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -2.100    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.972ns  (logic 0.456ns (23.126%)  route 1.516ns (76.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/Q
                         net (fo=1, routed)           1.516     1.972    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[15]
    SLICE_X41Y65         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)       -0.109     9.891    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.938ns  (logic 0.456ns (23.528%)  route 1.482ns (76.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           1.482     1.938    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[14]
    SLICE_X26Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y61         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.138%)  route 1.515ns (76.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           1.515     1.971    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[17]
    SLICE_X40Y68         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)       -0.061     9.939    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -1.971    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.920ns  (logic 0.456ns (23.750%)  route 1.464ns (76.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           1.464     1.920    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X37Y70         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)       -0.058     9.942    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.705ns  (logic 0.419ns (24.572%)  route 1.286ns (75.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           1.286     1.705    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X29Y69         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)       -0.233     9.767    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.250%)  route 1.281ns (73.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77                                       0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           1.281     1.737    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X27Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)       -0.093     9.907    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.658ns  (logic 0.456ns (27.511%)  route 1.202ns (72.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           1.202     1.658    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X26Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y61         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.374%)  route 1.112ns (72.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.112     1.531    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.220     9.780    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.691ns  (logic 0.456ns (26.964%)  route 1.235ns (73.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97                                      0.000     0.000 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.235     1.691    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X38Y96         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)       -0.047     9.953    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  8.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.715ns (17.958%)  route 3.266ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.585     6.959    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y6          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y6          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.361    12.407    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.715ns (17.958%)  route 3.266ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.585     6.959    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y6          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y6          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.361    12.407    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.715ns (17.958%)  route 3.266ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.585     6.959    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y6          FDPE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y6          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y6          FDPE (Recov_fdpe_C_PRE)     -0.361    12.407    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.715ns (17.958%)  route 3.266ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.585     6.959    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y6          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y6          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.715ns (17.958%)  route 3.266ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.585     6.959    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y6          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y6          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.715ns (19.036%)  route 3.041ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.359     6.734    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.715ns (19.036%)  route 3.041ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.359     6.734    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.715ns (19.036%)  route 3.041ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.359     6.734    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.715ns (19.036%)  route 3.041ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.359     6.734    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.715ns (19.036%)  route 3.041ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.670     2.978    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.682     5.079    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y2          LUT3 (Prop_lut3_I2_O)        0.296     5.375 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.359     6.734    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       1.499    12.691    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.053%)  route 0.546ns (68.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.336     1.694    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X26Y0          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y0          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X26Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.076    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.053%)  route 0.546ns (68.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.336     1.694    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X26Y0          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y0          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X26Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.076    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.053%)  route 0.546ns (68.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.336     1.694    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X26Y0          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y0          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X26Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.076    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.053%)  route 0.546ns (68.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.336     1.694    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X26Y0          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y0          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X26Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.076    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.053%)  route 0.546ns (68.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.336     1.694    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X26Y0          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X26Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.073    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.732%)  route 0.357ns (61.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.590     0.931    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.128     1.059 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.182     1.240    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.098     1.338 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.176     1.514    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y2          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.860     1.230    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y2          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.732%)  route 0.357ns (61.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.590     0.931    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.128     1.059 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.182     1.240    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.098     1.338 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.176     1.514    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y2          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.860     1.230    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y2          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.732%)  route 0.357ns (61.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.590     0.931    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.128     1.059 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.182     1.240    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.098     1.338 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.176     1.514    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y2          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.860     1.230    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y2          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.732%)  route 0.357ns (61.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.590     0.931    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.128     1.059 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.182     1.240    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.098     1.338 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.176     1.514    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y2          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.860     1.230    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y2          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.585%)  route 0.360ns (59.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.561     0.902    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y1          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.210     1.259    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y1          LUT3 (Prop_lut3_I1_O)        0.098     1.357 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.150     1.508    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y1          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13642, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.660    





