'\" t
.nh
.TH "X86-VREDUCEPH" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
VREDUCEPH - PERFORM REDUCTION TRANSFORMATION ON PACKED FP16 VALUES
.TS
allbox;
l l l l l 
l l l l l .
\fBInstruction En bit Mode Flag Support Instruction En bit Mode Flag Support 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En bit Mode Flag Op/ 64/32 CPUID Feature Instruction En bit Mode Flag 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En bit Mode Flag Op/ 64/32 CPUID Feature\fP	\fB\fP	\fBSupport\fP	\fB\fP	\fBDescription\fP
T{
EVEX.128.NP.0F3A.W0 56 /r /ib VREDUCEPH xmm1{k1}{z}, xmm2/m128/m16bcst, imm8
T}	A	V/V	AVX512-FP16 AVX512VL	T{
Perform reduction transformation on packed FP16 values in xmm2/m128/m16bcst by subtracting a number of fraction bits specified by the imm8 field. Store the result in xmm1 subject to writemask k1.
T}
T{
EVEX.256.NP.0F3A.W0 56 /r /ib VREDUCEPH ymm1{k1}{z}, ymm2/m256/m16bcst, imm8
T}	A	V/V	AVX512-FP16 AVX512VL	T{
Perform reduction transformation on packed FP16 values in ymm2/m256/m16bcst by subtracting a number of fraction bits specified by the imm8 field. Store the result in ymm1 subject to writemask k1.
T}
T{
EVEX.512.NP.0F3A.W0 56 /r /ib VREDUCEPH zmm1{k1}{z}, zmm2/m512/m16bcst {sae}, imm8
T}	A	V/V	AVX512-FP16	T{
Perform reduction transformation on packed FP16 values in zmm2/m512/m16bcst by subtracting a number of fraction bits specified by the imm8 field. Store the result in zmm1 subject to writemask k1.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="vreduceph.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	Full	ModRM:reg (w)	ModRM:r/m (r)	imm8 (r)	N/A
.TE

.SS DESCRIPTION
This instruction performs a reduction transformation of the packed
binary encoded FP16 values in the source operand (the second operand)
and store the reduced results in binary FP format to the destination
operand (the first operand) under the writemask k1.

.PP
The reduction transformation subtracts the integer part and the leading
M fractional bits from the binary FP source value, where M is a unsigned
integer specified by imm8[7:4]\&. Specifically, the reduction
transformation can be expressed as:

.PP
dest = src − (ROUND(2M * src)) * 2−M

.PP
where ROUND() treats src, 2M, and their product as binary FP
numbers with normalized significand and biased exponents.

.PP
The magnitude of the reduced result can be expressed by considering src
= 2p * man2, where ‘man2’ is the normalized significand and
‘p’ is the unbiased exponent.

.PP
Then if RC=RNE: 0 ≤ |ReducedResult| ≤ 2−M−1\&.

.PP
Then if RC ≠ RNE: 0 ≤ |ReducedResult| &lt; 2−M\&.

.PP
This instruction might end up with a precision exception set. However,
in case of SPE set (i.e., Suppress Precision Exception, which is
imm8[3]=1), no precision exception is reported.

.PP
This instruction may generate tiny non-zero result. If it does so, it
does not report underflow exception, even if underflow exceptions are
unmasked (UM flag in MXCSR register is 0).

.PP
For special cases, see Table 5-30
\[la]vreduceph.html#tbl\-5\-30\[ra]\&.

.PP
.RS

.PP
1\&. The Round(.) function uses rounding controls specified by
(imm8[2]? MXCSR.RC: imm8[1:0]).

.RE

.SS OPERATION
.EX
def reduce_fp16(src, imm8):
    nan := (src.exp = 0x1F) and (src.fraction != 0)
    if nan:
        return QNAN(src)
    m := imm8[7:4]
    rc := imm8[1:0]
    rc_source := imm8[2]
    spe := imm[3] // suppress precision exception
    tmp := 2^(-m) * ROUND(2^m * src, spe, rc_source, rc)
    tmp := src - tmp // using same RC, SPE controls
    return tmp
.EE

.SS VREDUCEPH DEST{K1}, SRC, IMM8  href="vreduceph.html#vreduceph-dest-k1---src--imm8"
class="anchor">¶

.EX
VL = 128, 256 or 512
KL := VL/16
FOR i := 0 to KL-1:
    IF k1[i] or *no writemask*:
        IF SRC is memory and (EVEX.b = 1):
            tsrc := src.fp16[0]
        ELSE:
            tsrc := src.fp16[i]
        DEST.fp16[i] := reduce_fp16(tsrc, imm8)
    ELSE IF *zeroing*:
        DEST.fp16[i] := 0
    //else DEST.fp16[i] remains unchanged
DEST[MAXVL-1:VL] := 0
.EE

.SS INTEL C/C++ COMPILER INTRINSIC EQUIVALENT  href="vreduceph.html#intel-c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
VREDUCEPH __m128h _mm_mask_reduce_ph (__m128h src, __mmask8 k, __m128h a, int imm8);

VREDUCEPH __m128h _mm_maskz_reduce_ph (__mmask8 k, __m128h a, int imm8);

VREDUCEPH __m128h _mm_reduce_ph (__m128h a, int imm8);

VREDUCEPH __m256h _mm256_mask_reduce_ph (__m256h src, __mmask16 k, __m256h a, int imm8);

VREDUCEPH __m256h _mm256_maskz_reduce_ph (__mmask16 k, __m256h a, int imm8);

VREDUCEPH __m256h _mm256_reduce_ph (__m256h a, int imm8);

VREDUCEPH __m512h _mm512_mask_reduce_ph (__m512h src, __mmask32 k, __m512h a, int imm8);

VREDUCEPH __m512h _mm512_maskz_reduce_ph (__mmask32 k, __m512h a, int imm8);

VREDUCEPH __m512h _mm512_reduce_ph (__m512h a, int imm8);

VREDUCEPH __m512h _mm512_mask_reduce_round_ph (__m512h src, __mmask32 k, __m512h a, int imm8, const int sae);

VREDUCEPH __m512h _mm512_maskz_reduce_round_ph (__mmask32 k, __m512h a, int imm8, const int sae);

VREDUCEPH __m512h _mm512_reduce_round_ph (__m512h a, int imm8, const int sae);
.EE

.SS SIMD FLOATING-POINT EXCEPTIONS  href="vreduceph.html#simd-floating-point-exceptions"
class="anchor">¶

.PP
Invalid, Precision.

.SS OTHER EXCEPTIONS
EVEX-encoded instruction, see Table
2-46, “Type E2 Class Exception Conditions.”

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
