{
    "vtr/and_latch/k6_frac_N10_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 20.4,
        "techmap_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/arm_core/k6_frac_N10_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 1374.1,
        "exec_time(ms)": 9772.9,
        "techmap_time(ms)": 9770.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 646415,
        "latch": 309844,
        "generic logic size": 5,
        "Longest Path": 5605,
        "Average Path": 5,
        "Estimated LUTs": 808755,
        "Total Node": 956260
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 2803,
        "techmap_time(ms)": 2784,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 25912,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5491,
        "Average Path": 5,
        "Estimated LUTs": 26612,
        "Total Node": 32187
    },
    "vtr/bgm/k6_frac_N10_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 625.6,
        "exec_time(ms)": 33299,
        "techmap_time(ms)": 33296.6,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 132001,
        "latch": 6811,
        "generic logic size": 5,
        "Longest Path": 12522,
        "Average Path": 5,
        "Estimated LUTs": 141633,
        "Total Node": 138813
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 626.6,
        "exec_time(ms)": 30011.9,
        "techmap_time(ms)": 29993,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 108852,
        "latch": 6811,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12251,
        "Average Path": 5,
        "Estimated LUTs": 121082,
        "Total Node": 118186
    },
    "vtr/blob_merge/k6_frac_N10_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 567.8,
        "techmap_time(ms)": 565.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24679,
        "latch": 552,
        "generic logic size": 5,
        "Longest Path": 511,
        "Average Path": 4,
        "Estimated LUTs": 25953,
        "Total Node": 25232
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 576.3,
        "techmap_time(ms)": 557.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 18245,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 506,
        "Average Path": 4,
        "Estimated LUTs": 19640,
        "Total Node": 22487
    },
    "vtr/boundtop/k6_frac_N10_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 169.6,
        "exec_time(ms)": 1603.6,
        "techmap_time(ms)": 1601.3,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 73766,
        "latch": 34761,
        "generic logic size": 5,
        "Longest Path": 655,
        "Average Path": 5,
        "Estimated LUTs": 92380,
        "Total Node": 108528
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 620.9,
        "techmap_time(ms)": 602.1,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 5812,
        "latch": 1993,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 580,
        "Average Path": 5,
        "Estimated LUTs": 6078,
        "Total Node": 8038
    },
    "vtr/ch_intrinsics/k6_frac_N10_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 51.5,
        "techmap_time(ms)": 49.2,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 1034,
        "latch": 549,
        "generic logic size": 5,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 1202,
        "Total Node": 1584
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 63.5,
        "techmap_time(ms)": 44.8,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 445,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 490,
        "Total Node": 747
    },
    "vtr/diffeq1/k6_frac_N10_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 20.8,
        "exec_time(ms)": 77.2,
        "techmap_time(ms)": 74.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5460,
        "latch": 193,
        "generic logic size": 5,
        "Longest Path": 1580,
        "Average Path": 4,
        "Estimated LUTs": 5469,
        "Total Node": 5654
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 60.1,
        "techmap_time(ms)": 41.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "vtr/diffeq2/k6_frac_N10_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 20.3,
        "exec_time(ms)": 63.4,
        "techmap_time(ms)": 61,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5260,
        "latch": 96,
        "generic logic size": 5,
        "Longest Path": 1462,
        "Average Path": 4,
        "Estimated LUTs": 5269,
        "Total Node": 5357
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 47.2,
        "techmap_time(ms)": 28.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "vtr/LU32PEEng/k6_frac_N10_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 4956,
        "exec_time(ms)": 185889.3,
        "techmap_time(ms)": 185887,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 2310220,
        "latch": 699221,
        "generic logic size": 5,
        "Longest Path": 37809,
        "Average Path": 4,
        "Estimated LUTs": 2681085,
        "Total Node": 3009442
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 900.7,
        "exec_time(ms)": 42384.6,
        "techmap_time(ms)": 42365.9,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182766,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 5215,
        "Average Path": 4,
        "Estimated LUTs": 193532,
        "Total Node": 227798
    },
    "vtr/LU64PEEng/k6_frac_N10_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 17934.2,
        "exec_time(ms)": 718556.9,
        "techmap_time(ms)": 718554.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 8576395,
        "latch": 2705389,
        "generic logic size": 5,
        "Longest Path": 37949,
        "Average Path": 4,
        "Estimated LUTs": 9997019,
        "Total Node": 11281785
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1793.1,
        "exec_time(ms)": 86036,
        "techmap_time(ms)": 86017.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355588,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5260,
        "Average Path": 4,
        "Estimated LUTs": 376435,
        "Total Node": 441554
    },
    "vtr/LU8PEEng/k6_frac_N10_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 512.2,
        "exec_time(ms)": 14304.9,
        "techmap_time(ms)": 14302.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 218480,
        "latch": 54485,
        "generic logic size": 5,
        "Longest Path": 19406,
        "Average Path": 4,
        "Estimated LUTs": 245189,
        "Total Node": 272966
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 247.4,
        "exec_time(ms)": 10780.4,
        "techmap_time(ms)": 10761.8,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53046,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5146,
        "Average Path": 4,
        "Estimated LUTs": 56403,
        "Total Node": 67090
    },
    "vtr/mcml/k6_frac_N10_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 35071.2,
        "exec_time(ms)": 3323851.4,
        "techmap_time(ms)": 3323849.1,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 17023953,
        "latch": 5262015,
        "generic logic size": 5,
        "Longest Path": 84336,
        "Average Path": 4,
        "Estimated LUTs": 20564490,
        "Total Node": 22285969
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 655.7,
        "exec_time(ms)": 32929.2,
        "techmap_time(ms)": 32910.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19909,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263744
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 1711.7,
        "exec_time(ms)": 28140.8,
        "techmap_time(ms)": 28138.3,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 833887,
        "latch": 274113,
        "generic logic size": 5,
        "Longest Path": 691,
        "Average Path": 4,
        "Estimated LUTs": 974163,
        "Total Node": 1108001
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 73.9,
        "exec_time(ms)": 2069.4,
        "techmap_time(ms)": 2050.2,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 13647,
        "latch": 3383,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 314,
        "Average Path": 4,
        "Estimated LUTs": 13971,
        "Total Node": 18873
    },
    "vtr/mkPktMerge/k6_frac_N10_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 393.8,
        "techmap_time(ms)": 391.4,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 23327,
        "latch": 7839,
        "generic logic size": 5,
        "Longest Path": 109,
        "Average Path": 5,
        "Estimated LUTs": 27458,
        "Total Node": 31167
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 22.1,
        "exec_time(ms)": 239.3,
        "techmap_time(ms)": 220.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1512
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 631.3,
        "techmap_time(ms)": 628.9,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 20288,
        "latch": 5510,
        "generic logic size": 5,
        "Longest Path": 648,
        "Average Path": 4,
        "Estimated LUTs": 23007,
        "Total Node": 25799
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 534.4,
        "techmap_time(ms)": 515.5,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 388,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7301
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 4,
        "latch": 3,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 24.3,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 3,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 10.2,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 68,
        "latch": 11,
        "generic logic size": 5,
        "Longest Path": 21,
        "Average Path": 5,
        "Estimated LUTs": 68,
        "Total Node": 81
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 28.1,
        "techmap_time(ms)": 9.3,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 58,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 58,
        "Total Node": 79
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 1.9,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 6
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 20.7,
        "techmap_time(ms)": 1.8,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 6
    },
    "vtr/or1200/k6_frac_N10_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 721.8,
        "techmap_time(ms)": 719.5,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 17787,
        "latch": 2813,
        "generic logic size": 5,
        "Longest Path": 1978,
        "Average Path": 5,
        "Estimated LUTs": 19044,
        "Total Node": 20601
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 30.6,
        "exec_time(ms)": 660.5,
        "techmap_time(ms)": 641.8,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7129,
        "latch": 765,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1780,
        "Average Path": 5,
        "Estimated LUTs": 7500,
        "Total Node": 8522
    },
    "vtr/raygentop/k6_frac_N10_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 722.9,
        "techmap_time(ms)": 720.6,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 23468,
        "latch": 7524,
        "generic logic size": 5,
        "Longest Path": 410,
        "Average Path": 4,
        "Estimated LUTs": 26711,
        "Total Node": 30993
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 572.8,
        "techmap_time(ms)": 554.1,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 4293,
        "latch": 2175,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 188,
        "Average Path": 4,
        "Estimated LUTs": 4322,
        "Total Node": 6921
    },
    "vtr/sha/k6_frac_N10_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 16,
        "exec_time(ms)": 144.2,
        "techmap_time(ms)": 141.7,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5423,
        "latch": 910,
        "generic logic size": 5,
        "Longest Path": 3204,
        "Average Path": 4,
        "Estimated LUTs": 5634,
        "Total Node": 6334
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 156.9,
        "techmap_time(ms)": 138.2,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "vtr/single_ff/k6_frac_N10_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "vtr/single_wire/k6_frac_N10_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 0.2,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 5,
        "Longest Path": 2,
        "Average Path": 2
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 0.3,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "vtr/spree/k6_frac_N10_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 379.9,
        "exec_time(ms)": 2487.9,
        "techmap_time(ms)": 2485.6,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 178519,
        "latch": 67936,
        "generic logic size": 5,
        "Longest Path": 831,
        "Average Path": 4,
        "Estimated LUTs": 218745,
        "Total Node": 246456
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 345.4,
        "techmap_time(ms)": 326.7,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 825,
        "Average Path": 4,
        "Estimated LUTs": 2920,
        "Total Node": 3200
    },
    "vtr/stereovision0/k6_frac_N10_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 896.8,
        "techmap_time(ms)": 894.5,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 13678,
        "latch": 12215,
        "generic logic size": 5,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 13806,
        "Total Node": 25894
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 924.7,
        "techmap_time(ms)": 906,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 8981,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 9125,
        "Total Node": 24012
    },
    "vtr/stereovision1/k6_frac_N10_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 112,
        "exec_time(ms)": 2083.3,
        "techmap_time(ms)": 2080.9,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 42665,
        "latch": 11449,
        "generic logic size": 5,
        "Longest Path": 221,
        "Average Path": 4,
        "Estimated LUTs": 42687,
        "Total Node": 54115
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 89.7,
        "exec_time(ms)": 1599.3,
        "techmap_time(ms)": 1580.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "vtr/stereovision2/k6_frac_N10_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 218.9,
        "exec_time(ms)": 6405.6,
        "techmap_time(ms)": 6403.4,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 114605,
        "latch": 16281,
        "generic logic size": 5,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 114615,
        "Total Node": 130887
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 108.1,
        "exec_time(ms)": 1691.8,
        "techmap_time(ms)": 1673,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "vtr/stereovision3/k6_frac_N10_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 86.3,
        "techmap_time(ms)": 83.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1232,
        "latch": 118,
        "generic logic size": 5,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 1451,
        "Total Node": 1352
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 101.6,
        "techmap_time(ms)": 82.7,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1185,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 87,
        "Average Path": 4,
        "Estimated LUTs": 1481,
        "Total Node": 1333
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 1812.2,
        "exec_time(ms)": 17861.4,
        "techmap_time(ms)": 17859.1,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 895248,
        "latch": 281080,
        "generic logic size": 5,
        "Longest Path": 2268,
        "Average Path": 5,
        "Estimated LUTs": 1167180,
        "Total Node": 1176330
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 203.4,
        "exec_time(ms)": 4186.5,
        "techmap_time(ms)": 4168.1,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 39586,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1563,
        "Average Path": 4,
        "Estimated LUTs": 40683,
        "Total Node": 63960
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_40nm",
        "architecture": "k6_frac_N10_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 3911.3,
        "exec_time(ms)": 47578.3,
        "techmap_time(ms)": 47576,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 1943768,
        "latch": 594392,
        "generic logic size": 5,
        "Longest Path": 5215,
        "Average Path": 5,
        "Estimated LUTs": 2480308,
        "Total Node": 2538162
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 719.2,
        "exec_time(ms)": 15195.9,
        "techmap_time(ms)": 15177.3,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 133596,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 3981,
        "Average Path": 4,
        "Estimated LUTs": 136646,
        "Total Node": 223547
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
