
stm32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c41c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020cc  0800c5c0  0800c5c0  0001c5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e68c  0800e68c  00020878  2**0
                  CONTENTS
  4 .ARM          00000008  0800e68c  0800e68c  0001e68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e694  0800e694  00020878  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e694  0800e694  0001e694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e698  0800e698  0001e698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000878  20000000  0800e69c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003298  20000878  0800ef14  00020878  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b10  0800ef14  00023b10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020878  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000208a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c90e  00000000  00000000  000208eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044c7  00000000  00000000  0003d1f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a50  00000000  00000000  000416c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001467  00000000  00000000  00043110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e703  00000000  00000000  00044577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000252d2  00000000  00000000  00062c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a8f05  00000000  00000000  00087f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007fdc  00000000  00000000  00130e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00138e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000878 	.word	0x20000878
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c5a4 	.word	0x0800c5a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000087c 	.word	0x2000087c
 80001dc:	0800c5a4 	.word	0x0800c5a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <adc_int_init>:
#include <stdbool.h>
#include "encoder.h"

ADC_HandleTypeDef *hadc1_new;

void adc_int_init(ADC_HandleTypeDef *hadc1) {
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	hadc1_new=hadc1;
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <adc_int_init+0x1c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000894 	.word	0x20000894

08000f14 <adc_select_ch>:

void adc_select_ch(uint32_t channel) { //trzeba wywolywac za kazdym razem przed konwersją adc!!!!!!!!
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	//wartości channel = ADC_CHANNEL_0, 1, 2, 3
	ADC_ChannelConfTypeDef sConfig = {0};
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc1_new, &sConfig) != HAL_OK)
 8000f36:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <adc_select_ch+0x44>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f107 0208 	add.w	r2, r7, #8
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4618      	mov	r0, r3
 8000f42:	f003 fa5f 	bl	8004404 <HAL_ADC_ConfigChannel>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <adc_select_ch+0x3c>
	{
	Error_Handler();
 8000f4c:	f000 ffbc 	bl	8001ec8 <Error_Handler>
	}
}
 8000f50:	bf00      	nop
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000894 	.word	0x20000894

08000f5c <getValAdc>:

void getValAdc(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b0b6      	sub	sp, #216	; 0xd8
 8000f60:	af02      	add	r7, sp, #8
	uint32_t value;
	adc_select_ch(ADC_CHANNEL_1);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f7ff ffd6 	bl	8000f14 <adc_select_ch>
  HAL_ADC_Start(hadc1_new);
 8000f68:	4b38      	ldr	r3, [pc, #224]	; (800104c <getValAdc+0xf0>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f003 f8fd 	bl	800416c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 8000f72:	4b36      	ldr	r3, [pc, #216]	; (800104c <getValAdc+0xf0>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f003 f9aa 	bl	80042d4 <HAL_ADC_PollForConversion>
  value = HAL_ADC_GetValue(hadc1_new);
 8000f80:	4b32      	ldr	r3, [pc, #200]	; (800104c <getValAdc+0xf0>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f003 fa30 	bl	80043ea <HAL_ADC_GetValue>
 8000f8a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  float voltage = 3.3f * value / 4096.0f;
 8000f8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000f92:	ee07 3a90 	vmov	s15, r3
 8000f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f9a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001050 <getValAdc+0xf4>
 8000f9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fa2:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001054 <getValAdc+0xf8>
 8000fa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000faa:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
//
//  HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
//  value[3] = HAL_ADC_GetValue(hadc1_new);
//  HAL_ADC_Stop(hadc1_new);
  char adcStr[200];
  sprintf(adcStr, "a0=%lu (%.3f V)\n\r", value, voltage);
 8000fae:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8000fb2:	f7ff fad1 	bl	8000558 <__aeabi_f2d>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4638      	mov	r0, r7
 8000fbc:	e9cd 2300 	strd	r2, r3, [sp]
 8000fc0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000fc4:	4924      	ldr	r1, [pc, #144]	; (8001058 <getValAdc+0xfc>)
 8000fc6:	f009 f97f 	bl	800a2c8 <siprintf>
  send_uart(adcStr);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 f9e1 	bl	8001394 <send_uart>

  adc_select_ch(ADC_CHANNEL_3);
 8000fd2:	2003      	movs	r0, #3
 8000fd4:	f7ff ff9e 	bl	8000f14 <adc_select_ch>
    HAL_ADC_Start(hadc1_new);
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	; (800104c <getValAdc+0xf0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f003 f8c5 	bl	800416c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 8000fe2:	4b1a      	ldr	r3, [pc, #104]	; (800104c <getValAdc+0xf0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fea:	4618      	mov	r0, r3
 8000fec:	f003 f972 	bl	80042d4 <HAL_ADC_PollForConversion>
    value = HAL_ADC_GetValue(hadc1_new);
 8000ff0:	4b16      	ldr	r3, [pc, #88]	; (800104c <getValAdc+0xf0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f003 f9f8 	bl	80043ea <HAL_ADC_GetValue>
 8000ffa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    voltage = 3.3f * value / 4096.0f;
 8000ffe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001050 <getValAdc+0xf4>
 800100e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001012:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001054 <getValAdc+0xf8>
 8001016:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800101a:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
    sprintf(adcStr, "a3=%lu (%.3f V)\n\r", value, voltage);
 800101e:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8001022:	f7ff fa99 	bl	8000558 <__aeabi_f2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	4638      	mov	r0, r7
 800102c:	e9cd 2300 	strd	r2, r3, [sp]
 8001030:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001034:	4909      	ldr	r1, [pc, #36]	; (800105c <getValAdc+0x100>)
 8001036:	f009 f947 	bl	800a2c8 <siprintf>
      send_uart(adcStr);
 800103a:	463b      	mov	r3, r7
 800103c:	4618      	mov	r0, r3
 800103e:	f000 f9a9 	bl	8001394 <send_uart>
}
 8001042:	bf00      	nop
 8001044:	37d0      	adds	r7, #208	; 0xd0
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000894 	.word	0x20000894
 8001050:	40533333 	.word	0x40533333
 8001054:	45800000 	.word	0x45800000
 8001058:	0800c5c0 	.word	0x0800c5c0
 800105c:	0800c5d4 	.word	0x0800c5d4

08001060 <ds18_init>:

TIM_HandleTypeDef *htim10_new;



void ds18_init(TIM_HandleTypeDef *htim10) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	htim10_new=htim10;
 8001068:	4a04      	ldr	r2, [pc, #16]	; (800107c <ds18_init+0x1c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6013      	str	r3, [r2, #0]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000898 	.word	0x20000898

08001080 <ds18_get_temp>:

float ds18_get_temp(void) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
	wire_reset();
 8001086:	f000 f857 	bl	8001138 <wire_reset>
	wire_write(0xcc);
 800108a:	20cc      	movs	r0, #204	; 0xcc
 800108c:	f000 f8d0 	bl	8001230 <wire_write>
	wire_write(0x44);
 8001090:	2044      	movs	r0, #68	; 0x44
 8001092:	f000 f8cd 	bl	8001230 <wire_write>
	HAL_Delay(95);
 8001096:	205f      	movs	r0, #95	; 0x5f
 8001098:	f003 f800 	bl	800409c <HAL_Delay>
	wire_reset();
 800109c:	f000 f84c 	bl	8001138 <wire_reset>
	wire_write(0xcc);
 80010a0:	20cc      	movs	r0, #204	; 0xcc
 80010a2:	f000 f8c5 	bl	8001230 <wire_write>
	wire_write(0xbe);
 80010a6:	20be      	movs	r0, #190	; 0xbe
 80010a8:	f000 f8c2 	bl	8001230 <wire_write>
	int i;
	uint8_t rom_code[9];
	for (i = 0; i < 9; i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	e00b      	b.n	80010ca <ds18_get_temp+0x4a>
	  rom_code[i] = wire_read();
 80010b2:	f000 f8d9 	bl	8001268 <wire_read>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4619      	mov	r1, r3
 80010ba:	1d3a      	adds	r2, r7, #4
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	4413      	add	r3, r2
 80010c0:	460a      	mov	r2, r1
 80010c2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 9; i++)
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	3301      	adds	r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2b08      	cmp	r3, #8
 80010ce:	ddf0      	ble.n	80010b2 <ds18_get_temp+0x32>
	float temp= ((rom_code[1]<<8) | (rom_code[0]));
 80010d0:	797b      	ldrb	r3, [r7, #5]
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	793a      	ldrb	r2, [r7, #4]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e0:	edc7 7a04 	vstr	s15, [r7, #16]


	return temp = temp/16.0f;
 80010e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80010e8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f0:	edc7 7a04 	vstr	s15, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	ee07 3a90 	vmov	s15, r3
}
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	3718      	adds	r7, #24
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <delay_us>:

void delay_us(uint32_t us)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(htim10_new, 0);
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <delay_us+0x30>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	; 0x24
	  while (__HAL_TIM_GET_COUNTER(htim10_new) < us) {}
 8001116:	bf00      	nop
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <delay_us+0x30>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	429a      	cmp	r2, r3
 8001124:	d8f8      	bhi.n	8001118 <delay_us+0x14>
}
 8001126:	bf00      	nop
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	20000898 	.word	0x20000898

08001138 <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	2102      	movs	r1, #2
 8001142:	4811      	ldr	r0, [pc, #68]	; (8001188 <wire_reset+0x50>)
 8001144:	f003 fe3a 	bl	8004dbc <HAL_GPIO_WritePin>
  delay_us(480);
 8001148:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800114c:	f7ff ffda 	bl	8001104 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001150:	2201      	movs	r2, #1
 8001152:	2102      	movs	r1, #2
 8001154:	480c      	ldr	r0, [pc, #48]	; (8001188 <wire_reset+0x50>)
 8001156:	f003 fe31 	bl	8004dbc <HAL_GPIO_WritePin>
  delay_us(70);
 800115a:	2046      	movs	r0, #70	; 0x46
 800115c:	f7ff ffd2 	bl	8001104 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 8001160:	2102      	movs	r1, #2
 8001162:	4809      	ldr	r0, [pc, #36]	; (8001188 <wire_reset+0x50>)
 8001164:	f003 fe12 	bl	8004d8c <HAL_GPIO_ReadPin>
 8001168:	4603      	mov	r3, r0
 800116a:	607b      	str	r3, [r7, #4]
  delay_us(410);
 800116c:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8001170:	f7ff ffc8 	bl	8001104 <delay_us>

  if (rc == 0)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <wire_reset+0x46>
    return HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	e000      	b.n	8001180 <wire_reset+0x48>
  else
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40020400 	.word	0x40020400

0800118c <write_bit>:

void write_bit(int value)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  if (value) {
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d010      	beq.n	80011bc <write_bit+0x30>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2102      	movs	r1, #2
 800119e:	4811      	ldr	r0, [pc, #68]	; (80011e4 <write_bit+0x58>)
 80011a0:	f003 fe0c 	bl	8004dbc <HAL_GPIO_WritePin>
    delay_us(6);
 80011a4:	2006      	movs	r0, #6
 80011a6:	f7ff ffad 	bl	8001104 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 80011aa:	2201      	movs	r2, #1
 80011ac:	2102      	movs	r1, #2
 80011ae:	480d      	ldr	r0, [pc, #52]	; (80011e4 <write_bit+0x58>)
 80011b0:	f003 fe04 	bl	8004dbc <HAL_GPIO_WritePin>
    delay_us(64);
 80011b4:	2040      	movs	r0, #64	; 0x40
 80011b6:	f7ff ffa5 	bl	8001104 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 80011ba:	e00f      	b.n	80011dc <write_bit+0x50>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 80011bc:	2200      	movs	r2, #0
 80011be:	2102      	movs	r1, #2
 80011c0:	4808      	ldr	r0, [pc, #32]	; (80011e4 <write_bit+0x58>)
 80011c2:	f003 fdfb 	bl	8004dbc <HAL_GPIO_WritePin>
    delay_us(60);
 80011c6:	203c      	movs	r0, #60	; 0x3c
 80011c8:	f7ff ff9c 	bl	8001104 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 80011cc:	2201      	movs	r2, #1
 80011ce:	2102      	movs	r1, #2
 80011d0:	4804      	ldr	r0, [pc, #16]	; (80011e4 <write_bit+0x58>)
 80011d2:	f003 fdf3 	bl	8004dbc <HAL_GPIO_WritePin>
    delay_us(10);
 80011d6:	200a      	movs	r0, #10
 80011d8:	f7ff ff94 	bl	8001104 <delay_us>
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40020400 	.word	0x40020400

080011e8 <read_bit>:


int read_bit(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2102      	movs	r1, #2
 80011f2:	480e      	ldr	r0, [pc, #56]	; (800122c <read_bit+0x44>)
 80011f4:	f003 fde2 	bl	8004dbc <HAL_GPIO_WritePin>
  delay_us(6);
 80011f8:	2006      	movs	r0, #6
 80011fa:	f7ff ff83 	bl	8001104 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2102      	movs	r1, #2
 8001202:	480a      	ldr	r0, [pc, #40]	; (800122c <read_bit+0x44>)
 8001204:	f003 fdda 	bl	8004dbc <HAL_GPIO_WritePin>
  delay_us(9);
 8001208:	2009      	movs	r0, #9
 800120a:	f7ff ff7b 	bl	8001104 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 800120e:	2102      	movs	r1, #2
 8001210:	4806      	ldr	r0, [pc, #24]	; (800122c <read_bit+0x44>)
 8001212:	f003 fdbb 	bl	8004d8c <HAL_GPIO_ReadPin>
 8001216:	4603      	mov	r3, r0
 8001218:	607b      	str	r3, [r7, #4]
  delay_us(55);
 800121a:	2037      	movs	r0, #55	; 0x37
 800121c:	f7ff ff72 	bl	8001104 <delay_us>
  return rc;
 8001220:	687b      	ldr	r3, [r7, #4]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40020400 	.word	0x40020400

08001230 <wire_write>:

void wire_write(uint8_t byte)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	e00b      	b.n	8001258 <wire_write+0x28>
    write_bit(byte & 0x01);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ffa0 	bl	800118c <write_bit>
    byte >>= 1;
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	085b      	lsrs	r3, r3, #1
 8001250:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	3301      	adds	r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2b07      	cmp	r3, #7
 800125c:	ddf0      	ble.n	8001240 <wire_write+0x10>
  }
}
 800125e:	bf00      	nop
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <wire_read>:

uint8_t wire_read(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 8001272:	2300      	movs	r3, #0
 8001274:	603b      	str	r3, [r7, #0]
 8001276:	e00e      	b.n	8001296 <wire_read+0x2e>
    value >>= 1;
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	085b      	lsrs	r3, r3, #1
 800127c:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 800127e:	f7ff ffb3 	bl	80011e8 <read_bit>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <wire_read+0x28>
      value |= 0x80;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128e:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	2b07      	cmp	r3, #7
 800129a:	dded      	ble.n	8001278 <wire_read+0x10>
  }
  return value;
 800129c:	79fb      	ldrb	r3, [r7, #7]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <encSetRange>:


TIM_HandleTypeDef *htim1_new;


void encSetRange(uint16_t min, uint16_t max) {
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	460a      	mov	r2, r1
 80012b2:	80fb      	strh	r3, [r7, #6]
 80012b4:	4613      	mov	r3, r2
 80012b6:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(htim1_new, max);
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <encSetRange+0x30>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	88ba      	ldrh	r2, [r7, #4]
 80012c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <encSetRange+0x30>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	88ba      	ldrh	r2, [r7, #4]
 80012c8:	60da      	str	r2, [r3, #12]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000089c 	.word	0x2000089c

080012dc <encSetPos>:

void encSetPos(uint16_t encPos) {
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim1_new, encPos);
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <encSetPos+0x20>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	88fa      	ldrh	r2, [r7, #6]
 80012ee:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	2000089c 	.word	0x2000089c

08001300 <encoderGet>:

uint32_t encoderGet(void) {
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(htim1_new);
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <encoderGet+0x18>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	2000089c 	.word	0x2000089c

0800131c <encoderInit>:

void encoderInit(TIM_HandleTypeDef *htim1) {
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	htim1_new=htim1;
 8001324:	4a04      	ldr	r2, [pc, #16]	; (8001338 <encoderInit+0x1c>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	2000089c 	.word	0x2000089c

0800133c <entrySelected>:

bool entrySelected(int16_t id) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id) {
 8001346:	f7ff ffdb 	bl	8001300 <encoderGet>
 800134a:	4602      	mov	r2, r0
 800134c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001350:	429a      	cmp	r2, r3
 8001352:	d101      	bne.n	8001358 <entrySelected+0x1c>
        return true;
 8001354:	2301      	movs	r3, #1
 8001356:	e000      	b.n	800135a <entrySelected+0x1e>
    }
    return false;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <entryClicked>:

bool entryClicked(int16_t id) {
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id && isClicked()) {
 800136c:	f7ff ffc8 	bl	8001300 <encoderGet>
 8001370:	4602      	mov	r2, r0
 8001372:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001376:	429a      	cmp	r2, r3
 8001378:	d106      	bne.n	8001388 <entryClicked+0x26>
 800137a:	f000 f8b5 	bl	80014e8 <isClicked>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <entryClicked+0x26>
        return true;
 8001384:	2301      	movs	r3, #1
 8001386:	e000      	b.n	800138a <entryClicked+0x28>
    }
    return false;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <send_uart>:
int8_t ch2przerwanie=0;
int8_t ch3przerwanie=0;
int8_t ch4przerwanie=0;


void send_uart(char *string) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7fe ff6f 	bl	8000280 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart6, (uint8_t *)string, len, HAL_MAX_DELAY);
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	4803      	ldr	r0, [pc, #12]	; (80013c0 <send_uart+0x2c>)
 80013b2:	f007 f818 	bl	80083e6 <HAL_UART_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000b28 	.word	0x20000b28

080013c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM11) {
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d10d      	bne.n	80013f2 <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_TIM_Base_Stop_IT(htim);
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f005 ff02 	bl	80071e0 <HAL_TIM_Base_Stop_IT>
		if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin)==GPIO_PIN_RESET) {
 80013dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e0:	4807      	ldr	r0, [pc, #28]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80013e2:	f003 fcd3 	bl	8004d8c <HAL_GPIO_ReadPin>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <HAL_TIM_PeriodElapsedCallback+0x2e>
			sendToUart=1;
 80013ec:	4b05      	ldr	r3, [pc, #20]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]

			}
		}
	}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40014800 	.word	0x40014800
 8001400:	40020400 	.word	0x40020400
 8001404:	20000b6c 	.word	0x20000b6c

08001408 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t pulse;
  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7f1b      	ldrb	r3, [r3, #28]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d10e      	bne.n	8001436 <HAL_TIM_OC_DelayElapsedCallback+0x2e>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001418:	2100      	movs	r1, #0
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f006 fbe6 	bl	8007bec <HAL_TIM_ReadCapturedValue>
 8001420:	60f8      	str	r0, [r7, #12]
    ch1przerwanie=1;
 8001422:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <HAL_TIM_OC_DelayElapsedCallback+0xac>)
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (pulse + 6659)); //to wartosc pulse dla kazdego timera
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
 8001432:	3303      	adds	r3, #3
 8001434:	6353      	str	r3, [r2, #52]	; 0x34
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7f1b      	ldrb	r3, [r3, #28]
 800143a:	2b02      	cmp	r3, #2
 800143c:	d10e      	bne.n	800145c <HAL_TIM_OC_DelayElapsedCallback+0x54>
  pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800143e:	2104      	movs	r1, #4
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f006 fbd3 	bl	8007bec <HAL_TIM_ReadCapturedValue>
 8001446:	60f8      	str	r0, [r7, #12]
  ch2przerwanie=1;
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
  /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, (pulse + 13500));
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f503 5352 	add.w	r3, r3, #13440	; 0x3480
 8001458:	333c      	adds	r3, #60	; 0x3c
 800145a:	6393      	str	r3, [r2, #56]	; 0x38
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	7f1b      	ldrb	r3, [r3, #28]
 8001460:	2b04      	cmp	r3, #4
 8001462:	d10e      	bne.n	8001482 <HAL_TIM_OC_DelayElapsedCallback+0x7a>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001464:	2108      	movs	r1, #8
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f006 fbc0 	bl	8007bec <HAL_TIM_ReadCapturedValue>
 800146c:	60f8      	str	r0, [r7, #12]
    ch3przerwanie=1;
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <HAL_TIM_OC_DelayElapsedCallback+0xb4>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, (pulse + 36000));
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 800147e:	33a0      	adds	r3, #160	; 0xa0
 8001480:	63d3      	str	r3, [r2, #60]	; 0x3c
    }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	7f1b      	ldrb	r3, [r3, #28]
 8001486:	2b08      	cmp	r3, #8
 8001488:	d10f      	bne.n	80014aa <HAL_TIM_OC_DelayElapsedCallback+0xa2>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800148a:	210c      	movs	r1, #12
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f006 fbad 	bl	8007bec <HAL_TIM_ReadCapturedValue>
 8001492:	60f8      	str	r0, [r7, #12]
    ch4przerwanie=1;
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <HAL_TIM_OC_DelayElapsedCallback+0xb8>)
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, (pulse + 67000));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 80014a4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80014a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000b6d 	.word	0x20000b6d
 80014b8:	20000b6e 	.word	0x20000b6e
 80014bc:	20000b6f 	.word	0x20000b6f
 80014c0:	20000b70 	.word	0x20000b70

080014c4 <HAL_GPIO_EXTI_Callback>:


char charAr[50];


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
	  if(GPIO_Pin == ENC_BTN_Pin) {
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014d4:	d102      	bne.n	80014dc <HAL_GPIO_EXTI_Callback+0x18>
		  HAL_TIM_Base_Start_IT(&htim11);
 80014d6:	4803      	ldr	r0, [pc, #12]	; (80014e4 <HAL_GPIO_EXTI_Callback+0x20>)
 80014d8:	f005 fe20 	bl	800711c <HAL_TIM_Base_Start_IT>
	  }
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000ae0 	.word	0x20000ae0

080014e8 <isClicked>:


bool isClicked(void) {
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
	if(sendToUart==1) {
 80014ec:	4b07      	ldr	r3, [pc, #28]	; (800150c <isClicked+0x24>)
 80014ee:	f993 3000 	ldrsb.w	r3, [r3]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d104      	bne.n	8001500 <isClicked+0x18>
		sendToUart=0;
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <isClicked+0x24>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
		return true;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e000      	b.n	8001502 <isClicked+0x1a>
	}
	else {
		return false;
 8001500:	2300      	movs	r3, #0
	}
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	20000b6c 	.word	0x20000b6c

08001510 <send_uart_uint32>:

void send_uart_uint32(uint32_t value) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
    char buffer[20];
    snprintf(buffer, sizeof(buffer), "%lu \n\r", value);
 8001518:	f107 000c 	add.w	r0, r7, #12
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a0b      	ldr	r2, [pc, #44]	; (800154c <send_uart_uint32+0x3c>)
 8001520:	2114      	movs	r1, #20
 8001522:	f008 fe9d 	bl	800a260 <sniprintf>
    HAL_UART_Transmit(&huart6, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001526:	f107 030c 	add.w	r3, r7, #12
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fea8 	bl	8000280 <strlen>
 8001530:	4603      	mov	r3, r0
 8001532:	b29a      	uxth	r2, r3
 8001534:	f107 010c 	add.w	r1, r7, #12
 8001538:	f04f 33ff 	mov.w	r3, #4294967295
 800153c:	4804      	ldr	r0, [pc, #16]	; (8001550 <send_uart_uint32+0x40>)
 800153e:	f006 ff52 	bl	80083e6 <HAL_UART_Transmit>
}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	0800c5e8 	.word	0x0800c5e8
 8001550:	20000b28 	.word	0x20000b28

08001554 <getRtcString>:
RTC_TimeTypeDef time;
RTC_DateTypeDef date;
char* getRtcString(void)  {
 8001554:	b580      	push	{r7, lr}
 8001556:	b09c      	sub	sp, #112	; 0x70
 8001558:	af02      	add	r7, sp, #8
	static char dateTime[100];
	char rtcTimeStr[50];
	char rtcDateStr[50];
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800155a:	2200      	movs	r2, #0
 800155c:	4918      	ldr	r1, [pc, #96]	; (80015c0 <getRtcString+0x6c>)
 800155e:	4819      	ldr	r0, [pc, #100]	; (80015c4 <getRtcString+0x70>)
 8001560:	f004 ff12 	bl	8006388 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001564:	2200      	movs	r2, #0
 8001566:	4918      	ldr	r1, [pc, #96]	; (80015c8 <getRtcString+0x74>)
 8001568:	4816      	ldr	r0, [pc, #88]	; (80015c4 <getRtcString+0x70>)
 800156a:	f004 ffef 	bl	800654c <HAL_RTC_GetDate>
	sprintf(rtcTimeStr, "%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <getRtcString+0x6c>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	461a      	mov	r2, r3
 8001574:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <getRtcString+0x6c>)
 8001576:	785b      	ldrb	r3, [r3, #1]
 8001578:	4619      	mov	r1, r3
 800157a:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <getRtcString+0x6c>)
 800157c:	789b      	ldrb	r3, [r3, #2]
 800157e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	460b      	mov	r3, r1
 8001586:	4911      	ldr	r1, [pc, #68]	; (80015cc <getRtcString+0x78>)
 8001588:	f008 fe9e 	bl	800a2c8 <siprintf>
	sprintf(rtcDateStr, "%02d/%02d/%02d", date.Date, date.Month, date.Year);
 800158c:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <getRtcString+0x74>)
 800158e:	789b      	ldrb	r3, [r3, #2]
 8001590:	461a      	mov	r2, r3
 8001592:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <getRtcString+0x74>)
 8001594:	785b      	ldrb	r3, [r3, #1]
 8001596:	4619      	mov	r1, r3
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <getRtcString+0x74>)
 800159a:	78db      	ldrb	r3, [r3, #3]
 800159c:	4638      	mov	r0, r7
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	460b      	mov	r3, r1
 80015a2:	490b      	ldr	r1, [pc, #44]	; (80015d0 <getRtcString+0x7c>)
 80015a4:	f008 fe90 	bl	800a2c8 <siprintf>
	sprintf(dateTime, "%s %s", rtcTimeStr, rtcDateStr);
 80015a8:	463b      	mov	r3, r7
 80015aa:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80015ae:	4909      	ldr	r1, [pc, #36]	; (80015d4 <getRtcString+0x80>)
 80015b0:	4809      	ldr	r0, [pc, #36]	; (80015d8 <getRtcString+0x84>)
 80015b2:	f008 fe89 	bl	800a2c8 <siprintf>

	return dateTime;
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <getRtcString+0x84>)
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3768      	adds	r7, #104	; 0x68
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000b74 	.word	0x20000b74
 80015c4:	20000990 	.word	0x20000990
 80015c8:	20000b88 	.word	0x20000b88
 80015cc:	0800c5f0 	.word	0x0800c5f0
 80015d0:	0800c600 	.word	0x0800c600
 80015d4:	0800c610 	.word	0x0800c610
 80015d8:	20000b8c 	.word	0x20000b8c

080015dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e2:	f002 fce9 	bl	8003fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e6:	f000 f8b3 	bl	8001750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f000 fbc1 	bl	8001d70 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015ee:	f000 f919 	bl	8001824 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015f2:	f000 f969 	bl	80018c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80015f6:	f000 f995 	bl	8001924 <MX_I2C2_Init>
  MX_SPI1_Init();
 80015fa:	f000 fa1b 	bl	8001a34 <MX_SPI1_Init>
  MX_TIM1_Init();
 80015fe:	f000 fa4f 	bl	8001aa0 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 8001602:	f000 fb8b 	bl	8001d1c <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8001606:	f000 fb41 	bl	8001c8c <MX_TIM10_Init>
  MX_TIM11_Init();
 800160a:	f000 fb63 	bl	8001cd4 <MX_TIM11_Init>
  MX_TIM2_Init();
 800160e:	f000 fa9d 	bl	8001b4c <MX_TIM2_Init>
  MX_FATFS_Init();
 8001612:	f007 fa5d 	bl	8008ad0 <MX_FATFS_Init>
  MX_RTC_Init();
 8001616:	f000 f9b3 	bl	8001980 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  encoderInit(&htim1);
 800161a:	483f      	ldr	r0, [pc, #252]	; (8001718 <main+0x13c>)
 800161c:	f7ff fe7e 	bl	800131c <encoderInit>

  ds18_init(&htim10);
 8001620:	483e      	ldr	r0, [pc, #248]	; (800171c <main+0x140>)
 8001622:	f7ff fd1d 	bl	8001060 <ds18_init>
  adc_int_init(&hadc1);
 8001626:	483e      	ldr	r0, [pc, #248]	; (8001720 <main+0x144>)
 8001628:	f7ff fc64 	bl	8000ef4 <adc_int_init>
  huart_ds_init(&huart6);
 800162c:	483d      	ldr	r0, [pc, #244]	; (8001724 <main+0x148>)
 800162e:	f000 fc55 	bl	8001edc <huart_ds_init>
  sendRtcHandler(&hrtc);
 8001632:	483d      	ldr	r0, [pc, #244]	; (8001728 <main+0x14c>)
 8001634:	f000 fc62 	bl	8001efc <sendRtcHandler>
  HAL_TIM_Base_Start(&htim10);
 8001638:	4838      	ldr	r0, [pc, #224]	; (800171c <main+0x140>)
 800163a:	f005 fd15 	bl	8007068 <HAL_TIM_Base_Start>
  displayInit();
 800163e:	f001 f89f 	bl	8002780 <displayInit>
  wire_reset();
 8001642:	f7ff fd79 	bl	8001138 <wire_reset>

  CircularBuffer_Init(&cb);
 8001646:	4839      	ldr	r0, [pc, #228]	; (800172c <main+0x150>)
 8001648:	f001 f8a0 	bl	800278c <CircularBuffer_Init>
  sd_init();
 800164c:	f001 f906 	bl	800285c <sd_init>
  send_uart("total: ");
 8001650:	4837      	ldr	r0, [pc, #220]	; (8001730 <main+0x154>)
 8001652:	f7ff fe9f 	bl	8001394 <send_uart>
  send_uart_uint32(sd_totalspace());
 8001656:	f001 f961 	bl	800291c <sd_totalspace>
 800165a:	4603      	mov	r3, r0
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff57 	bl	8001510 <send_uart_uint32>
  send_uart("\n\rfree: ");
 8001662:	4834      	ldr	r0, [pc, #208]	; (8001734 <main+0x158>)
 8001664:	f7ff fe96 	bl	8001394 <send_uart>
  send_uart_uint32(sd_freespace());
 8001668:	f001 f922 	bl	80028b0 <sd_freespace>
 800166c:	4603      	mov	r3, r0
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff4e 	bl	8001510 <send_uart_uint32>
  send_uart("\n\r");
 8001674:	4830      	ldr	r0, [pc, #192]	; (8001738 <main+0x15c>)
 8001676:	f7ff fe8d 	bl	8001394 <send_uart>
//  sd_writefile();
//  sd_closefile();
//  sd_readfile();
//  sd_closefile();
//  sd_demount();
  bool debug=true;
 800167a:	2301      	movs	r3, #1
 800167c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 800167e:	213c      	movs	r1, #60	; 0x3c
 8001680:	4825      	ldr	r0, [pc, #148]	; (8001718 <main+0x13c>)
 8001682:	f005 ffd9 	bl	8007638 <HAL_TIM_Encoder_Start_IT>

  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001686:	2100      	movs	r1, #0
 8001688:	482c      	ldr	r0, [pc, #176]	; (800173c <main+0x160>)
 800168a:	f005 fe31 	bl	80072f0 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 800168e:	2104      	movs	r1, #4
 8001690:	482a      	ldr	r0, [pc, #168]	; (800173c <main+0x160>)
 8001692:	f005 fe2d 	bl	80072f0 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001696:	2108      	movs	r1, #8
 8001698:	4828      	ldr	r0, [pc, #160]	; (800173c <main+0x160>)
 800169a:	f005 fe29 	bl	80072f0 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 800169e:	210c      	movs	r1, #12
 80016a0:	4826      	ldr	r0, [pc, #152]	; (800173c <main+0x160>)
 80016a2:	f005 fe25 	bl	80072f0 <HAL_TIM_OC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(debug) {
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d031      	beq.n	8001710 <main+0x134>
		  bool needToWrite=false;
 80016ac:	2300      	movs	r3, #0
 80016ae:	71bb      	strb	r3, [r7, #6]
		  if(ch1przerwanie==1) {
 80016b0:	4b23      	ldr	r3, [pc, #140]	; (8001740 <main+0x164>)
 80016b2:	f993 3000 	ldrsb.w	r3, [r3]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d106      	bne.n	80016c8 <main+0xec>
			  //HAL_UART_Transmit(&huart6, (uint8_t *)"ch1 sie wykonal \n\r", strlen("ch1 sie wykonal \n\r"), HAL_MAX_DELAY);
			  ch1Enable();
 80016ba:	f000 feab 	bl	8002414 <ch1Enable>
			  ch1przerwanie=0;
 80016be:	4b20      	ldr	r3, [pc, #128]	; (8001740 <main+0x164>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
			  needToWrite=true;
 80016c4:	2301      	movs	r3, #1
 80016c6:	71bb      	strb	r3, [r7, #6]
		  }
		  if(ch2przerwanie==1) { //castowanie na uint8_t bo funkcja oczekuje wlasnie takiego typu
 80016c8:	4b1e      	ldr	r3, [pc, #120]	; (8001744 <main+0x168>)
 80016ca:	f993 3000 	ldrsb.w	r3, [r3]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d106      	bne.n	80016e0 <main+0x104>
			  //HAL_UART_Transmit(&huart6, (uint8_t *)"ch2 sie wykonal \n\r", strlen("ch2 sie wykonal \n\r"), HAL_MAX_DELAY);
			  ch2Enable();
 80016d2:	f000 fecd 	bl	8002470 <ch2Enable>

			  ch2przerwanie=0;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <main+0x168>)
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]
			  needToWrite=true;
 80016dc:	2301      	movs	r3, #1
 80016de:	71bb      	strb	r3, [r7, #6]
		  }
		  if(ch3przerwanie==1) {
 80016e0:	4b19      	ldr	r3, [pc, #100]	; (8001748 <main+0x16c>)
 80016e2:	f993 3000 	ldrsb.w	r3, [r3]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d106      	bne.n	80016f8 <main+0x11c>
			  //HAL_UART_Transmit(&huart6, (uint8_t *)"ch3 sie wykonal \n\r", strlen("ch3 sie wykonal \n\r"), HAL_MAX_DELAY);
			  ch3Enable();
 80016ea:	f000 fef1 	bl	80024d0 <ch3Enable>
			  ch3przerwanie=0;
 80016ee:	4b16      	ldr	r3, [pc, #88]	; (8001748 <main+0x16c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
			  needToWrite=true;
 80016f4:	2301      	movs	r3, #1
 80016f6:	71bb      	strb	r3, [r7, #6]
			  }
		  if(ch4przerwanie==1) {
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <main+0x170>)
 80016fa:	f993 3000 	ldrsb.w	r3, [r3]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d106      	bne.n	8001710 <main+0x134>
			  //HAL_UART_Transmit(&huart6, (uint8_t *)"ch4 sie wykonal \n\r", strlen("ch4 sie wykonal \n\r"), HAL_MAX_DELAY);
			  ch4Enable();
 8001702:	f000 ff13 	bl	800252c <ch4Enable>
			  ch4przerwanie=0;
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <main+0x170>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
			  needToWrite=true;
 800170c:	2301      	movs	r3, #1
 800170e:	71bb      	strb	r3, [r7, #6]
//	  HAL_UART_Transmit(&huart6, (uint8_t *)charAr, strlen(charAr), HAL_MAX_DELAY);
//	  prev_value=value;
//	  }


	displayMenu();
 8001710:	f001 f80e 	bl	8002730 <displayMenu>
	  if(debug) {
 8001714:	e7c7      	b.n	80016a6 <main+0xca>
 8001716:	bf00      	nop
 8001718:	20000a08 	.word	0x20000a08
 800171c:	20000a98 	.word	0x20000a98
 8001720:	200008a0 	.word	0x200008a0
 8001724:	20000b28 	.word	0x20000b28
 8001728:	20000990 	.word	0x20000990
 800172c:	20000c0c 	.word	0x20000c0c
 8001730:	0800c618 	.word	0x0800c618
 8001734:	0800c620 	.word	0x0800c620
 8001738:	0800c62c 	.word	0x0800c62c
 800173c:	20000a50 	.word	0x20000a50
 8001740:	20000b6d 	.word	0x20000b6d
 8001744:	20000b6e 	.word	0x20000b6e
 8001748:	20000b6f 	.word	0x20000b6f
 800174c:	20000b70 	.word	0x20000b70

08001750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b094      	sub	sp, #80	; 0x50
 8001754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001756:	f107 0320 	add.w	r3, r7, #32
 800175a:	2230      	movs	r2, #48	; 0x30
 800175c:	2100      	movs	r1, #0
 800175e:	4618      	mov	r0, r3
 8001760:	f008 fec4 	bl	800a4ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001774:	2300      	movs	r3, #0
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	4b28      	ldr	r3, [pc, #160]	; (800181c <SystemClock_Config+0xcc>)
 800177a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177c:	4a27      	ldr	r2, [pc, #156]	; (800181c <SystemClock_Config+0xcc>)
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001782:	6413      	str	r3, [r2, #64]	; 0x40
 8001784:	4b25      	ldr	r3, [pc, #148]	; (800181c <SystemClock_Config+0xcc>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	4b22      	ldr	r3, [pc, #136]	; (8001820 <SystemClock_Config+0xd0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a21      	ldr	r2, [pc, #132]	; (8001820 <SystemClock_Config+0xd0>)
 800179a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <SystemClock_Config+0xd0>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80017ac:	2306      	movs	r3, #6
 80017ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017b0:	2301      	movs	r3, #1
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b4:	2301      	movs	r3, #1
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b8:	2310      	movs	r3, #16
 80017ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017bc:	2302      	movs	r3, #2
 80017be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c0:	2300      	movs	r3, #0
 80017c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017c4:	2308      	movs	r3, #8
 80017c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 80017c8:	2350      	movs	r3, #80	; 0x50
 80017ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017d0:	2304      	movs	r3, #4
 80017d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d4:	f107 0320 	add.w	r3, r7, #32
 80017d8:	4618      	mov	r0, r3
 80017da:	f003 ff7d 	bl	80056d8 <HAL_RCC_OscConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017e4:	f000 fb70 	bl	8001ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e8:	230f      	movs	r3, #15
 80017ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ec:	2302      	movs	r3, #2
 80017ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	2102      	movs	r1, #2
 8001804:	4618      	mov	r0, r3
 8001806:	f004 f9df 	bl	8005bc8 <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001810:	f000 fb5a 	bl	8001ec8 <Error_Handler>
  }
}
 8001814:	bf00      	nop
 8001816:	3750      	adds	r7, #80	; 0x50
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40023800 	.word	0x40023800
 8001820:	40007000 	.word	0x40007000

08001824 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800182a:	463b      	mov	r3, r7
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001836:	4b21      	ldr	r3, [pc, #132]	; (80018bc <MX_ADC1_Init+0x98>)
 8001838:	4a21      	ldr	r2, [pc, #132]	; (80018c0 <MX_ADC1_Init+0x9c>)
 800183a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800183c:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <MX_ADC1_Init+0x98>)
 800183e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001842:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <MX_ADC1_Init+0x98>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <MX_ADC1_Init+0x98>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001850:	4b1a      	ldr	r3, [pc, #104]	; (80018bc <MX_ADC1_Init+0x98>)
 8001852:	2200      	movs	r2, #0
 8001854:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001856:	4b19      	ldr	r3, [pc, #100]	; (80018bc <MX_ADC1_Init+0x98>)
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800185e:	4b17      	ldr	r3, [pc, #92]	; (80018bc <MX_ADC1_Init+0x98>)
 8001860:	2200      	movs	r2, #0
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001864:	4b15      	ldr	r3, [pc, #84]	; (80018bc <MX_ADC1_Init+0x98>)
 8001866:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <MX_ADC1_Init+0xa0>)
 8001868:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800186a:	4b14      	ldr	r3, [pc, #80]	; (80018bc <MX_ADC1_Init+0x98>)
 800186c:	2200      	movs	r2, #0
 800186e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <MX_ADC1_Init+0x98>)
 8001872:	2201      	movs	r2, #1
 8001874:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <MX_ADC1_Init+0x98>)
 8001878:	2200      	movs	r2, #0
 800187a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <MX_ADC1_Init+0x98>)
 8001880:	2201      	movs	r2, #1
 8001882:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001884:	480d      	ldr	r0, [pc, #52]	; (80018bc <MX_ADC1_Init+0x98>)
 8001886:	f002 fc2d 	bl	80040e4 <HAL_ADC_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001890:	f000 fb1a 	bl	8001ec8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001894:	2300      	movs	r3, #0
 8001896:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001898:	2301      	movs	r3, #1
 800189a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018a0:	463b      	mov	r3, r7
 80018a2:	4619      	mov	r1, r3
 80018a4:	4805      	ldr	r0, [pc, #20]	; (80018bc <MX_ADC1_Init+0x98>)
 80018a6:	f002 fdad 	bl	8004404 <HAL_ADC_ConfigChannel>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018b0:	f000 fb0a 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200008a0 	.word	0x200008a0
 80018c0:	40012000 	.word	0x40012000
 80018c4:	0f000001 	.word	0x0f000001

080018c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <MX_I2C1_Init+0x50>)
 80018ce:	4a13      	ldr	r2, [pc, #76]	; (800191c <MX_I2C1_Init+0x54>)
 80018d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018d2:	4b11      	ldr	r3, [pc, #68]	; (8001918 <MX_I2C1_Init+0x50>)
 80018d4:	4a12      	ldr	r2, [pc, #72]	; (8001920 <MX_I2C1_Init+0x58>)
 80018d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018d8:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <MX_I2C1_Init+0x50>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <MX_I2C1_Init+0x50>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <MX_I2C1_Init+0x50>)
 80018e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ec:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <MX_I2C1_Init+0x50>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <MX_I2C1_Init+0x50>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <MX_I2C1_Init+0x50>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <MX_I2C1_Init+0x50>)
 8001900:	2200      	movs	r2, #0
 8001902:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001904:	4804      	ldr	r0, [pc, #16]	; (8001918 <MX_I2C1_Init+0x50>)
 8001906:	f003 fa8b 	bl	8004e20 <HAL_I2C_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001910:	f000 fada 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200008e8 	.word	0x200008e8
 800191c:	40005400 	.word	0x40005400
 8001920:	000186a0 	.word	0x000186a0

08001924 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001928:	4b12      	ldr	r3, [pc, #72]	; (8001974 <MX_I2C2_Init+0x50>)
 800192a:	4a13      	ldr	r2, [pc, #76]	; (8001978 <MX_I2C2_Init+0x54>)
 800192c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <MX_I2C2_Init+0x50>)
 8001930:	4a12      	ldr	r2, [pc, #72]	; (800197c <MX_I2C2_Init+0x58>)
 8001932:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <MX_I2C2_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_I2C2_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_I2C2_Init+0x50>)
 8001942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001946:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <MX_I2C2_Init+0x50>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_I2C2_Init+0x50>)
 8001950:	2200      	movs	r2, #0
 8001952:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <MX_I2C2_Init+0x50>)
 8001956:	2200      	movs	r2, #0
 8001958:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_I2C2_Init+0x50>)
 800195c:	2200      	movs	r2, #0
 800195e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	; (8001974 <MX_I2C2_Init+0x50>)
 8001962:	f003 fa5d 	bl	8004e20 <HAL_I2C_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800196c:	f000 faac 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	2000093c 	.word	0x2000093c
 8001978:	40005800 	.word	0x40005800
 800197c:	000186a0 	.word	0x000186a0

08001980 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001994:	2300      	movs	r3, #0
 8001996:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001998:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <MX_RTC_Init+0xac>)
 800199a:	4a25      	ldr	r2, [pc, #148]	; (8001a30 <MX_RTC_Init+0xb0>)
 800199c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800199e:	4b23      	ldr	r3, [pc, #140]	; (8001a2c <MX_RTC_Init+0xac>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019a4:	4b21      	ldr	r3, [pc, #132]	; (8001a2c <MX_RTC_Init+0xac>)
 80019a6:	227f      	movs	r2, #127	; 0x7f
 80019a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019aa:	4b20      	ldr	r3, [pc, #128]	; (8001a2c <MX_RTC_Init+0xac>)
 80019ac:	22ff      	movs	r2, #255	; 0xff
 80019ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <MX_RTC_Init+0xac>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80019b6:	4b1d      	ldr	r3, [pc, #116]	; (8001a2c <MX_RTC_Init+0xac>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <MX_RTC_Init+0xac>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80019c2:	481a      	ldr	r0, [pc, #104]	; (8001a2c <MX_RTC_Init+0xac>)
 80019c4:	f004 fbd0 	bl	8006168 <HAL_RTC_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80019ce:	f000 fa7b 	bl	8001ec8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 80019d2:	2301      	movs	r3, #1
 80019d4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80019da:	2300      	movs	r3, #0
 80019dc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	2201      	movs	r2, #1
 80019ea:	4619      	mov	r1, r3
 80019ec:	480f      	ldr	r0, [pc, #60]	; (8001a2c <MX_RTC_Init+0xac>)
 80019ee:	f004 fc31 	bl	8006254 <HAL_RTC_SetTime>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80019f8:	f000 fa66 	bl	8001ec8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80019fc:	2303      	movs	r3, #3
 80019fe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8001a00:	2312      	movs	r3, #18
 8001a02:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 8001a04:	2306      	movs	r3, #6
 8001a06:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001a08:	2323      	movs	r3, #35	; 0x23
 8001a0a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4619      	mov	r1, r3
 8001a12:	4806      	ldr	r0, [pc, #24]	; (8001a2c <MX_RTC_Init+0xac>)
 8001a14:	f004 fd16 	bl	8006444 <HAL_RTC_SetDate>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001a1e:	f000 fa53 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a22:	bf00      	nop
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000990 	.word	0x20000990
 8001a30:	40002800 	.word	0x40002800

08001a34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a38:	4b17      	ldr	r3, [pc, #92]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a3a:	4a18      	ldr	r2, [pc, #96]	; (8001a9c <MX_SPI1_Init+0x68>)
 8001a3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a3e:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a46:	4b14      	ldr	r3, [pc, #80]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a4c:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a52:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a68:	2220      	movs	r2, #32
 8001a6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a78:	4b07      	ldr	r3, [pc, #28]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a80:	220a      	movs	r2, #10
 8001a82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a84:	4804      	ldr	r0, [pc, #16]	; (8001a98 <MX_SPI1_Init+0x64>)
 8001a86:	f004 fe6d 	bl	8006764 <HAL_SPI_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a90:	f000 fa1a 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	200009b0 	.word	0x200009b0
 8001a9c:	40013000 	.word	0x40013000

08001aa0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	2224      	movs	r2, #36	; 0x24
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f008 fd1c 	bl	800a4ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001abc:	4b21      	ldr	r3, [pc, #132]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001abe:	4a22      	ldr	r2, [pc, #136]	; (8001b48 <MX_TIM1_Init+0xa8>)
 8001ac0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001ac2:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40;
 8001ace:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001ad0:	2228      	movs	r2, #40	; 0x28
 8001ad2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aee:	2301      	movs	r3, #1
 8001af0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001af6:	230f      	movs	r3, #15
 8001af8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001afe:	2301      	movs	r3, #1
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001b06:	230f      	movs	r3, #15
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480c      	ldr	r0, [pc, #48]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001b12:	f005 fceb 	bl	80074ec <HAL_TIM_Encoder_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001b1c:	f000 f9d4 	bl	8001ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4805      	ldr	r0, [pc, #20]	; (8001b44 <MX_TIM1_Init+0xa4>)
 8001b2e:	f006 fb8b 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001b38:	f000 f9c6 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b3c:	bf00      	nop
 8001b3e:	3730      	adds	r7, #48	; 0x30
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000a08 	.word	0x20000a08
 8001b48:	40010000 	.word	0x40010000

08001b4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	; 0x38
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	f107 0320 	add.w	r3, r7, #32
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
 8001b78:	615a      	str	r2, [r3, #20]
 8001b7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b7c:	4b41      	ldr	r3, [pc, #260]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001b7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 12000;
 8001b84:	4b3f      	ldr	r3, [pc, #252]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001b86:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001b8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b3d      	ldr	r3, [pc, #244]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b92:	4b3c      	ldr	r3, [pc, #240]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001b94:	f04f 32ff 	mov.w	r2, #4294967295
 8001b98:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9a:	4b3a      	ldr	r3, [pc, #232]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba0:	4b38      	ldr	r3, [pc, #224]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ba6:	4837      	ldr	r0, [pc, #220]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001ba8:	f005 fa0e 	bl	8006fc8 <HAL_TIM_Base_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001bb2:	f000 f989 	bl	8001ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4830      	ldr	r0, [pc, #192]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001bc4:	f005 ff4a 	bl	8007a5c <HAL_TIM_ConfigClockSource>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001bce:	f000 f97b 	bl	8001ec8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001bd2:	482c      	ldr	r0, [pc, #176]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001bd4:	f005 fb33 	bl	800723e <HAL_TIM_OC_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001bde:	f000 f973 	bl	8001ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4824      	ldr	r0, [pc, #144]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001bf2:	f006 fb29 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001bfc:	f000 f964 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001c00:	2330      	movs	r3, #48	; 0x30
 8001c02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 6659;
 8001c04:	f641 2303 	movw	r3, #6659	; 0x1a03
 8001c08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	2200      	movs	r2, #0
 8001c16:	4619      	mov	r1, r3
 8001c18:	481a      	ldr	r0, [pc, #104]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001c1a:	f005 fec3 	bl	80079a4 <HAL_TIM_OC_ConfigChannel>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001c24:	f000 f950 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.Pulse = 13500;
 8001c28:	f243 43bc 	movw	r3, #13500	; 0x34bc
 8001c2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2204      	movs	r2, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	4813      	ldr	r0, [pc, #76]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001c36:	f005 feb5 	bl	80079a4 <HAL_TIM_OC_ConfigChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001c40:	f000 f942 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.Pulse = 36000;
 8001c44:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 8001c48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2208      	movs	r2, #8
 8001c4e:	4619      	mov	r1, r3
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001c52:	f005 fea7 	bl	80079a4 <HAL_TIM_OC_ConfigChannel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM2_Init+0x114>
  {
    Error_Handler();
 8001c5c:	f000 f934 	bl	8001ec8 <Error_Handler>
  }
  sConfigOC.Pulse = 67000;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_TIM2_Init+0x13c>)
 8001c62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	220c      	movs	r2, #12
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4806      	ldr	r0, [pc, #24]	; (8001c84 <MX_TIM2_Init+0x138>)
 8001c6c:	f005 fe9a 	bl	80079a4 <HAL_TIM_OC_ConfigChannel>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 8001c76:	f000 f927 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	3738      	adds	r7, #56	; 0x38
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000a50 	.word	0x20000a50
 8001c88:	000105b8 	.word	0x000105b8

08001c8c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001c92:	4a0f      	ldr	r2, [pc, #60]	; (8001cd0 <MX_TIM10_Init+0x44>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 79;
 8001c96:	4b0d      	ldr	r3, [pc, #52]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001c98:	224f      	movs	r2, #79	; 0x4f
 8001c9a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001ca4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ca8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001cb6:	4805      	ldr	r0, [pc, #20]	; (8001ccc <MX_TIM10_Init+0x40>)
 8001cb8:	f005 f986 	bl	8006fc8 <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001cc2:	f000 f901 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000a98 	.word	0x20000a98
 8001cd0:	40014400 	.word	0x40014400

08001cd4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001cd8:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001cda:	4a0f      	ldr	r2, [pc, #60]	; (8001d18 <MX_TIM11_Init+0x44>)
 8001cdc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 10;
 8001cde:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001ce0:	220a      	movs	r2, #10
 8001ce2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001cec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cf0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf2:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001cfe:	4805      	ldr	r0, [pc, #20]	; (8001d14 <MX_TIM11_Init+0x40>)
 8001d00:	f005 f962 	bl	8006fc8 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001d0a:	f000 f8dd 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000ae0 	.word	0x20000ae0
 8001d18:	40014800 	.word	0x40014800

08001d1c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001d20:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d22:	4a12      	ldr	r2, [pc, #72]	; (8001d6c <MX_USART6_UART_Init+0x50>)
 8001d24:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d2c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d42:	220c      	movs	r2, #12
 8001d44:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001d52:	4805      	ldr	r0, [pc, #20]	; (8001d68 <MX_USART6_UART_Init+0x4c>)
 8001d54:	f006 fafa 	bl	800834c <HAL_UART_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001d5e:	f000 f8b3 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000b28 	.word	0x20000b28
 8001d6c:	40011400 	.word	0x40011400

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08a      	sub	sp, #40	; 0x28
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b4c      	ldr	r3, [pc, #304]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a4b      	ldr	r2, [pc, #300]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b49      	ldr	r3, [pc, #292]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b45      	ldr	r3, [pc, #276]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a44      	ldr	r2, [pc, #272]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b42      	ldr	r3, [pc, #264]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	4b3e      	ldr	r3, [pc, #248]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a3d      	ldr	r2, [pc, #244]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b3b      	ldr	r3, [pc, #236]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b37      	ldr	r3, [pc, #220]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a36      	ldr	r2, [pc, #216]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b34      	ldr	r3, [pc, #208]	; (8001ebc <MX_GPIO_Init+0x14c>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_SD_Pin|LED5_Pin, GPIO_PIN_RESET);
 8001df6:	2200      	movs	r2, #0
 8001df8:	f248 0110 	movw	r1, #32784	; 0x8010
 8001dfc:	4830      	ldr	r0, [pc, #192]	; (8001ec0 <MX_GPIO_Init+0x150>)
 8001dfe:	f002 ffdd 	bl	8004dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001e02:	2201      	movs	r2, #1
 8001e04:	2102      	movs	r1, #2
 8001e06:	482f      	ldr	r0, [pc, #188]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001e08:	f002 ffd8 	bl	8004dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f243 0118 	movw	r1, #12312	; 0x3018
 8001e12:	482c      	ldr	r0, [pc, #176]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001e14:	f002 ffd2 	bl	8004dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_SD_Pin LED5_Pin */
  GPIO_InitStruct.Pin = CS_SD_Pin|LED5_Pin;
 8001e18:	f248 0310 	movw	r3, #32784	; 0x8010
 8001e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4823      	ldr	r0, [pc, #140]	; (8001ec0 <MX_GPIO_Init+0x150>)
 8001e32:	f002 fe27 	bl	8004a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSO_DATA_Pin */
  GPIO_InitStruct.Pin = DSO_DATA_Pin;
 8001e36:	2302      	movs	r3, #2
 8001e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e3a:	2311      	movs	r3, #17
 8001e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DSO_DATA_GPIO_Port, &GPIO_InitStruct);
 8001e46:	f107 0314 	add.w	r3, r7, #20
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	481d      	ldr	r0, [pc, #116]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001e4e:	f002 fe19 	bl	8004a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : DET_SD_Pin */
  GPIO_InitStruct.Pin = DET_SD_Pin;
 8001e52:	2304      	movs	r3, #4
 8001e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DET_SD_GPIO_Port, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4817      	ldr	r0, [pc, #92]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001e66:	f002 fe0d 	bl	8004a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin LED4_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin;
 8001e6a:	f243 0318 	movw	r3, #12312	; 0x3018
 8001e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4810      	ldr	r0, [pc, #64]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001e84:	f002 fdfe 	bl	8004a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_BTN_Pin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8001e88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e8e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4809      	ldr	r0, [pc, #36]	; (8001ec4 <MX_GPIO_Init+0x154>)
 8001ea0:	f002 fdf0 	bl	8004a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	2017      	movs	r0, #23
 8001eaa:	f002 fdb4 	bl	8004a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001eae:	2017      	movs	r0, #23
 8001eb0:	f002 fdcd 	bl	8004a4e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	; 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ecc:	b672      	cpsid	i
}
 8001ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  send_uart("error handler loop");
 8001ed0:	4801      	ldr	r0, [pc, #4]	; (8001ed8 <Error_Handler+0x10>)
 8001ed2:	f7ff fa5f 	bl	8001394 <send_uart>
 8001ed6:	e7fb      	b.n	8001ed0 <Error_Handler+0x8>
 8001ed8:	0800c630 	.word	0x0800c630

08001edc <huart_ds_init>:
volatile Screen screen = MAIN_MENU; //instancja enuma Screen, aktualny stan menu
int sensorAdcExt=0;
UART_HandleTypeDef *huart6_new;
RTC_HandleTypeDef *hrtc_new;

void huart_ds_init(UART_HandleTypeDef *huart6) {
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	huart6_new=huart6;
 8001ee4:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <huart_ds_init+0x1c>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6013      	str	r3, [r2, #0]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000bf4 	.word	0x20000bf4

08001efc <sendRtcHandler>:

void sendRtcHandler(RTC_HandleTypeDef *hrtc) {
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
	hrtc_new=hrtc;
 8001f04:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <sendRtcHandler+0x1c>)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6013      	str	r3, [r2, #0]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	20000bf8 	.word	0x20000bf8

08001f1c <backButton>:

void backButton(uint8_t back_pos, uint8_t target_screen, uint16_t encoder_pos) { //usunac encoder_pos bo nieuzywane
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	460b      	mov	r3, r1
 8001f28:	71bb      	strb	r3, [r7, #6]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80bb      	strh	r3, [r7, #4]
	ssd1306_SetCursor(0, 56);
 8001f2e:	2138      	movs	r1, #56	; 0x38
 8001f30:	2000      	movs	r0, #0
 8001f32:	f001 fff7 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("COFNIJ", Font_6x8, entrySelected(back_pos) ? Black : White);
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	b21b      	sxth	r3, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff f9fe 	bl	800133c <entrySelected>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f083 0301 	eor.w	r3, r3, #1
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	4a0b      	ldr	r2, [pc, #44]	; (8001f78 <backButton+0x5c>)
 8001f4a:	ca06      	ldmia	r2, {r1, r2}
 8001f4c:	480b      	ldr	r0, [pc, #44]	; (8001f7c <backButton+0x60>)
 8001f4e:	f001 ffc3 	bl	8003ed8 <ssd1306_WriteString>
	if(entryClicked(back_pos)) {
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fa03 	bl	8001362 <entryClicked>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <backButton+0x52>
		encSetPos(0);
 8001f62:	2000      	movs	r0, #0
 8001f64:	f7ff f9ba 	bl	80012dc <encSetPos>
		//confirm=true;
		screen = target_screen;
 8001f68:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <backButton+0x64>)
 8001f6a:	79bb      	ldrb	r3, [r7, #6]
 8001f6c:	7013      	strb	r3, [r2, #0]
	}
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000067c 	.word	0x2000067c
 8001f7c:	0800c644 	.word	0x0800c644
 8001f80:	20000bf0 	.word	0x20000bf0

08001f84 <listAllItemsFromMenu>:

void listAllItemsFromMenu(Menu *menu) {
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	e031      	b.n	8001ff6 <listAllItemsFromMenu+0x72>
			ssd1306_SetCursor(0, i*10);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	461a      	mov	r2, r3
 8001f98:	0092      	lsls	r2, r2, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f001 ffbe 	bl	8003f24 <ssd1306_SetCursor>
			if(entryClicked(i)) {
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	b21b      	sxth	r3, r3
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff f9d8 	bl	8001362 <entryClicked>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <listAllItemsFromMenu+0x44>
				screen = menu->entries[i].entry;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	3201      	adds	r2, #1
 8001fbe:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8001fc2:	4b12      	ldr	r3, [pc, #72]	; (800200c <listAllItemsFromMenu+0x88>)
 8001fc4:	701a      	strb	r2, [r3, #0]
				break;
 8001fc6:	e01c      	b.n	8002002 <listAllItemsFromMenu+0x7e>
			}
			ssd1306_WriteString(menu->entries[i].entry_string, Font_7x10, entrySelected(i) ? Black : White);
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	685c      	ldr	r4, [r3, #4]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	b21b      	sxth	r3, r3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f9af 	bl	800133c <entrySelected>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	f083 0301 	eor.w	r3, r3, #1
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	; (8002010 <listAllItemsFromMenu+0x8c>)
 8001fe8:	ca06      	ldmia	r2, {r1, r2}
 8001fea:	4620      	mov	r0, r4
 8001fec:	f001 ff74 	bl	8003ed8 <ssd1306_WriteString>
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	dbc8      	blt.n	8001f92 <listAllItemsFromMenu+0xe>
		  }
}
 8002000:	bf00      	nop
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	bd90      	pop	{r4, r7, pc}
 800200a:	bf00      	nop
 800200c:	20000bf0 	.word	0x20000bf0
 8002010:	20000684 	.word	0x20000684

08002014 <drawMainMenu>:

void drawMainMenu(Menu *menu) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
	encSetRange(0, 2);
 800201c:	2102      	movs	r1, #2
 800201e:	2000      	movs	r0, #0
 8002020:	f7ff f942 	bl	80012a8 <encSetRange>
	listAllItemsFromMenu(menu);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ffad 	bl	8001f84 <listAllItemsFromMenu>
	uint32_t encVal = encoderGet();
 800202a:	f7ff f969 	bl	8001300 <encoderGet>
 800202e:	60f8      	str	r0, [r7, #12]
	char charArVal[4];
	sprintf(charArVal, "%lu", encVal);
 8002030:	f107 0308 	add.w	r3, r7, #8
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	490f      	ldr	r1, [pc, #60]	; (8002074 <drawMainMenu+0x60>)
 8002038:	4618      	mov	r0, r3
 800203a:	f008 f945 	bl	800a2c8 <siprintf>
	ssd1306_SetCursor(0, 44);
 800203e:	212c      	movs	r1, #44	; 0x2c
 8002040:	2000      	movs	r0, #0
 8002042:	f001 ff6f 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString(charArVal, Font_7x10, White);
 8002046:	4a0c      	ldr	r2, [pc, #48]	; (8002078 <drawMainMenu+0x64>)
 8002048:	f107 0008 	add.w	r0, r7, #8
 800204c:	2301      	movs	r3, #1
 800204e:	ca06      	ldmia	r2, {r1, r2}
 8002050:	f001 ff42 	bl	8003ed8 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 54);
 8002054:	2136      	movs	r1, #54	; 0x36
 8002056:	2000      	movs	r0, #0
 8002058:	f001 ff64 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString(getRtcString(), Font_7x10, White);
 800205c:	f7ff fa7a 	bl	8001554 <getRtcString>
 8002060:	4a05      	ldr	r2, [pc, #20]	; (8002078 <drawMainMenu+0x64>)
 8002062:	2301      	movs	r3, #1
 8002064:	ca06      	ldmia	r2, {r1, r2}
 8002066:	f001 ff37 	bl	8003ed8 <ssd1306_WriteString>

}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	0800c64c 	.word	0x0800c64c
 8002078:	20000684 	.word	0x20000684

0800207c <drawSensorConfig>:

void drawSensorConfig(Menu *menu) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	encSetRange(0, 3);
 8002084:	2103      	movs	r1, #3
 8002086:	2000      	movs	r0, #0
 8002088:	f7ff f90e 	bl	80012a8 <encSetRange>
	listAllItemsFromMenu(menu);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff79 	bl	8001f84 <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 1);
 8002092:	2201      	movs	r2, #1
 8002094:	2100      	movs	r1, #0
 8002096:	2003      	movs	r0, #3
 8002098:	f7ff ff40 	bl	8001f1c <backButton>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <drawSdConfig>:

volatile bool dataOverwrite=false;
char strDataOverwrite[6];
void drawSdConfig(Menu *menu) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	encSetRange(0, 1);
 80020ac:	2101      	movs	r1, #1
 80020ae:	2000      	movs	r0, #0
 80020b0:	f7ff f8fa 	bl	80012a8 <encSetRange>
	ssd1306_SetCursor(0, 0);
 80020b4:	2100      	movs	r1, #0
 80020b6:	2000      	movs	r0, #0
 80020b8:	f001 ff34 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("SD status:", Font_7x10, White);
 80020bc:	4a34      	ldr	r2, [pc, #208]	; (8002190 <drawSdConfig+0xec>)
 80020be:	2301      	movs	r3, #1
 80020c0:	ca06      	ldmia	r2, {r1, r2}
 80020c2:	4834      	ldr	r0, [pc, #208]	; (8002194 <drawSdConfig+0xf0>)
 80020c4:	f001 ff08 	bl	8003ed8 <ssd1306_WriteString>
	ssd1306_SetCursor(70, 0);
 80020c8:	2100      	movs	r1, #0
 80020ca:	2046      	movs	r0, #70	; 0x46
 80020cc:	f001 ff2a 	bl	8003f24 <ssd1306_SetCursor>
	if(!sdReady) {
 80020d0:	4b31      	ldr	r3, [pc, #196]	; (8002198 <drawSdConfig+0xf4>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	f083 0301 	eor.w	r3, r3, #1
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d006      	beq.n	80020ec <drawSdConfig+0x48>
		ssd1306_WriteString(" error", Font_7x10, White);
 80020de:	4a2c      	ldr	r2, [pc, #176]	; (8002190 <drawSdConfig+0xec>)
 80020e0:	2301      	movs	r3, #1
 80020e2:	ca06      	ldmia	r2, {r1, r2}
 80020e4:	482d      	ldr	r0, [pc, #180]	; (800219c <drawSdConfig+0xf8>)
 80020e6:	f001 fef7 	bl	8003ed8 <ssd1306_WriteString>
 80020ea:	e005      	b.n	80020f8 <drawSdConfig+0x54>
	}
	else {
		ssd1306_WriteString(" OK", Font_7x10, White);
 80020ec:	4a28      	ldr	r2, [pc, #160]	; (8002190 <drawSdConfig+0xec>)
 80020ee:	2301      	movs	r3, #1
 80020f0:	ca06      	ldmia	r2, {r1, r2}
 80020f2:	482b      	ldr	r0, [pc, #172]	; (80021a0 <drawSdConfig+0xfc>)
 80020f4:	f001 fef0 	bl	8003ed8 <ssd1306_WriteString>
	}
	ssd1306_SetCursor(0, 10);
 80020f8:	210a      	movs	r1, #10
 80020fa:	2000      	movs	r0, #0
 80020fc:	f001 ff12 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("Overwrite: ", Font_7x10, White);
 8002100:	4a23      	ldr	r2, [pc, #140]	; (8002190 <drawSdConfig+0xec>)
 8002102:	2301      	movs	r3, #1
 8002104:	ca06      	ldmia	r2, {r1, r2}
 8002106:	4827      	ldr	r0, [pc, #156]	; (80021a4 <drawSdConfig+0x100>)
 8002108:	f001 fee6 	bl	8003ed8 <ssd1306_WriteString>
	if(entrySelected(0) && entryClicked(0)) {
 800210c:	2000      	movs	r0, #0
 800210e:	f7ff f915 	bl	800133c <entrySelected>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d014      	beq.n	8002142 <drawSdConfig+0x9e>
 8002118:	2000      	movs	r0, #0
 800211a:	f7ff f922 	bl	8001362 <entryClicked>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00e      	beq.n	8002142 <drawSdConfig+0x9e>
				if(dataOverwrite==false) {
 8002124:	4b20      	ldr	r3, [pc, #128]	; (80021a8 <drawSdConfig+0x104>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f083 0301 	eor.w	r3, r3, #1
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <drawSdConfig+0x98>
					dataOverwrite=true;
 8002134:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <drawSdConfig+0x104>)
 8002136:	2201      	movs	r2, #1
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	e002      	b.n	8002142 <drawSdConfig+0x9e>
				}
				else {
					dataOverwrite=false;
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <drawSdConfig+0x104>)
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]
				}
	}
	ssd1306_SetCursor(75, 10);
 8002142:	210a      	movs	r1, #10
 8002144:	204b      	movs	r0, #75	; 0x4b
 8002146:	f001 feed 	bl	8003f24 <ssd1306_SetCursor>
	sprintf(strDataOverwrite, "%s", dataOverwrite ? "true" : "false");
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <drawSdConfig+0x104>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <drawSdConfig+0xb4>
 8002154:	4b15      	ldr	r3, [pc, #84]	; (80021ac <drawSdConfig+0x108>)
 8002156:	e000      	b.n	800215a <drawSdConfig+0xb6>
 8002158:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <drawSdConfig+0x10c>)
 800215a:	461a      	mov	r2, r3
 800215c:	4915      	ldr	r1, [pc, #84]	; (80021b4 <drawSdConfig+0x110>)
 800215e:	4816      	ldr	r0, [pc, #88]	; (80021b8 <drawSdConfig+0x114>)
 8002160:	f008 f8b2 	bl	800a2c8 <siprintf>
	ssd1306_WriteString(strDataOverwrite, Font_7x10, entrySelected(0) ? Black : White);
 8002164:	2000      	movs	r0, #0
 8002166:	f7ff f8e9 	bl	800133c <entrySelected>
 800216a:	4603      	mov	r3, r0
 800216c:	f083 0301 	eor.w	r3, r3, #1
 8002170:	b2db      	uxtb	r3, r3
 8002172:	4a07      	ldr	r2, [pc, #28]	; (8002190 <drawSdConfig+0xec>)
 8002174:	ca06      	ldmia	r2, {r1, r2}
 8002176:	4810      	ldr	r0, [pc, #64]	; (80021b8 <drawSdConfig+0x114>)
 8002178:	f001 feae 	bl	8003ed8 <ssd1306_WriteString>
	backButton(1, MAIN_MENU, 0);
 800217c:	2200      	movs	r2, #0
 800217e:	2100      	movs	r1, #0
 8002180:	2001      	movs	r0, #1
 8002182:	f7ff fecb 	bl	8001f1c <backButton>
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000684 	.word	0x20000684
 8002194:	0800c650 	.word	0x0800c650
 8002198:	20003568 	.word	0x20003568
 800219c:	0800c65c 	.word	0x0800c65c
 80021a0:	0800c664 	.word	0x0800c664
 80021a4:	0800c668 	.word	0x0800c668
 80021a8:	20000bfc 	.word	0x20000bfc
 80021ac:	0800c674 	.word	0x0800c674
 80021b0:	0800c67c 	.word	0x0800c67c
 80021b4:	0800c684 	.word	0x0800c684
 80021b8:	20000c00 	.word	0x20000c00

080021bc <drawSensorConfigAdcExt>:




void drawSensorConfigAdcExt(Menu *menu) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 80021c4:	2104      	movs	r1, #4
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff f86e 	bl	80012a8 <encSetRange>
	listAllItemsFromMenu(menu);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff fed9 	bl	8001f84 <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 80021d2:	2204      	movs	r2, #4
 80021d4:	2100      	movs	r1, #0
 80021d6:	2004      	movs	r0, #4
 80021d8:	f7ff fea0 	bl	8001f1c <backButton>
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <drawSensorConfigAdcInt>:
void drawSensorConfigAdcInt(Menu *menu) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 80021ec:	2104      	movs	r1, #4
 80021ee:	2000      	movs	r0, #0
 80021f0:	f7ff f85a 	bl	80012a8 <encSetRange>
	listAllItemsFromMenu(menu);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fec5 	bl	8001f84 <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 80021fa:	2204      	movs	r2, #4
 80021fc:	2100      	movs	r1, #0
 80021fe:	2004      	movs	r0, #4
 8002200:	f7ff fe8c 	bl	8001f1c <backButton>
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <drawSensorConfigDS18>:
void drawSensorConfigDS18(Menu *menu) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	encSetRange(0, 1);
 8002214:	2101      	movs	r1, #1
 8002216:	2000      	movs	r0, #0
 8002218:	f7ff f846 	bl	80012a8 <encSetRange>
	listAllItemsFromMenu(menu);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff feb1 	bl	8001f84 <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 3);
 8002222:	2203      	movs	r2, #3
 8002224:	2100      	movs	r1, #0
 8002226:	2003      	movs	r0, #3
 8002228:	f7ff fe78 	bl	8001f1c <backButton>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <drawSensorOptions>:
uint16_t samplingRates[] = {10,50,100,500};
volatile uint8_t  samplingIndex = 0;
volatile int counter=0;
char sampl1str[10]="???";

void drawSensorOptions(uint8_t index) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b088      	sub	sp, #32
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
	ssd1306_WriteString(sensors[index].name, Font_11x18, White);
 800223e:	79fa      	ldrb	r2, [r7, #7]
 8002240:	4613      	mov	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4413      	add	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4a57      	ldr	r2, [pc, #348]	; (80023a8 <drawSensorOptions+0x174>)
 800224a:	1898      	adds	r0, r3, r2
 800224c:	4a57      	ldr	r2, [pc, #348]	; (80023ac <drawSensorOptions+0x178>)
 800224e:	2301      	movs	r3, #1
 8002250:	ca06      	ldmia	r2, {r1, r2}
 8002252:	f001 fe41 	bl	8003ed8 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8002256:	2112      	movs	r1, #18
 8002258:	2000      	movs	r0, #0
 800225a:	f001 fe63 	bl	8003f24 <ssd1306_SetCursor>
	char isEnabledStr[20];
	if(entrySelected(0) && entryClicked(0)) {
 800225e:	2000      	movs	r0, #0
 8002260:	f7ff f86c 	bl	800133c <entrySelected>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d028      	beq.n	80022bc <drawSensorOptions+0x88>
 800226a:	2000      	movs	r0, #0
 800226c:	f7ff f879 	bl	8001362 <entryClicked>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d022      	beq.n	80022bc <drawSensorOptions+0x88>
		if(sensors[index].isEnabled==false) {
 8002276:	79fa      	ldrb	r2, [r7, #7]
 8002278:	494b      	ldr	r1, [pc, #300]	; (80023a8 <drawSensorOptions+0x174>)
 800227a:	4613      	mov	r3, r2
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	3314      	adds	r3, #20
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	f083 0301 	eor.w	r3, r3, #1
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <drawSensorOptions+0x74>
			sensors[index].isEnabled=true;
 8002292:	79fa      	ldrb	r2, [r7, #7]
 8002294:	4944      	ldr	r1, [pc, #272]	; (80023a8 <drawSensorOptions+0x174>)
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	440b      	add	r3, r1
 80022a0:	3314      	adds	r3, #20
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
 80022a6:	e009      	b.n	80022bc <drawSensorOptions+0x88>
		}
		else {
			sensors[index].isEnabled=false;
 80022a8:	79fa      	ldrb	r2, [r7, #7]
 80022aa:	493f      	ldr	r1, [pc, #252]	; (80023a8 <drawSensorOptions+0x174>)
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	440b      	add	r3, r1
 80022b6:	3314      	adds	r3, #20
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
		}
	}
	sprintf(isEnabledStr, "enabled: %s", sensors[index].isEnabled ? "true" : "false");
 80022bc:	79fa      	ldrb	r2, [r7, #7]
 80022be:	493a      	ldr	r1, [pc, #232]	; (80023a8 <drawSensorOptions+0x174>)
 80022c0:	4613      	mov	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4413      	add	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	440b      	add	r3, r1
 80022ca:	3314      	adds	r3, #20
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <drawSensorOptions+0xa2>
 80022d2:	4a37      	ldr	r2, [pc, #220]	; (80023b0 <drawSensorOptions+0x17c>)
 80022d4:	e000      	b.n	80022d8 <drawSensorOptions+0xa4>
 80022d6:	4a37      	ldr	r2, [pc, #220]	; (80023b4 <drawSensorOptions+0x180>)
 80022d8:	f107 030c 	add.w	r3, r7, #12
 80022dc:	4936      	ldr	r1, [pc, #216]	; (80023b8 <drawSensorOptions+0x184>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f007 fff2 	bl	800a2c8 <siprintf>
	ssd1306_WriteString(isEnabledStr, Font_7x10, entrySelected(0) ? Black : White);
 80022e4:	2000      	movs	r0, #0
 80022e6:	f7ff f829 	bl	800133c <entrySelected>
 80022ea:	4603      	mov	r3, r0
 80022ec:	f083 0301 	eor.w	r3, r3, #1
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4a32      	ldr	r2, [pc, #200]	; (80023bc <drawSensorOptions+0x188>)
 80022f4:	f107 000c 	add.w	r0, r7, #12
 80022f8:	ca06      	ldmia	r2, {r1, r2}
 80022fa:	f001 fded 	bl	8003ed8 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 28);
 80022fe:	211c      	movs	r1, #28
 8002300:	2000      	movs	r0, #0
 8002302:	f001 fe0f 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("period [ms]: ", Font_7x10, White);
 8002306:	4a2d      	ldr	r2, [pc, #180]	; (80023bc <drawSensorOptions+0x188>)
 8002308:	2301      	movs	r3, #1
 800230a:	ca06      	ldmia	r2, {r1, r2}
 800230c:	482c      	ldr	r0, [pc, #176]	; (80023c0 <drawSensorOptions+0x18c>)
 800230e:	f001 fde3 	bl	8003ed8 <ssd1306_WriteString>
	ssd1306_SetCursor(90, 28);
 8002312:	211c      	movs	r1, #28
 8002314:	205a      	movs	r0, #90	; 0x5a
 8002316:	f001 fe05 	bl	8003f24 <ssd1306_SetCursor>
	sprintf(sampl1str, "%d\n\r", sensors[index].samplingRate);
 800231a:	79fa      	ldrb	r2, [r7, #7]
 800231c:	4922      	ldr	r1, [pc, #136]	; (80023a8 <drawSensorOptions+0x174>)
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	440b      	add	r3, r1
 8002328:	3316      	adds	r3, #22
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4925      	ldr	r1, [pc, #148]	; (80023c4 <drawSensorOptions+0x190>)
 8002330:	4825      	ldr	r0, [pc, #148]	; (80023c8 <drawSensorOptions+0x194>)
 8002332:	f007 ffc9 	bl	800a2c8 <siprintf>
	ssd1306_WriteString(sampl1str, Font_7x10, entrySelected(1) ? Black : White);
 8002336:	2001      	movs	r0, #1
 8002338:	f7ff f800 	bl	800133c <entrySelected>
 800233c:	4603      	mov	r3, r0
 800233e:	f083 0301 	eor.w	r3, r3, #1
 8002342:	b2db      	uxtb	r3, r3
 8002344:	4a1d      	ldr	r2, [pc, #116]	; (80023bc <drawSensorOptions+0x188>)
 8002346:	ca06      	ldmia	r2, {r1, r2}
 8002348:	481f      	ldr	r0, [pc, #124]	; (80023c8 <drawSensorOptions+0x194>)
 800234a:	f001 fdc5 	bl	8003ed8 <ssd1306_WriteString>
	if(entrySelected(1) && entryClicked(1)) { //tu sie dzieje cos dziwnego
 800234e:	2001      	movs	r0, #1
 8002350:	f7fe fff4 	bl	800133c <entrySelected>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d021      	beq.n	800239e <drawSensorOptions+0x16a>
 800235a:	2001      	movs	r0, #1
 800235c:	f7ff f801 	bl	8001362 <entryClicked>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d01b      	beq.n	800239e <drawSensorOptions+0x16a>
		//send_uart("klikniete\n\r");
		counter++;
 8002366:	4b19      	ldr	r3, [pc, #100]	; (80023cc <drawSensorOptions+0x198>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3301      	adds	r3, #1
 800236c:	4a17      	ldr	r2, [pc, #92]	; (80023cc <drawSensorOptions+0x198>)
 800236e:	6013      	str	r3, [r2, #0]
		if(counter>4) {
 8002370:	4b16      	ldr	r3, [pc, #88]	; (80023cc <drawSensorOptions+0x198>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b04      	cmp	r3, #4
 8002376:	dd02      	ble.n	800237e <drawSensorOptions+0x14a>
			counter=1;
 8002378:	4b14      	ldr	r3, [pc, #80]	; (80023cc <drawSensorOptions+0x198>)
 800237a:	2201      	movs	r2, #1
 800237c:	601a      	str	r2, [r3, #0]
		}
		sensors[index].samplingRate = samplingRates[counter-1];
 800237e:	4b13      	ldr	r3, [pc, #76]	; (80023cc <drawSensorOptions+0x198>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	79fa      	ldrb	r2, [r7, #7]
 8002386:	4912      	ldr	r1, [pc, #72]	; (80023d0 <drawSensorOptions+0x19c>)
 8002388:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800238c:	4906      	ldr	r1, [pc, #24]	; (80023a8 <drawSensorOptions+0x174>)
 800238e:	4613      	mov	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	440b      	add	r3, r1
 8002398:	3316      	adds	r3, #22
 800239a:	4602      	mov	r2, r0
 800239c:	801a      	strh	r2, [r3, #0]
	}

}
 800239e:	bf00      	nop
 80023a0:	3720      	adds	r7, #32
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000000 	.word	0x20000000
 80023ac:	2000068c 	.word	0x2000068c
 80023b0:	0800c674 	.word	0x0800c674
 80023b4:	0800c67c 	.word	0x0800c67c
 80023b8:	0800c688 	.word	0x0800c688
 80023bc:	20000684 	.word	0x20000684
 80023c0:	0800c694 	.word	0x0800c694
 80023c4:	0800c6a4 	.word	0x0800c6a4
 80023c8:	20000110 	.word	0x20000110
 80023cc:	20000c08 	.word	0x20000c08
 80023d0:	20000108 	.word	0x20000108

080023d4 <drawSensorConfigGeneric>:


void drawSensorConfigGeneric(Menu *menu) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	encSetRange(0, 2);
 80023dc:	2102      	movs	r1, #2
 80023de:	2000      	movs	r0, #0
 80023e0:	f7fe ff62 	bl	80012a8 <encSetRange>
	ssd1306_SetCursor(0, 0);
 80023e4:	2100      	movs	r1, #0
 80023e6:	2000      	movs	r0, #0
 80023e8:	f001 fd9c 	bl	8003f24 <ssd1306_SetCursor>
	drawSensorOptions(screen-SENSOR_CONFIG_ADC_EXT0);
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <drawSensorConfigGeneric+0x3c>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	3b08      	subs	r3, #8
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff1c 	bl	8002234 <drawSensorOptions>
	backButton(2, MAIN_MENU, 2);
 80023fc:	2202      	movs	r2, #2
 80023fe:	2100      	movs	r1, #0
 8002400:	2002      	movs	r0, #2
 8002402:	f7ff fd8b 	bl	8001f1c <backButton>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000bf0 	.word	0x20000bf0

08002414 <ch1Enable>:


void ch1Enable(void) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
	for(int i=0; i<10; i++) {
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	e01b      	b.n	8002458 <ch1Enable+0x44>
		if(sensors[i].samplingRate==10 && sensors[i].isEnabled) {
 8002420:	4911      	ldr	r1, [pc, #68]	; (8002468 <ch1Enable+0x54>)
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	4413      	add	r3, r2
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	440b      	add	r3, r1
 800242e:	3316      	adds	r3, #22
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	2b0a      	cmp	r3, #10
 8002434:	d10d      	bne.n	8002452 <ch1Enable+0x3e>
 8002436:	490c      	ldr	r1, [pc, #48]	; (8002468 <ch1Enable+0x54>)
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	440b      	add	r3, r1
 8002444:	3314      	adds	r3, #20
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <ch1Enable+0x3e>
		  send_uart("10ms\n\r");
 800244c:	4807      	ldr	r0, [pc, #28]	; (800246c <ch1Enable+0x58>)
 800244e:	f7fe ffa1 	bl	8001394 <send_uart>
	for(int i=0; i<10; i++) {
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3301      	adds	r3, #1
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b09      	cmp	r3, #9
 800245c:	dde0      	ble.n	8002420 <ch1Enable+0xc>
		}
	}
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000000 	.word	0x20000000
 800246c:	0800c6ac 	.word	0x0800c6ac

08002470 <ch2Enable>:

void ch2Enable(void) {
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
	for(int i=0; i<10; i++) {
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	e01e      	b.n	80024ba <ch2Enable+0x4a>
		if(sensors[i].samplingRate==50 && sensors[i].isEnabled) {
 800247c:	4913      	ldr	r1, [pc, #76]	; (80024cc <ch2Enable+0x5c>)
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	440b      	add	r3, r1
 800248a:	3316      	adds	r3, #22
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	2b32      	cmp	r3, #50	; 0x32
 8002490:	d110      	bne.n	80024b4 <ch2Enable+0x44>
 8002492:	490e      	ldr	r1, [pc, #56]	; (80024cc <ch2Enable+0x5c>)
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	4613      	mov	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	4413      	add	r3, r2
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	440b      	add	r3, r1
 80024a0:	3314      	adds	r3, #20
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d005      	beq.n	80024b4 <ch2Enable+0x44>
			send_uart(getRtcString());
 80024a8:	f7ff f854 	bl	8001554 <getRtcString>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe ff70 	bl	8001394 <send_uart>
	for(int i=0; i<10; i++) {
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3301      	adds	r3, #1
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b09      	cmp	r3, #9
 80024be:	dddd      	ble.n	800247c <ch2Enable+0xc>
			//

		}
	}
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000000 	.word	0x20000000

080024d0 <ch3Enable>:

void ch3Enable(void) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
	for(int i=0; i<10; i++) {
 80024d6:	2300      	movs	r3, #0
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	e01b      	b.n	8002514 <ch3Enable+0x44>
		if(sensors[i].samplingRate==100 && sensors[i].isEnabled) {
 80024dc:	4911      	ldr	r1, [pc, #68]	; (8002524 <ch3Enable+0x54>)
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	440b      	add	r3, r1
 80024ea:	3316      	adds	r3, #22
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	2b64      	cmp	r3, #100	; 0x64
 80024f0:	d10d      	bne.n	800250e <ch3Enable+0x3e>
 80024f2:	490c      	ldr	r1, [pc, #48]	; (8002524 <ch3Enable+0x54>)
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	440b      	add	r3, r1
 8002500:	3314      	adds	r3, #20
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <ch3Enable+0x3e>
		  send_uart("100ms\n\r");
 8002508:	4807      	ldr	r0, [pc, #28]	; (8002528 <ch3Enable+0x58>)
 800250a:	f7fe ff43 	bl	8001394 <send_uart>
	for(int i=0; i<10; i++) {
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3301      	adds	r3, #1
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b09      	cmp	r3, #9
 8002518:	dde0      	ble.n	80024dc <ch3Enable+0xc>
		}
	}
}
 800251a:	bf00      	nop
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000000 	.word	0x20000000
 8002528:	0800c6b4 	.word	0x0800c6b4

0800252c <ch4Enable>:

void ch4Enable(void) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
	for(int i=0; i<10; i++) {
 8002532:	2300      	movs	r3, #0
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	e01c      	b.n	8002572 <ch4Enable+0x46>
		if(sensors[i].samplingRate==500 && sensors[i].isEnabled) {
 8002538:	4912      	ldr	r1, [pc, #72]	; (8002584 <ch4Enable+0x58>)
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4413      	add	r3, r2
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	440b      	add	r3, r1
 8002546:	3316      	adds	r3, #22
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800254e:	d10d      	bne.n	800256c <ch4Enable+0x40>
 8002550:	490c      	ldr	r1, [pc, #48]	; (8002584 <ch4Enable+0x58>)
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	440b      	add	r3, r1
 800255e:	3314      	adds	r3, #20
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <ch4Enable+0x40>
		  send_uart("500ms\n\r");
 8002566:	4808      	ldr	r0, [pc, #32]	; (8002588 <ch4Enable+0x5c>)
 8002568:	f7fe ff14 	bl	8001394 <send_uart>
	for(int i=0; i<10; i++) {
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3301      	adds	r3, #1
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b09      	cmp	r3, #9
 8002576:	dddf      	ble.n	8002538 <ch4Enable+0xc>
		}
	}
}
 8002578:	bf00      	nop
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20000000 	.word	0x20000000
 8002588:	0800c6bc 	.word	0x0800c6bc

0800258c <drawOnoffMeasure>:





void drawOnoffMeasure(Menu *menu) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b092      	sub	sp, #72	; 0x48
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
//	ssd1306_SetCursor(0, 12);
//	sprintf(tempStr, "%.2f \n\r", temp);
//	ssd1306_WriteString(tempStr, Font_16x24, White);
//	HAL_UART_Transmit(huart6_new, tempStr, strlen(tempStr), HAL_MAX_DELAY);
	uint8_t currPos;
	if(!sdReady) {
 8002594:	4b5c      	ldr	r3, [pc, #368]	; (8002708 <drawOnoffMeasure+0x17c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	f083 0301 	eor.w	r3, r3, #1
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d011      	beq.n	80025c6 <drawOnoffMeasure+0x3a>
		ssd1306_SetCursor(0, 0);
 80025a2:	2100      	movs	r1, #0
 80025a4:	2000      	movs	r0, #0
 80025a6:	f001 fcbd 	bl	8003f24 <ssd1306_SetCursor>
		ssd1306_WriteString("SD NOT READY!", Font_6x8, White);
 80025aa:	4a58      	ldr	r2, [pc, #352]	; (800270c <drawOnoffMeasure+0x180>)
 80025ac:	2301      	movs	r3, #1
 80025ae:	ca06      	ldmia	r2, {r1, r2}
 80025b0:	4857      	ldr	r0, [pc, #348]	; (8002710 <drawOnoffMeasure+0x184>)
 80025b2:	f001 fc91 	bl	8003ed8 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 8);
 80025b6:	2108      	movs	r1, #8
 80025b8:	2000      	movs	r0, #0
 80025ba:	f001 fcb3 	bl	8003f24 <ssd1306_SetCursor>
		currPos=0;
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80025c4:	e006      	b.n	80025d4 <drawOnoffMeasure+0x48>
	}
	else {
		ssd1306_SetCursor(0, 0);
 80025c6:	2100      	movs	r1, #0
 80025c8:	2000      	movs	r0, #0
 80025ca:	f001 fcab 	bl	8003f24 <ssd1306_SetCursor>
		currPos=-8;
 80025ce:	23f8      	movs	r3, #248	; 0xf8
 80025d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}


	char sensorDetailsStr[30];
	encSetRange(0,2);
 80025d4:	2102      	movs	r1, #2
 80025d6:	2000      	movs	r0, #0
 80025d8:	f7fe fe66 	bl	80012a8 <encSetRange>
	for(int i=0; i<11; i++) {
 80025dc:	2300      	movs	r3, #0
 80025de:	643b      	str	r3, [r7, #64]	; 0x40
 80025e0:	e037      	b.n	8002652 <drawOnoffMeasure+0xc6>
		if(sensors[i].isEnabled) {
 80025e2:	494c      	ldr	r1, [pc, #304]	; (8002714 <drawOnoffMeasure+0x188>)
 80025e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80025e6:	4613      	mov	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	4413      	add	r3, r2
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	440b      	add	r3, r1
 80025f0:	3314      	adds	r3, #20
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d029      	beq.n	800264c <drawOnoffMeasure+0xc0>
			sprintf(sensorDetailsStr, "%s: %d\n\r", sensors[i].name, sensors[i].samplingRate);
 80025f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80025fa:	4613      	mov	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4a44      	ldr	r2, [pc, #272]	; (8002714 <drawOnoffMeasure+0x188>)
 8002604:	1899      	adds	r1, r3, r2
 8002606:	4843      	ldr	r0, [pc, #268]	; (8002714 <drawOnoffMeasure+0x188>)
 8002608:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4403      	add	r3, r0
 8002614:	3316      	adds	r3, #22
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	f107 001c 	add.w	r0, r7, #28
 800261c:	460a      	mov	r2, r1
 800261e:	493e      	ldr	r1, [pc, #248]	; (8002718 <drawOnoffMeasure+0x18c>)
 8002620:	f007 fe52 	bl	800a2c8 <siprintf>
			ssd1306_SetCursor(0, currPos+8);
 8002624:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002628:	3308      	adds	r3, #8
 800262a:	b2db      	uxtb	r3, r3
 800262c:	4619      	mov	r1, r3
 800262e:	2000      	movs	r0, #0
 8002630:	f001 fc78 	bl	8003f24 <ssd1306_SetCursor>
			currPos=currPos+8;
 8002634:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002638:	3308      	adds	r3, #8
 800263a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			ssd1306_WriteString(sensorDetailsStr, Font_6x8, White); //za mało miejsca na ekranie -> (???)
 800263e:	4a33      	ldr	r2, [pc, #204]	; (800270c <drawOnoffMeasure+0x180>)
 8002640:	f107 001c 	add.w	r0, r7, #28
 8002644:	2301      	movs	r3, #1
 8002646:	ca06      	ldmia	r2, {r1, r2}
 8002648:	f001 fc46 	bl	8003ed8 <ssd1306_WriteString>
	for(int i=0; i<11; i++) {
 800264c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800264e:	3301      	adds	r3, #1
 8002650:	643b      	str	r3, [r7, #64]	; 0x40
 8002652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002654:	2b0a      	cmp	r3, #10
 8002656:	ddc4      	ble.n	80025e2 <drawOnoffMeasure+0x56>
		}
	}


	ssd1306_SetCursor(0, 16);
 8002658:	2110      	movs	r1, #16
 800265a:	2000      	movs	r0, #0
 800265c:	f001 fc62 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("WRITE buff", Font_7x10, entrySelected(0) ? Black : White);
 8002660:	2000      	movs	r0, #0
 8002662:	f7fe fe6b 	bl	800133c <entrySelected>
 8002666:	4603      	mov	r3, r0
 8002668:	f083 0301 	eor.w	r3, r3, #1
 800266c:	b2db      	uxtb	r3, r3
 800266e:	4a2b      	ldr	r2, [pc, #172]	; (800271c <drawOnoffMeasure+0x190>)
 8002670:	ca06      	ldmia	r2, {r1, r2}
 8002672:	482b      	ldr	r0, [pc, #172]	; (8002720 <drawOnoffMeasure+0x194>)
 8002674:	f001 fc30 	bl	8003ed8 <ssd1306_WriteString>
	extern CircularBuffer cb;
	if(entrySelected(0) && entryClicked(0)) {
 8002678:	2000      	movs	r0, #0
 800267a:	f7fe fe5f 	bl	800133c <entrySelected>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d019      	beq.n	80026b8 <drawOnoffMeasure+0x12c>
 8002684:	2000      	movs	r0, #0
 8002686:	f7fe fe6c 	bl	8001362 <entryClicked>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <drawOnoffMeasure+0x12c>
		float val=ds18_get_temp();
 8002690:	f7fe fcf6 	bl	8001080 <ds18_get_temp>
 8002694:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
		char str[20];
		sprintf(str, "%f\n\r", val);
 8002698:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800269a:	f7fd ff5d 	bl	8000558 <__aeabi_f2d>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	f107 0008 	add.w	r0, r7, #8
 80026a6:	491f      	ldr	r1, [pc, #124]	; (8002724 <drawOnoffMeasure+0x198>)
 80026a8:	f007 fe0e 	bl	800a2c8 <siprintf>

		CircularBuffer_Add(&cb, str);
 80026ac:	f107 0308 	add.w	r3, r7, #8
 80026b0:	4619      	mov	r1, r3
 80026b2:	481d      	ldr	r0, [pc, #116]	; (8002728 <drawOnoffMeasure+0x19c>)
 80026b4:	f000 f882 	bl	80027bc <CircularBuffer_Add>
//		sd_writefile("test;test;123;123.4;0.0 ");
//		sd_closefile();
	}
	//ssd1306_WriteString(rtcTimeStr, Font_7x10, White);
	ssd1306_SetCursor(0, 26);
 80026b8:	211a      	movs	r1, #26
 80026ba:	2000      	movs	r0, #0
 80026bc:	f001 fc32 	bl	8003f24 <ssd1306_SetCursor>
	ssd1306_WriteString("adc/READ buff", Font_7x10, entrySelected(1) ? Black : White);
 80026c0:	2001      	movs	r0, #1
 80026c2:	f7fe fe3b 	bl	800133c <entrySelected>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f083 0301 	eor.w	r3, r3, #1
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	4a13      	ldr	r2, [pc, #76]	; (800271c <drawOnoffMeasure+0x190>)
 80026d0:	ca06      	ldmia	r2, {r1, r2}
 80026d2:	4816      	ldr	r0, [pc, #88]	; (800272c <drawOnoffMeasure+0x1a0>)
 80026d4:	f001 fc00 	bl	8003ed8 <ssd1306_WriteString>
	if(entrySelected(1) && entryClicked(1)) {
 80026d8:	2001      	movs	r0, #1
 80026da:	f7fe fe2f 	bl	800133c <entrySelected>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <drawOnoffMeasure+0x168>
 80026e4:	2001      	movs	r0, #1
 80026e6:	f7fe fe3c 	bl	8001362 <entryClicked>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <drawOnoffMeasure+0x168>
//			send_uart("Bufor jest pusty\n\r");
//		}
//		else {
//			send_uart(dataFromBuff);
//		}
		getValAdc();
 80026f0:	f7fe fc34 	bl	8000f5c <getValAdc>
//		sd_readfile();
//		sd_closefile();
	}
	//ssd1306_WriteString(rtcDateStr, Font_7x10, White);

	backButton(2, MAIN_MENU, 2);
 80026f4:	2202      	movs	r2, #2
 80026f6:	2100      	movs	r1, #0
 80026f8:	2002      	movs	r0, #2
 80026fa:	f7ff fc0f 	bl	8001f1c <backButton>

}
 80026fe:	bf00      	nop
 8002700:	3748      	adds	r7, #72	; 0x48
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20003568 	.word	0x20003568
 800270c:	2000067c 	.word	0x2000067c
 8002710:	0800c6c4 	.word	0x0800c6c4
 8002714:	20000000 	.word	0x20000000
 8002718:	0800c6d4 	.word	0x0800c6d4
 800271c:	20000684 	.word	0x20000684
 8002720:	0800c6e0 	.word	0x0800c6e0
 8002724:	0800c6ec 	.word	0x0800c6ec
 8002728:	20000c0c 	.word	0x20000c0c
 800272c:	0800c6f4 	.word	0x0800c6f4

08002730 <displayMenu>:
	[SENSOR_CONFIG_DS18_3] = {drawSensorConfigGeneric,0,{}},
	[SD_CONFIG] = {drawSdConfig, 0, {}},
	[ONOFF_MEASURE] = {drawOnoffMeasure, 0, {}}
};

void displayMenu(void) {
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8002734:	2000      	movs	r0, #0
 8002736:	f001 faa7 	bl	8003c88 <ssd1306_Fill>

	menu[screen].function(&menu[screen]);
 800273a:	4b0f      	ldr	r3, [pc, #60]	; (8002778 <displayMenu+0x48>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	4619      	mov	r1, r3
 8002742:	4a0e      	ldr	r2, [pc, #56]	; (800277c <displayMenu+0x4c>)
 8002744:	460b      	mov	r3, r1
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	440b      	add	r3, r1
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	4413      	add	r3, r2
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <displayMenu+0x48>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	4619      	mov	r1, r3
 8002758:	460b      	mov	r3, r1
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	440b      	add	r3, r1
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	4906      	ldr	r1, [pc, #24]	; (800277c <displayMenu+0x4c>)
 8002762:	440b      	add	r3, r1
 8002764:	4618      	mov	r0, r3
 8002766:	4790      	blx	r2
	ssd1306_UpdateScreen();
 8002768:	f001 fab2 	bl	8003cd0 <ssd1306_UpdateScreen>
	//clearEncButton();
	HAL_Delay(1);
 800276c:	2001      	movs	r0, #1
 800276e:	f001 fc95 	bl	800409c <HAL_Delay>

}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000bf0 	.word	0x20000bf0
 800277c:	2000011c 	.word	0x2000011c

08002780 <displayInit>:
#include "ssd1306_tests.h"
#include "ssd1306.h"



void displayInit(void) {
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8002784:	f001 fa16 	bl	8003bb4 <ssd1306_Init>
}
 8002788:	bf00      	nop
 800278a:	bd80      	pop	{r7, pc}

0800278c <CircularBuffer_Init>:
    int tail;
} CircularBuffer;



void CircularBuffer_Init(CircularBuffer* cb) {
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    cb->head = 0;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800279a:	461a      	mov	r2, r3
 800279c:	2300      	movs	r3, #0
 800279e:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
    cb->tail = 0;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80027a8:	461a      	mov	r2, r3
 80027aa:	2300      	movs	r3, #0
 80027ac:	f8c2 3714 	str.w	r3, [r2, #1812]	; 0x714
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <CircularBuffer_Add>:

volatile CircularBuffer cb;

void CircularBuffer_Add(CircularBuffer* cb, char* str) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
    strncpy(cb->data[cb->head], str, STR_SIZE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80027cc:	f8d3 3710 	ldr.w	r3, [r3, #1808]	; 0x710
 80027d0:	2264      	movs	r2, #100	; 0x64
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	4413      	add	r3, r2
 80027da:	2264      	movs	r2, #100	; 0x64
 80027dc:	6839      	ldr	r1, [r7, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f007 fe8c 	bl	800a4fc <strncpy>
    cb->head = (cb->head + 1) % BUF_SIZE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80027ea:	f8d3 3710 	ldr.w	r3, [r3, #1808]	; 0x710
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <CircularBuffer_Add+0x9c>)
 80027f2:	fb83 1302 	smull	r1, r3, r3, r2
 80027f6:	1159      	asrs	r1, r3, #5
 80027f8:	17d3      	asrs	r3, r2, #31
 80027fa:	1acb      	subs	r3, r1, r3
 80027fc:	2164      	movs	r1, #100	; 0x64
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800280a:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
    if (cb->head == cb->tail) {
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002814:	f8d3 2710 	ldr.w	r2, [r3, #1808]	; 0x710
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800281e:	f8d3 3714 	ldr.w	r3, [r3, #1812]	; 0x714
 8002822:	429a      	cmp	r2, r3
 8002824:	d114      	bne.n	8002850 <CircularBuffer_Add+0x94>
        cb->tail = (cb->tail + 1) % BUF_SIZE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800282c:	f8d3 3714 	ldr.w	r3, [r3, #1812]	; 0x714
 8002830:	1c5a      	adds	r2, r3, #1
 8002832:	4b09      	ldr	r3, [pc, #36]	; (8002858 <CircularBuffer_Add+0x9c>)
 8002834:	fb83 1302 	smull	r1, r3, r3, r2
 8002838:	1159      	asrs	r1, r3, #5
 800283a:	17d3      	asrs	r3, r2, #31
 800283c:	1acb      	subs	r3, r1, r3
 800283e:	2164      	movs	r1, #100	; 0x64
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800284c:	f8c2 3714 	str.w	r3, [r2, #1812]	; 0x714
    }
}
 8002850:	bf00      	nop
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	51eb851f 	.word	0x51eb851f

0800285c <sd_init>:
// functions
void sd_demount() {
	f_mount(NULL, "", 0);
}

void sd_init() {
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
	fresult = f_mount(&fs, "/", 1);
 8002860:	2201      	movs	r2, #1
 8002862:	490d      	ldr	r1, [pc, #52]	; (8002898 <sd_init+0x3c>)
 8002864:	480d      	ldr	r0, [pc, #52]	; (800289c <sd_init+0x40>)
 8002866:	f006 fe7b 	bl	8009560 <f_mount>
 800286a:	4603      	mov	r3, r0
 800286c:	461a      	mov	r2, r3
 800286e:	4b0c      	ldr	r3, [pc, #48]	; (80028a0 <sd_init+0x44>)
 8002870:	701a      	strb	r2, [r3, #0]

	if(fresult==FR_OK) {
 8002872:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <sd_init+0x44>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d106      	bne.n	8002888 <sd_init+0x2c>
		sdReady = true;
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <sd_init+0x48>)
 800287c:	2201      	movs	r2, #1
 800287e:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: FR_OK\n\r");
 8002880:	4809      	ldr	r0, [pc, #36]	; (80028a8 <sd_init+0x4c>)
 8002882:	f7fe fd87 	bl	8001394 <send_uart>
	}
	else {
		sdReady = false;
		send_uart("sd status: SD ERR\n\r");
	}
}
 8002886:	e005      	b.n	8002894 <sd_init+0x38>
		sdReady = false;
 8002888:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <sd_init+0x48>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: SD ERR\n\r");
 800288e:	4807      	ldr	r0, [pc, #28]	; (80028ac <sd_init+0x50>)
 8002890:	f7fe fd80 	bl	8001394 <send_uart>
}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	0800c7c4 	.word	0x0800c7c4
 800289c:	20003324 	.word	0x20003324
 80028a0:	20003554 	.word	0x20003554
 80028a4:	20003568 	.word	0x20003568
 80028a8:	0800c7c8 	.word	0x0800c7c8
 80028ac:	0800c7dc 	.word	0x0800c7dc

080028b0 <sd_freespace>:

uint32_t sd_freespace() {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	if(sdReady) {
 80028b4:	4b13      	ldr	r3, [pc, #76]	; (8002904 <sd_freespace+0x54>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d020      	beq.n	80028fe <sd_freespace+0x4e>
		f_getfree("", &fre_clust, &pfs);
 80028bc:	4a12      	ldr	r2, [pc, #72]	; (8002908 <sd_freespace+0x58>)
 80028be:	4913      	ldr	r1, [pc, #76]	; (800290c <sd_freespace+0x5c>)
 80028c0:	4813      	ldr	r0, [pc, #76]	; (8002910 <sd_freespace+0x60>)
 80028c2:	f006 fe93 	bl	80095ec <f_getfree>
		return free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 80028c6:	4b10      	ldr	r3, [pc, #64]	; (8002908 <sd_freespace+0x58>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	895b      	ldrh	r3, [r3, #10]
 80028cc:	461a      	mov	r2, r3
 80028ce:	4b0f      	ldr	r3, [pc, #60]	; (800290c <sd_freespace+0x5c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	fb02 f303 	mul.w	r3, r2, r3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fe1c 	bl	8000514 <__aeabi_ui2d>
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <sd_freespace+0x64>)
 80028e2:	f7fd fe91 	bl	8000608 <__aeabi_dmul>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	f7fe f963 	bl	8000bb8 <__aeabi_d2uiz>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4a08      	ldr	r2, [pc, #32]	; (8002918 <sd_freespace+0x68>)
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b07      	ldr	r3, [pc, #28]	; (8002918 <sd_freespace+0x68>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	e000      	b.n	8002900 <sd_freespace+0x50>
	}
	else {
		return 0;
 80028fe:	2300      	movs	r3, #0
	}

}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20003568 	.word	0x20003568
 8002908:	20003558 	.word	0x20003558
 800290c:	2000355c 	.word	0x2000355c
 8002910:	0800c7c0 	.word	0x0800c7c0
 8002914:	3fe00000 	.word	0x3fe00000
 8002918:	20003564 	.word	0x20003564

0800291c <sd_totalspace>:

uint32_t sd_totalspace() {
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	if(sdReady) {
 8002920:	4b14      	ldr	r3, [pc, #80]	; (8002974 <sd_totalspace+0x58>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d021      	beq.n	800296c <sd_totalspace+0x50>
		f_getfree("", &fre_clust, &pfs);
 8002928:	4a13      	ldr	r2, [pc, #76]	; (8002978 <sd_totalspace+0x5c>)
 800292a:	4914      	ldr	r1, [pc, #80]	; (800297c <sd_totalspace+0x60>)
 800292c:	4814      	ldr	r0, [pc, #80]	; (8002980 <sd_totalspace+0x64>)
 800292e:	f006 fe5d 	bl	80095ec <f_getfree>
		return total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8002932:	4b11      	ldr	r3, [pc, #68]	; (8002978 <sd_totalspace+0x5c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	3b02      	subs	r3, #2
 800293a:	4a0f      	ldr	r2, [pc, #60]	; (8002978 <sd_totalspace+0x5c>)
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	8952      	ldrh	r2, [r2, #10]
 8002940:	fb02 f303 	mul.w	r3, r2, r3
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fde5 	bl	8000514 <__aeabi_ui2d>
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	4b0d      	ldr	r3, [pc, #52]	; (8002984 <sd_totalspace+0x68>)
 8002950:	f7fd fe5a 	bl	8000608 <__aeabi_dmul>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4610      	mov	r0, r2
 800295a:	4619      	mov	r1, r3
 800295c:	f7fe f92c 	bl	8000bb8 <__aeabi_d2uiz>
 8002960:	4603      	mov	r3, r0
 8002962:	4a09      	ldr	r2, [pc, #36]	; (8002988 <sd_totalspace+0x6c>)
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	4b08      	ldr	r3, [pc, #32]	; (8002988 <sd_totalspace+0x6c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	e000      	b.n	800296e <sd_totalspace+0x52>
	}
	else {
		return 0;
 800296c:	2300      	movs	r3, #0
	}

}
 800296e:	4618      	mov	r0, r3
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20003568 	.word	0x20003568
 8002978:	20003558 	.word	0x20003558
 800297c:	2000355c 	.word	0x2000355c
 8002980:	0800c7c0 	.word	0x0800c7c0
 8002984:	3fe00000 	.word	0x3fe00000
 8002988:	20003560 	.word	0x20003560

0800298c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	607b      	str	r3, [r7, #4]
 8002996:	4b10      	ldr	r3, [pc, #64]	; (80029d8 <HAL_MspInit+0x4c>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	4a0f      	ldr	r2, [pc, #60]	; (80029d8 <HAL_MspInit+0x4c>)
 800299c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a0:	6453      	str	r3, [r2, #68]	; 0x44
 80029a2:	4b0d      	ldr	r3, [pc, #52]	; (80029d8 <HAL_MspInit+0x4c>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	603b      	str	r3, [r7, #0]
 80029b2:	4b09      	ldr	r3, [pc, #36]	; (80029d8 <HAL_MspInit+0x4c>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	4a08      	ldr	r2, [pc, #32]	; (80029d8 <HAL_MspInit+0x4c>)
 80029b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029bc:	6413      	str	r3, [r2, #64]	; 0x40
 80029be:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_MspInit+0x4c>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c6:	603b      	str	r3, [r7, #0]
 80029c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40023800 	.word	0x40023800

080029dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08a      	sub	sp, #40	; 0x28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e4:	f107 0314 	add.w	r3, r7, #20
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	60da      	str	r2, [r3, #12]
 80029f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <HAL_ADC_MspInit+0x7c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d127      	bne.n	8002a4e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	4b16      	ldr	r3, [pc, #88]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a06:	4a15      	ldr	r2, [pc, #84]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a0e:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	4b0f      	ldr	r3, [pc, #60]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	4a0e      	ldr	r2, [pc, #56]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a24:	f043 0301 	orr.w	r3, r3, #1
 8002a28:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2a:	4b0c      	ldr	r3, [pc, #48]	; (8002a5c <HAL_ADC_MspInit+0x80>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN0_INT_Pin|ADC1_IN1_INT_Pin|ADC1_IN2_INT_Pin|ADC1_IN3_INT_Pin;
 8002a36:	230f      	movs	r3, #15
 8002a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f107 0314 	add.w	r3, r7, #20
 8002a46:	4619      	mov	r1, r3
 8002a48:	4805      	ldr	r0, [pc, #20]	; (8002a60 <HAL_ADC_MspInit+0x84>)
 8002a4a:	f002 f81b 	bl	8004a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a4e:	bf00      	nop
 8002a50:	3728      	adds	r7, #40	; 0x28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40012000 	.word	0x40012000
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020000 	.word	0x40020000

08002a64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	; 0x30
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 031c 	add.w	r3, r7, #28
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a3b      	ldr	r2, [pc, #236]	; (8002b70 <HAL_I2C_MspInit+0x10c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d12c      	bne.n	8002ae0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	4b3a      	ldr	r3, [pc, #232]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	4a39      	ldr	r2, [pc, #228]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002a90:	f043 0302 	orr.w	r3, r3, #2
 8002a94:	6313      	str	r3, [r2, #48]	; 0x30
 8002a96:	4b37      	ldr	r3, [pc, #220]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_OLED_Pin|SDA_OLED_Pin;
 8002aa2:	23c0      	movs	r3, #192	; 0xc0
 8002aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aa6:	2312      	movs	r3, #18
 8002aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab6:	f107 031c 	add.w	r3, r7, #28
 8002aba:	4619      	mov	r1, r3
 8002abc:	482e      	ldr	r0, [pc, #184]	; (8002b78 <HAL_I2C_MspInit+0x114>)
 8002abe:	f001 ffe1 	bl	8004a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	4b2b      	ldr	r3, [pc, #172]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	4a2a      	ldr	r2, [pc, #168]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002acc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ad2:	4b28      	ldr	r3, [pc, #160]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002ade:	e042      	b.n	8002b66 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a25      	ldr	r2, [pc, #148]	; (8002b7c <HAL_I2C_MspInit+0x118>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d13d      	bne.n	8002b66 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	4b21      	ldr	r3, [pc, #132]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a20      	ldr	r2, [pc, #128]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SCL_ADS_Pin;
 8002b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b0c:	2312      	movs	r3, #18
 8002b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002b18:	2304      	movs	r3, #4
 8002b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCL_ADS_GPIO_Port, &GPIO_InitStruct);
 8002b1c:	f107 031c 	add.w	r3, r7, #28
 8002b20:	4619      	mov	r1, r3
 8002b22:	4815      	ldr	r0, [pc, #84]	; (8002b78 <HAL_I2C_MspInit+0x114>)
 8002b24:	f001 ffae 	bl	8004a84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDA_ADS_Pin;
 8002b28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b2e:	2312      	movs	r3, #18
 8002b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b36:	2303      	movs	r3, #3
 8002b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002b3a:	2309      	movs	r3, #9
 8002b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SDA_ADS_GPIO_Port, &GPIO_InitStruct);
 8002b3e:	f107 031c 	add.w	r3, r7, #28
 8002b42:	4619      	mov	r1, r3
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <HAL_I2C_MspInit+0x114>)
 8002b46:	f001 ff9d 	bl	8004a84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	4b09      	ldr	r3, [pc, #36]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	4a08      	ldr	r2, [pc, #32]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002b54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b58:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <HAL_I2C_MspInit+0x110>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
}
 8002b66:	bf00      	nop
 8002b68:	3730      	adds	r7, #48	; 0x30
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40005400 	.word	0x40005400
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40020400 	.word	0x40020400
 8002b7c:	40005800 	.word	0x40005800

08002b80 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
 8002b98:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a0c      	ldr	r2, [pc, #48]	; (8002bd0 <HAL_RTC_MspInit+0x50>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d111      	bne.n	8002bc8 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bac:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bae:	f107 0308 	add.w	r3, r7, #8
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f003 f9e8 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002bbe:	f7ff f983 	bl	8001ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002bc2:	4b04      	ldr	r3, [pc, #16]	; (8002bd4 <HAL_RTC_MspInit+0x54>)
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002bc8:	bf00      	nop
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40002800 	.word	0x40002800
 8002bd4:	42470e3c 	.word	0x42470e3c

08002bd8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08a      	sub	sp, #40	; 0x28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be0:	f107 0314 	add.w	r3, r7, #20
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_SPI_MspInit+0x84>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d12b      	bne.n	8002c52 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	613b      	str	r3, [r7, #16]
 8002bfe:	4b18      	ldr	r3, [pc, #96]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c02:	4a17      	ldr	r2, [pc, #92]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c04:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c08:	6453      	str	r3, [r2, #68]	; 0x44
 8002c0a:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	2300      	movs	r3, #0
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	4b11      	ldr	r3, [pc, #68]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	4a10      	ldr	r2, [pc, #64]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	6313      	str	r3, [r2, #48]	; 0x30
 8002c26:	4b0e      	ldr	r3, [pc, #56]	; (8002c60 <HAL_SPI_MspInit+0x88>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_SD_Pin|MISO_SD_Pin|MOSI_SD_Pin;
 8002c32:	23e0      	movs	r3, #224	; 0xe0
 8002c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c42:	2305      	movs	r3, #5
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c46:	f107 0314 	add.w	r3, r7, #20
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4805      	ldr	r0, [pc, #20]	; (8002c64 <HAL_SPI_MspInit+0x8c>)
 8002c4e:	f001 ff19 	bl	8004a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002c52:	bf00      	nop
 8002c54:	3728      	adds	r7, #40	; 0x28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40013000 	.word	0x40013000
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40020000 	.word	0x40020000

08002c68 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c70:	f107 0314 	add.w	r3, r7, #20
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a21      	ldr	r2, [pc, #132]	; (8002d0c <HAL_TIM_Encoder_MspInit+0xa4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d13c      	bne.n	8002d04 <HAL_TIM_Encoder_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	4b20      	ldr	r3, [pc, #128]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c92:	4a1f      	ldr	r2, [pc, #124]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6453      	str	r3, [r2, #68]	; 0x44
 8002c9a:	4b1d      	ldr	r3, [pc, #116]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b19      	ldr	r3, [pc, #100]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4a18      	ldr	r2, [pc, #96]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb6:	4b16      	ldr	r3, [pc, #88]	; (8002d10 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8002cc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	480d      	ldr	r0, [pc, #52]	; (8002d14 <HAL_TIM_Encoder_MspInit+0xac>)
 8002ce0:	f001 fed0 	bl	8004a84 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	2019      	movs	r0, #25
 8002cea:	f001 fe94 	bl	8004a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002cee:	2019      	movs	r0, #25
 8002cf0:	f001 fead 	bl	8004a4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	201a      	movs	r0, #26
 8002cfa:	f001 fe8c 	bl	8004a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002cfe:	201a      	movs	r0, #26
 8002d00:	f001 fea5 	bl	8004a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002d04:	bf00      	nop
 8002d06:	3728      	adds	r7, #40	; 0x28
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40010000 	.word	0x40010000
 8002d10:	40023800 	.word	0x40023800
 8002d14:	40020000 	.word	0x40020000

08002d18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d28:	d116      	bne.n	8002d58 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	4b28      	ldr	r3, [pc, #160]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	4a27      	ldr	r2, [pc, #156]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	4b25      	ldr	r3, [pc, #148]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	201c      	movs	r0, #28
 8002d4c:	f001 fe63 	bl	8004a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d50:	201c      	movs	r0, #28
 8002d52:	f001 fe7c 	bl	8004a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002d56:	e036      	b.n	8002dc6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a1d      	ldr	r2, [pc, #116]	; (8002dd4 <HAL_TIM_Base_MspInit+0xbc>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d116      	bne.n	8002d90 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6a:	4a19      	ldr	r2, [pc, #100]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d70:	6453      	str	r3, [r2, #68]	; 0x44
 8002d72:	4b17      	ldr	r3, [pc, #92]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7a:	613b      	str	r3, [r7, #16]
 8002d7c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2100      	movs	r1, #0
 8002d82:	2019      	movs	r0, #25
 8002d84:	f001 fe47 	bl	8004a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d88:	2019      	movs	r0, #25
 8002d8a:	f001 fe60 	bl	8004a4e <HAL_NVIC_EnableIRQ>
}
 8002d8e:	e01a      	b.n	8002dc6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a10      	ldr	r2, [pc, #64]	; (8002dd8 <HAL_TIM_Base_MspInit+0xc0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d115      	bne.n	8002dc6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da2:	4a0b      	ldr	r2, [pc, #44]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002da4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002da8:	6453      	str	r3, [r2, #68]	; 0x44
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <HAL_TIM_Base_MspInit+0xb8>)
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002db6:	2200      	movs	r2, #0
 8002db8:	2100      	movs	r1, #0
 8002dba:	201a      	movs	r0, #26
 8002dbc:	f001 fe2b 	bl	8004a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002dc0:	201a      	movs	r0, #26
 8002dc2:	f001 fe44 	bl	8004a4e <HAL_NVIC_EnableIRQ>
}
 8002dc6:	bf00      	nop
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40014400 	.word	0x40014400
 8002dd8:	40014800 	.word	0x40014800

08002ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a19      	ldr	r2, [pc, #100]	; (8002e60 <HAL_UART_MspInit+0x84>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d12c      	bne.n	8002e58 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	4b18      	ldr	r3, [pc, #96]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	4a17      	ldr	r2, [pc, #92]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e08:	f043 0320 	orr.w	r3, r3, #32
 8002e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e0e:	4b15      	ldr	r3, [pc, #84]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	4b11      	ldr	r3, [pc, #68]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	4a10      	ldr	r2, [pc, #64]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	; (8002e64 <HAL_UART_MspInit+0x88>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e36:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e40:	2300      	movs	r3, #0
 8002e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e44:	2303      	movs	r3, #3
 8002e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002e48:	2308      	movs	r3, #8
 8002e4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4c:	f107 0314 	add.w	r3, r7, #20
 8002e50:	4619      	mov	r1, r3
 8002e52:	4805      	ldr	r0, [pc, #20]	; (8002e68 <HAL_UART_MspInit+0x8c>)
 8002e54:	f001 fe16 	bl	8004a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e58:	bf00      	nop
 8002e5a:	3728      	adds	r7, #40	; 0x28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40011400 	.word	0x40011400
 8002e64:	40023800 	.word	0x40023800
 8002e68:	40020000 	.word	0x40020000

08002e6c <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <SDTimer_Handler+0x40>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d006      	beq.n	8002e88 <SDTimer_Handler+0x1c>
    Timer1--;
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <SDTimer_Handler+0x40>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	4b09      	ldr	r3, [pc, #36]	; (8002eac <SDTimer_Handler+0x40>)
 8002e86:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8002e88:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <SDTimer_Handler+0x44>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d006      	beq.n	8002ea0 <SDTimer_Handler+0x34>
    Timer2--;
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <SDTimer_Handler+0x44>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <SDTimer_Handler+0x44>)
 8002e9e:	701a      	strb	r2, [r3, #0]
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	2000356a 	.word	0x2000356a
 8002eb0:	2000356b 	.word	0x2000356b

08002eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002eb8:	e7fe      	b.n	8002eb8 <NMI_Handler+0x4>

08002eba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ebe:	e7fe      	b.n	8002ebe <HardFault_Handler+0x4>

08002ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec4:	e7fe      	b.n	8002ec4 <MemManage_Handler+0x4>

08002ec6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eca:	e7fe      	b.n	8002eca <BusFault_Handler+0x4>

08002ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed0:	e7fe      	b.n	8002ed0 <UsageFault_Handler+0x4>

08002ed2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee4:	bf00      	nop
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr

08002eee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ef2:	bf00      	nop
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8002f00:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <SysTick_Handler+0x30>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	3301      	adds	r3, #1
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <SysTick_Handler+0x30>)
 8002f0c:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <SysTick_Handler+0x30>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b09      	cmp	r3, #9
 8002f16:	d904      	bls.n	8002f22 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8002f18:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <SysTick_Handler+0x30>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 8002f1e:	f7ff ffa5 	bl	8002e6c <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f22:	f001 f89b 	bl	800405c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20003569 	.word	0x20003569

08002f30 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8002f34:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f38:	f001 ff5a 	bl	8004df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002f3c:	bf00      	nop
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002f44:	4803      	ldr	r0, [pc, #12]	; (8002f54 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002f46:	f004 fc25 	bl	8007794 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002f4a:	4803      	ldr	r0, [pc, #12]	; (8002f58 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002f4c:	f004 fc22 	bl	8007794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000a08 	.word	0x20000a08
 8002f58:	20000a98 	.word	0x20000a98

08002f5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002f60:	4803      	ldr	r0, [pc, #12]	; (8002f70 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002f62:	f004 fc17 	bl	8007794 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002f66:	4803      	ldr	r0, [pc, #12]	; (8002f74 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002f68:	f004 fc14 	bl	8007794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002f6c:	bf00      	nop
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	20000a08 	.word	0x20000a08
 8002f74:	20000ae0 	.word	0x20000ae0

08002f78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f7c:	4802      	ldr	r0, [pc, #8]	; (8002f88 <TIM2_IRQHandler+0x10>)
 8002f7e:	f004 fc09 	bl	8007794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000a50 	.word	0x20000a50

08002f8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return 1;
 8002f90:	2301      	movs	r3, #1
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <_kill>:

int _kill(int pid, int sig)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002fa6:	f007 fb07 	bl	800a5b8 <__errno>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2216      	movs	r2, #22
 8002fae:	601a      	str	r2, [r3, #0]
  return -1;
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <_exit>:

void _exit (int status)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff ffe7 	bl	8002f9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fce:	e7fe      	b.n	8002fce <_exit+0x12>

08002fd0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	e00a      	b.n	8002ff8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fe2:	f3af 8000 	nop.w
 8002fe6:	4601      	mov	r1, r0
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	60ba      	str	r2, [r7, #8]
 8002fee:	b2ca      	uxtb	r2, r1
 8002ff0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	dbf0      	blt.n	8002fe2 <_read+0x12>
  }

  return len;
 8003000:	687b      	ldr	r3, [r7, #4]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b086      	sub	sp, #24
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	e009      	b.n	8003030 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	60ba      	str	r2, [r7, #8]
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	3301      	adds	r3, #1
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	429a      	cmp	r2, r3
 8003036:	dbf1      	blt.n	800301c <_write+0x12>
  }
  return len;
 8003038:	687b      	ldr	r3, [r7, #4]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <_close>:

int _close(int file)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800304a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800304e:	4618      	mov	r0, r3
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr

0800305a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
 8003062:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800306a:	605a      	str	r2, [r3, #4]
  return 0;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <_isatty>:

int _isatty(int file)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003082:	2301      	movs	r3, #1
}
 8003084:	4618      	mov	r0, r3
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
	...

080030ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030b4:	4a14      	ldr	r2, [pc, #80]	; (8003108 <_sbrk+0x5c>)
 80030b6:	4b15      	ldr	r3, [pc, #84]	; (800310c <_sbrk+0x60>)
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030c0:	4b13      	ldr	r3, [pc, #76]	; (8003110 <_sbrk+0x64>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d102      	bne.n	80030ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <_sbrk+0x64>)
 80030ca:	4a12      	ldr	r2, [pc, #72]	; (8003114 <_sbrk+0x68>)
 80030cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <_sbrk+0x64>)
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4413      	add	r3, r2
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d207      	bcs.n	80030ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030dc:	f007 fa6c 	bl	800a5b8 <__errno>
 80030e0:	4603      	mov	r3, r0
 80030e2:	220c      	movs	r2, #12
 80030e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030e6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ea:	e009      	b.n	8003100 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030ec:	4b08      	ldr	r3, [pc, #32]	; (8003110 <_sbrk+0x64>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030f2:	4b07      	ldr	r3, [pc, #28]	; (8003110 <_sbrk+0x64>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4413      	add	r3, r2
 80030fa:	4a05      	ldr	r2, [pc, #20]	; (8003110 <_sbrk+0x64>)
 80030fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030fe:	68fb      	ldr	r3, [r7, #12]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	20020000 	.word	0x20020000
 800310c:	00000400 	.word	0x00000400
 8003110:	2000356c 	.word	0x2000356c
 8003114:	20003b10 	.word	0x20003b10

08003118 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800311c:	4b06      	ldr	r3, [pc, #24]	; (8003138 <SystemInit+0x20>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	4a05      	ldr	r2, [pc, #20]	; (8003138 <SystemInit+0x20>)
 8003124:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003128:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000ed00 	.word	0xe000ed00

0800313c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8003144:	f000 ff9e 	bl	8004084 <HAL_GetTick>
 8003148:	4603      	mov	r3, r0
 800314a:	4a04      	ldr	r2, [pc, #16]	; (800315c <SPI_Timer_On+0x20>)
 800314c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800314e:	4a04      	ldr	r2, [pc, #16]	; (8003160 <SPI_Timer_On+0x24>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6013      	str	r3, [r2, #0]
}
 8003154:	bf00      	nop
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20003574 	.word	0x20003574
 8003160:	20003578 	.word	0x20003578

08003164 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003168:	f000 ff8c 	bl	8004084 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <SPI_Timer_Status+0x24>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	1ad2      	subs	r2, r2, r3
 8003174:	4b05      	ldr	r3, [pc, #20]	; (800318c <SPI_Timer_Status+0x28>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	bf34      	ite	cc
 800317c:	2301      	movcc	r3, #1
 800317e:	2300      	movcs	r3, #0
 8003180:	b2db      	uxtb	r3, r3
}
 8003182:	4618      	mov	r0, r3
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20003574 	.word	0x20003574
 800318c:	20003578 	.word	0x20003578

08003190 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af02      	add	r7, sp, #8
 8003196:	4603      	mov	r3, r0
 8003198:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800319a:	f107 020f 	add.w	r2, r7, #15
 800319e:	1df9      	adds	r1, r7, #7
 80031a0:	2332      	movs	r3, #50	; 0x32
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	2301      	movs	r3, #1
 80031a6:	4804      	ldr	r0, [pc, #16]	; (80031b8 <xchg_spi+0x28>)
 80031a8:	f003 fca1 	bl	8006aee <HAL_SPI_TransmitReceive>
    return rxDat;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200009b0 	.word	0x200009b0

080031bc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	e00a      	b.n	80031e2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	18d4      	adds	r4, r2, r3
 80031d2:	20ff      	movs	r0, #255	; 0xff
 80031d4:	f7ff ffdc 	bl	8003190 <xchg_spi>
 80031d8:	4603      	mov	r3, r0
 80031da:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	3301      	adds	r3, #1
 80031e0:	60fb      	str	r3, [r7, #12]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d3f0      	bcc.n	80031cc <rcvr_spi_multi+0x10>
	}
}
 80031ea:	bf00      	nop
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd90      	pop	{r4, r7, pc}

080031f4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b29a      	uxth	r2, r3
 8003202:	f04f 33ff 	mov.w	r3, #4294967295
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	4803      	ldr	r0, [pc, #12]	; (8003218 <xmit_spi_multi+0x24>)
 800320a:	f003 fb34 	bl	8006876 <HAL_SPI_Transmit>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	200009b0 	.word	0x200009b0

0800321c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8003224:	f000 ff2e 	bl	8004084 <HAL_GetTick>
 8003228:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800322e:	20ff      	movs	r0, #255	; 0xff
 8003230:	f7ff ffae 	bl	8003190 <xchg_spi>
 8003234:	4603      	mov	r3, r0
 8003236:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2bff      	cmp	r3, #255	; 0xff
 800323c:	d007      	beq.n	800324e <wait_ready+0x32>
 800323e:	f000 ff21 	bl	8004084 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	429a      	cmp	r2, r3
 800324c:	d8ef      	bhi.n	800322e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800324e:	7bfb      	ldrb	r3, [r7, #15]
 8003250:	2bff      	cmp	r3, #255	; 0xff
 8003252:	bf0c      	ite	eq
 8003254:	2301      	moveq	r3, #1
 8003256:	2300      	movne	r3, #0
 8003258:	b2db      	uxtb	r3, r3
}
 800325a:	4618      	mov	r0, r3
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
	...

08003264 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8003268:	2201      	movs	r2, #1
 800326a:	2110      	movs	r1, #16
 800326c:	4803      	ldr	r0, [pc, #12]	; (800327c <despiselect+0x18>)
 800326e:	f001 fda5 	bl	8004dbc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003272:	20ff      	movs	r0, #255	; 0xff
 8003274:	f7ff ff8c 	bl	8003190 <xchg_spi>

}
 8003278:	bf00      	nop
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40020000 	.word	0x40020000

08003280 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003284:	2200      	movs	r2, #0
 8003286:	2110      	movs	r1, #16
 8003288:	4809      	ldr	r0, [pc, #36]	; (80032b0 <spiselect+0x30>)
 800328a:	f001 fd97 	bl	8004dbc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800328e:	20ff      	movs	r0, #255	; 0xff
 8003290:	f7ff ff7e 	bl	8003190 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003294:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003298:	f7ff ffc0 	bl	800321c <wait_ready>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <spiselect+0x26>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e002      	b.n	80032ac <spiselect+0x2c>

	despiselect();
 80032a6:	f7ff ffdd 	bl	8003264 <despiselect>
	return 0;	/* Timeout */
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40020000 	.word	0x40020000

080032b4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80032be:	20c8      	movs	r0, #200	; 0xc8
 80032c0:	f7ff ff3c 	bl	800313c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80032c4:	20ff      	movs	r0, #255	; 0xff
 80032c6:	f7ff ff63 	bl	8003190 <xchg_spi>
 80032ca:	4603      	mov	r3, r0
 80032cc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	2bff      	cmp	r3, #255	; 0xff
 80032d2:	d104      	bne.n	80032de <rcvr_datablock+0x2a>
 80032d4:	f7ff ff46 	bl	8003164 <SPI_Timer_Status>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f2      	bne.n	80032c4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	2bfe      	cmp	r3, #254	; 0xfe
 80032e2:	d001      	beq.n	80032e8 <rcvr_datablock+0x34>
 80032e4:	2300      	movs	r3, #0
 80032e6:	e00a      	b.n	80032fe <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80032e8:	6839      	ldr	r1, [r7, #0]
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ff66 	bl	80031bc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80032f0:	20ff      	movs	r0, #255	; 0xff
 80032f2:	f7ff ff4d 	bl	8003190 <xchg_spi>
 80032f6:	20ff      	movs	r0, #255	; 0xff
 80032f8:	f7ff ff4a 	bl	8003190 <xchg_spi>

	return 1;						/* Function succeeded */
 80032fc:	2301      	movs	r3, #1
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
 800330e:	460b      	mov	r3, r1
 8003310:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8003312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003316:	f7ff ff81 	bl	800321c <wait_ready>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <xmit_datablock+0x1e>
 8003320:	2300      	movs	r3, #0
 8003322:	e01e      	b.n	8003362 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003324:	78fb      	ldrb	r3, [r7, #3]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff ff32 	bl	8003190 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	2bfd      	cmp	r3, #253	; 0xfd
 8003330:	d016      	beq.n	8003360 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8003332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ff5c 	bl	80031f4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800333c:	20ff      	movs	r0, #255	; 0xff
 800333e:	f7ff ff27 	bl	8003190 <xchg_spi>
 8003342:	20ff      	movs	r0, #255	; 0xff
 8003344:	f7ff ff24 	bl	8003190 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003348:	20ff      	movs	r0, #255	; 0xff
 800334a:	f7ff ff21 	bl	8003190 <xchg_spi>
 800334e:	4603      	mov	r3, r0
 8003350:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003352:	7bfb      	ldrb	r3, [r7, #15]
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	2b05      	cmp	r3, #5
 800335a:	d001      	beq.n	8003360 <xmit_datablock+0x5a>
 800335c:	2300      	movs	r3, #0
 800335e:	e000      	b.n	8003362 <xmit_datablock+0x5c>
	}
	return 1;
 8003360:	2301      	movs	r3, #1
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b084      	sub	sp, #16
 800336e:	af00      	add	r7, sp, #0
 8003370:	4603      	mov	r3, r0
 8003372:	6039      	str	r1, [r7, #0]
 8003374:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337a:	2b00      	cmp	r3, #0
 800337c:	da0e      	bge.n	800339c <send_cmd+0x32>
		cmd &= 0x7F;
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003384:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003386:	2100      	movs	r1, #0
 8003388:	2037      	movs	r0, #55	; 0x37
 800338a:	f7ff ffee 	bl	800336a <send_cmd>
 800338e:	4603      	mov	r3, r0
 8003390:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003392:	7bbb      	ldrb	r3, [r7, #14]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d901      	bls.n	800339c <send_cmd+0x32>
 8003398:	7bbb      	ldrb	r3, [r7, #14]
 800339a:	e051      	b.n	8003440 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800339c:	79fb      	ldrb	r3, [r7, #7]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	d008      	beq.n	80033b4 <send_cmd+0x4a>
		despiselect();
 80033a2:	f7ff ff5f 	bl	8003264 <despiselect>
		if (!spiselect()) return 0xFF;
 80033a6:	f7ff ff6b 	bl	8003280 <spiselect>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <send_cmd+0x4a>
 80033b0:	23ff      	movs	r3, #255	; 0xff
 80033b2:	e045      	b.n	8003440 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fee7 	bl	8003190 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	0e1b      	lsrs	r3, r3, #24
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fee1 	bl	8003190 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	0c1b      	lsrs	r3, r3, #16
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff fedb 	bl	8003190 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fed5 	bl	8003190 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff fed0 	bl	8003190 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <send_cmd+0x94>
 80033fa:	2395      	movs	r3, #149	; 0x95
 80033fc:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d101      	bne.n	8003408 <send_cmd+0x9e>
 8003404:	2387      	movs	r3, #135	; 0x87
 8003406:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fec0 	bl	8003190 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	2b0c      	cmp	r3, #12
 8003414:	d102      	bne.n	800341c <send_cmd+0xb2>
 8003416:	20ff      	movs	r0, #255	; 0xff
 8003418:	f7ff feba 	bl	8003190 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800341c:	230a      	movs	r3, #10
 800341e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003420:	20ff      	movs	r0, #255	; 0xff
 8003422:	f7ff feb5 	bl	8003190 <xchg_spi>
 8003426:	4603      	mov	r3, r0
 8003428:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800342a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800342e:	2b00      	cmp	r3, #0
 8003430:	da05      	bge.n	800343e <send_cmd+0xd4>
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	3b01      	subs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
 8003438:	7bfb      	ldrb	r3, [r7, #15]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <send_cmd+0xb6>

	return res;							/* Return received response */
 800343e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <USER_SPI_initialize+0x14>
 8003458:	2301      	movs	r3, #1
 800345a:	e0d6      	b.n	800360a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800345c:	4b6d      	ldr	r3, [pc, #436]	; (8003614 <USER_SPI_initialize+0x1cc>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	b2db      	uxtb	r3, r3
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <USER_SPI_initialize+0x2a>
 800346a:	4b6a      	ldr	r3, [pc, #424]	; (8003614 <USER_SPI_initialize+0x1cc>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	b2db      	uxtb	r3, r3
 8003470:	e0cb      	b.n	800360a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003472:	4b69      	ldr	r3, [pc, #420]	; (8003618 <USER_SPI_initialize+0x1d0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800347c:	4b66      	ldr	r3, [pc, #408]	; (8003618 <USER_SPI_initialize+0x1d0>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003484:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003486:	230a      	movs	r3, #10
 8003488:	73fb      	strb	r3, [r7, #15]
 800348a:	e005      	b.n	8003498 <USER_SPI_initialize+0x50>
 800348c:	20ff      	movs	r0, #255	; 0xff
 800348e:	f7ff fe7f 	bl	8003190 <xchg_spi>
 8003492:	7bfb      	ldrb	r3, [r7, #15]
 8003494:	3b01      	subs	r3, #1
 8003496:	73fb      	strb	r3, [r7, #15]
 8003498:	7bfb      	ldrb	r3, [r7, #15]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f6      	bne.n	800348c <USER_SPI_initialize+0x44>

	ty = 0;
 800349e:	2300      	movs	r3, #0
 80034a0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80034a2:	2100      	movs	r1, #0
 80034a4:	2000      	movs	r0, #0
 80034a6:	f7ff ff60 	bl	800336a <send_cmd>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	f040 808b 	bne.w	80035c8 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80034b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034b6:	f7ff fe41 	bl	800313c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80034ba:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80034be:	2008      	movs	r0, #8
 80034c0:	f7ff ff53 	bl	800336a <send_cmd>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d151      	bne.n	800356e <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80034ca:	2300      	movs	r3, #0
 80034cc:	73fb      	strb	r3, [r7, #15]
 80034ce:	e00d      	b.n	80034ec <USER_SPI_initialize+0xa4>
 80034d0:	7bfc      	ldrb	r4, [r7, #15]
 80034d2:	20ff      	movs	r0, #255	; 0xff
 80034d4:	f7ff fe5c 	bl	8003190 <xchg_spi>
 80034d8:	4603      	mov	r3, r0
 80034da:	461a      	mov	r2, r3
 80034dc:	f104 0310 	add.w	r3, r4, #16
 80034e0:	443b      	add	r3, r7
 80034e2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	3301      	adds	r3, #1
 80034ea:	73fb      	strb	r3, [r7, #15]
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d9ee      	bls.n	80034d0 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80034f2:	7abb      	ldrb	r3, [r7, #10]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d167      	bne.n	80035c8 <USER_SPI_initialize+0x180>
 80034f8:	7afb      	ldrb	r3, [r7, #11]
 80034fa:	2baa      	cmp	r3, #170	; 0xaa
 80034fc:	d164      	bne.n	80035c8 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80034fe:	bf00      	nop
 8003500:	f7ff fe30 	bl	8003164 <SPI_Timer_Status>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d007      	beq.n	800351a <USER_SPI_initialize+0xd2>
 800350a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800350e:	20a9      	movs	r0, #169	; 0xa9
 8003510:	f7ff ff2b 	bl	800336a <send_cmd>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f2      	bne.n	8003500 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800351a:	f7ff fe23 	bl	8003164 <SPI_Timer_Status>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d051      	beq.n	80035c8 <USER_SPI_initialize+0x180>
 8003524:	2100      	movs	r1, #0
 8003526:	203a      	movs	r0, #58	; 0x3a
 8003528:	f7ff ff1f 	bl	800336a <send_cmd>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d14a      	bne.n	80035c8 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8003532:	2300      	movs	r3, #0
 8003534:	73fb      	strb	r3, [r7, #15]
 8003536:	e00d      	b.n	8003554 <USER_SPI_initialize+0x10c>
 8003538:	7bfc      	ldrb	r4, [r7, #15]
 800353a:	20ff      	movs	r0, #255	; 0xff
 800353c:	f7ff fe28 	bl	8003190 <xchg_spi>
 8003540:	4603      	mov	r3, r0
 8003542:	461a      	mov	r2, r3
 8003544:	f104 0310 	add.w	r3, r4, #16
 8003548:	443b      	add	r3, r7
 800354a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800354e:	7bfb      	ldrb	r3, [r7, #15]
 8003550:	3301      	adds	r3, #1
 8003552:	73fb      	strb	r3, [r7, #15]
 8003554:	7bfb      	ldrb	r3, [r7, #15]
 8003556:	2b03      	cmp	r3, #3
 8003558:	d9ee      	bls.n	8003538 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800355a:	7a3b      	ldrb	r3, [r7, #8]
 800355c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <USER_SPI_initialize+0x120>
 8003564:	230c      	movs	r3, #12
 8003566:	e000      	b.n	800356a <USER_SPI_initialize+0x122>
 8003568:	2304      	movs	r3, #4
 800356a:	737b      	strb	r3, [r7, #13]
 800356c:	e02c      	b.n	80035c8 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800356e:	2100      	movs	r1, #0
 8003570:	20a9      	movs	r0, #169	; 0xa9
 8003572:	f7ff fefa 	bl	800336a <send_cmd>
 8003576:	4603      	mov	r3, r0
 8003578:	2b01      	cmp	r3, #1
 800357a:	d804      	bhi.n	8003586 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800357c:	2302      	movs	r3, #2
 800357e:	737b      	strb	r3, [r7, #13]
 8003580:	23a9      	movs	r3, #169	; 0xa9
 8003582:	73bb      	strb	r3, [r7, #14]
 8003584:	e003      	b.n	800358e <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8003586:	2301      	movs	r3, #1
 8003588:	737b      	strb	r3, [r7, #13]
 800358a:	2301      	movs	r3, #1
 800358c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800358e:	bf00      	nop
 8003590:	f7ff fde8 	bl	8003164 <SPI_Timer_Status>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <USER_SPI_initialize+0x162>
 800359a:	7bbb      	ldrb	r3, [r7, #14]
 800359c:	2100      	movs	r1, #0
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff fee3 	bl	800336a <send_cmd>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f2      	bne.n	8003590 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80035aa:	f7ff fddb 	bl	8003164 <SPI_Timer_Status>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d007      	beq.n	80035c4 <USER_SPI_initialize+0x17c>
 80035b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035b8:	2010      	movs	r0, #16
 80035ba:	f7ff fed6 	bl	800336a <send_cmd>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <USER_SPI_initialize+0x180>
				ty = 0;
 80035c4:	2300      	movs	r3, #0
 80035c6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80035c8:	4a14      	ldr	r2, [pc, #80]	; (800361c <USER_SPI_initialize+0x1d4>)
 80035ca:	7b7b      	ldrb	r3, [r7, #13]
 80035cc:	7013      	strb	r3, [r2, #0]
	despiselect();
 80035ce:	f7ff fe49 	bl	8003264 <despiselect>

	if (ty) {			/* OK */
 80035d2:	7b7b      	ldrb	r3, [r7, #13]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d012      	beq.n	80035fe <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80035d8:	4b0f      	ldr	r3, [pc, #60]	; (8003618 <USER_SPI_initialize+0x1d0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80035e2:	4b0d      	ldr	r3, [pc, #52]	; (8003618 <USER_SPI_initialize+0x1d0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 0210 	orr.w	r2, r2, #16
 80035ea:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80035ec:	4b09      	ldr	r3, [pc, #36]	; (8003614 <USER_SPI_initialize+0x1cc>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	f023 0301 	bic.w	r3, r3, #1
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	4b06      	ldr	r3, [pc, #24]	; (8003614 <USER_SPI_initialize+0x1cc>)
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e002      	b.n	8003604 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80035fe:	4b05      	ldr	r3, [pc, #20]	; (8003614 <USER_SPI_initialize+0x1cc>)
 8003600:	2201      	movs	r2, #1
 8003602:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <USER_SPI_initialize+0x1cc>)
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	b2db      	uxtb	r3, r3
}
 800360a:	4618      	mov	r0, r3
 800360c:	3714      	adds	r7, #20
 800360e:	46bd      	mov	sp, r7
 8003610:	bd90      	pop	{r4, r7, pc}
 8003612:	bf00      	nop
 8003614:	20000678 	.word	0x20000678
 8003618:	200009b0 	.word	0x200009b0
 800361c:	20003570 	.word	0x20003570

08003620 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800362a:	79fb      	ldrb	r3, [r7, #7]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <USER_SPI_status+0x14>
 8003630:	2301      	movs	r3, #1
 8003632:	e002      	b.n	800363a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003634:	4b04      	ldr	r3, [pc, #16]	; (8003648 <USER_SPI_status+0x28>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	b2db      	uxtb	r3, r3
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000678 	.word	0x20000678

0800364c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	4603      	mov	r3, r0
 800365a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d102      	bne.n	8003668 <USER_SPI_read+0x1c>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <USER_SPI_read+0x20>
 8003668:	2304      	movs	r3, #4
 800366a:	e04d      	b.n	8003708 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800366c:	4b28      	ldr	r3, [pc, #160]	; (8003710 <USER_SPI_read+0xc4>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	b2db      	uxtb	r3, r3
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <USER_SPI_read+0x32>
 800367a:	2303      	movs	r3, #3
 800367c:	e044      	b.n	8003708 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800367e:	4b25      	ldr	r3, [pc, #148]	; (8003714 <USER_SPI_read+0xc8>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b00      	cmp	r3, #0
 8003688:	d102      	bne.n	8003690 <USER_SPI_read+0x44>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	025b      	lsls	r3, r3, #9
 800368e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d111      	bne.n	80036ba <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	2011      	movs	r0, #17
 800369a:	f7ff fe66 	bl	800336a <send_cmd>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d129      	bne.n	80036f8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80036a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036a8:	68b8      	ldr	r0, [r7, #8]
 80036aa:	f7ff fe03 	bl	80032b4 <rcvr_datablock>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d021      	beq.n	80036f8 <USER_SPI_read+0xac>
			count = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	e01e      	b.n	80036f8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	2012      	movs	r0, #18
 80036be:	f7ff fe54 	bl	800336a <send_cmd>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d117      	bne.n	80036f8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80036c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036cc:	68b8      	ldr	r0, [r7, #8]
 80036ce:	f7ff fdf1 	bl	80032b4 <rcvr_datablock>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <USER_SPI_read+0xa2>
				buff += 512;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80036de:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	603b      	str	r3, [r7, #0]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1ed      	bne.n	80036c8 <USER_SPI_read+0x7c>
 80036ec:	e000      	b.n	80036f0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80036ee:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80036f0:	2100      	movs	r1, #0
 80036f2:	200c      	movs	r0, #12
 80036f4:	f7ff fe39 	bl	800336a <send_cmd>
		}
	}
	despiselect();
 80036f8:	f7ff fdb4 	bl	8003264 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bf14      	ite	ne
 8003702:	2301      	movne	r3, #1
 8003704:	2300      	moveq	r3, #0
 8003706:	b2db      	uxtb	r3, r3
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	20000678 	.word	0x20000678
 8003714:	20003570 	.word	0x20003570

08003718 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	60b9      	str	r1, [r7, #8]
 8003720:	607a      	str	r2, [r7, #4]
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	4603      	mov	r3, r0
 8003726:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d102      	bne.n	8003734 <USER_SPI_write+0x1c>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <USER_SPI_write+0x20>
 8003734:	2304      	movs	r3, #4
 8003736:	e063      	b.n	8003800 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8003738:	4b33      	ldr	r3, [pc, #204]	; (8003808 <USER_SPI_write+0xf0>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <USER_SPI_write+0x32>
 8003746:	2303      	movs	r3, #3
 8003748:	e05a      	b.n	8003800 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800374a:	4b2f      	ldr	r3, [pc, #188]	; (8003808 <USER_SPI_write+0xf0>)
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	b2db      	uxtb	r3, r3
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <USER_SPI_write+0x44>
 8003758:	2302      	movs	r3, #2
 800375a:	e051      	b.n	8003800 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800375c:	4b2b      	ldr	r3, [pc, #172]	; (800380c <USER_SPI_write+0xf4>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b00      	cmp	r3, #0
 8003766:	d102      	bne.n	800376e <USER_SPI_write+0x56>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	025b      	lsls	r3, r3, #9
 800376c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d110      	bne.n	8003796 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	2018      	movs	r0, #24
 8003778:	f7ff fdf7 	bl	800336a <send_cmd>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d136      	bne.n	80037f0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8003782:	21fe      	movs	r1, #254	; 0xfe
 8003784:	68b8      	ldr	r0, [r7, #8]
 8003786:	f7ff fdbe 	bl	8003306 <xmit_datablock>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d02f      	beq.n	80037f0 <USER_SPI_write+0xd8>
			count = 0;
 8003790:	2300      	movs	r3, #0
 8003792:	603b      	str	r3, [r7, #0]
 8003794:	e02c      	b.n	80037f0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8003796:	4b1d      	ldr	r3, [pc, #116]	; (800380c <USER_SPI_write+0xf4>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	f003 0306 	and.w	r3, r3, #6
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <USER_SPI_write+0x92>
 80037a2:	6839      	ldr	r1, [r7, #0]
 80037a4:	2097      	movs	r0, #151	; 0x97
 80037a6:	f7ff fde0 	bl	800336a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	2019      	movs	r0, #25
 80037ae:	f7ff fddc 	bl	800336a <send_cmd>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d11b      	bne.n	80037f0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80037b8:	21fc      	movs	r1, #252	; 0xfc
 80037ba:	68b8      	ldr	r0, [r7, #8]
 80037bc:	f7ff fda3 	bl	8003306 <xmit_datablock>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <USER_SPI_write+0xc4>
				buff += 512;
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80037cc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	3b01      	subs	r3, #1
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1ee      	bne.n	80037b8 <USER_SPI_write+0xa0>
 80037da:	e000      	b.n	80037de <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80037dc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80037de:	21fd      	movs	r1, #253	; 0xfd
 80037e0:	2000      	movs	r0, #0
 80037e2:	f7ff fd90 	bl	8003306 <xmit_datablock>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <USER_SPI_write+0xd8>
 80037ec:	2301      	movs	r3, #1
 80037ee:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80037f0:	f7ff fd38 	bl	8003264 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	bf14      	ite	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	2300      	moveq	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	20000678 	.word	0x20000678
 800380c:	20003570 	.word	0x20003570

08003810 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08c      	sub	sp, #48	; 0x30
 8003814:	af00      	add	r7, sp, #0
 8003816:	4603      	mov	r3, r0
 8003818:	603a      	str	r2, [r7, #0]
 800381a:	71fb      	strb	r3, [r7, #7]
 800381c:	460b      	mov	r3, r1
 800381e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <USER_SPI_ioctl+0x1a>
 8003826:	2304      	movs	r3, #4
 8003828:	e15a      	b.n	8003ae0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800382a:	4baf      	ldr	r3, [pc, #700]	; (8003ae8 <USER_SPI_ioctl+0x2d8>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <USER_SPI_ioctl+0x2c>
 8003838:	2303      	movs	r3, #3
 800383a:	e151      	b.n	8003ae0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8003842:	79bb      	ldrb	r3, [r7, #6]
 8003844:	2b04      	cmp	r3, #4
 8003846:	f200 8136 	bhi.w	8003ab6 <USER_SPI_ioctl+0x2a6>
 800384a:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <USER_SPI_ioctl+0x40>)
 800384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003850:	08003865 	.word	0x08003865
 8003854:	08003879 	.word	0x08003879
 8003858:	08003ab7 	.word	0x08003ab7
 800385c:	08003925 	.word	0x08003925
 8003860:	08003a1b 	.word	0x08003a1b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003864:	f7ff fd0c 	bl	8003280 <spiselect>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8127 	beq.w	8003abe <USER_SPI_ioctl+0x2ae>
 8003870:	2300      	movs	r3, #0
 8003872:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003876:	e122      	b.n	8003abe <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8003878:	2100      	movs	r1, #0
 800387a:	2009      	movs	r0, #9
 800387c:	f7ff fd75 	bl	800336a <send_cmd>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	f040 811d 	bne.w	8003ac2 <USER_SPI_ioctl+0x2b2>
 8003888:	f107 030c 	add.w	r3, r7, #12
 800388c:	2110      	movs	r1, #16
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff fd10 	bl	80032b4 <rcvr_datablock>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 8113 	beq.w	8003ac2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800389c:	7b3b      	ldrb	r3, [r7, #12]
 800389e:	099b      	lsrs	r3, r3, #6
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d111      	bne.n	80038ca <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80038a6:	7d7b      	ldrb	r3, [r7, #21]
 80038a8:	461a      	mov	r2, r3
 80038aa:	7d3b      	ldrb	r3, [r7, #20]
 80038ac:	021b      	lsls	r3, r3, #8
 80038ae:	4413      	add	r3, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	7cfb      	ldrb	r3, [r7, #19]
 80038b4:	041b      	lsls	r3, r3, #16
 80038b6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80038ba:	4413      	add	r3, r2
 80038bc:	3301      	adds	r3, #1
 80038be:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	029a      	lsls	r2, r3, #10
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	e028      	b.n	800391c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80038ca:	7c7b      	ldrb	r3, [r7, #17]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	7dbb      	ldrb	r3, [r7, #22]
 80038d4:	09db      	lsrs	r3, r3, #7
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	4413      	add	r3, r2
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	7d7b      	ldrb	r3, [r7, #21]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	f003 0306 	and.w	r3, r3, #6
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	4413      	add	r3, r2
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	3302      	adds	r3, #2
 80038ee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80038f2:	7d3b      	ldrb	r3, [r7, #20]
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	461a      	mov	r2, r3
 80038fa:	7cfb      	ldrb	r3, [r7, #19]
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	441a      	add	r2, r3
 8003900:	7cbb      	ldrb	r3, [r7, #18]
 8003902:	029b      	lsls	r3, r3, #10
 8003904:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003908:	4413      	add	r3, r2
 800390a:	3301      	adds	r3, #1
 800390c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800390e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003912:	3b09      	subs	r3, #9
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	409a      	lsls	r2, r3
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800391c:	2300      	movs	r3, #0
 800391e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003922:	e0ce      	b.n	8003ac2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8003924:	4b71      	ldr	r3, [pc, #452]	; (8003aec <USER_SPI_ioctl+0x2dc>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	d031      	beq.n	8003994 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8003930:	2100      	movs	r1, #0
 8003932:	208d      	movs	r0, #141	; 0x8d
 8003934:	f7ff fd19 	bl	800336a <send_cmd>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	f040 80c3 	bne.w	8003ac6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8003940:	20ff      	movs	r0, #255	; 0xff
 8003942:	f7ff fc25 	bl	8003190 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8003946:	f107 030c 	add.w	r3, r7, #12
 800394a:	2110      	movs	r1, #16
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff fcb1 	bl	80032b4 <rcvr_datablock>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 80b6 	beq.w	8003ac6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800395a:	2330      	movs	r3, #48	; 0x30
 800395c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003960:	e007      	b.n	8003972 <USER_SPI_ioctl+0x162>
 8003962:	20ff      	movs	r0, #255	; 0xff
 8003964:	f7ff fc14 	bl	8003190 <xchg_spi>
 8003968:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800396c:	3b01      	subs	r3, #1
 800396e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003972:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f3      	bne.n	8003962 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800397a:	7dbb      	ldrb	r3, [r7, #22]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	b2db      	uxtb	r3, r3
 8003980:	461a      	mov	r2, r3
 8003982:	2310      	movs	r3, #16
 8003984:	fa03 f202 	lsl.w	r2, r3, r2
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8003992:	e098      	b.n	8003ac6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8003994:	2100      	movs	r1, #0
 8003996:	2009      	movs	r0, #9
 8003998:	f7ff fce7 	bl	800336a <send_cmd>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f040 8091 	bne.w	8003ac6 <USER_SPI_ioctl+0x2b6>
 80039a4:	f107 030c 	add.w	r3, r7, #12
 80039a8:	2110      	movs	r1, #16
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff fc82 	bl	80032b4 <rcvr_datablock>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 8087 	beq.w	8003ac6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80039b8:	4b4c      	ldr	r3, [pc, #304]	; (8003aec <USER_SPI_ioctl+0x2dc>)
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d012      	beq.n	80039ea <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80039c4:	7dbb      	ldrb	r3, [r7, #22]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80039cc:	7dfa      	ldrb	r2, [r7, #23]
 80039ce:	09d2      	lsrs	r2, r2, #7
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	4413      	add	r3, r2
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	7e7b      	ldrb	r3, [r7, #25]
 80039d8:	099b      	lsrs	r3, r3, #6
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	461a      	mov	r2, r3
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	601a      	str	r2, [r3, #0]
 80039e8:	e013      	b.n	8003a12 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80039ea:	7dbb      	ldrb	r3, [r7, #22]
 80039ec:	109b      	asrs	r3, r3, #2
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	3301      	adds	r3, #1
 80039f6:	7dfa      	ldrb	r2, [r7, #23]
 80039f8:	00d2      	lsls	r2, r2, #3
 80039fa:	f002 0218 	and.w	r2, r2, #24
 80039fe:	7df9      	ldrb	r1, [r7, #23]
 8003a00:	0949      	lsrs	r1, r1, #5
 8003a02:	b2c9      	uxtb	r1, r1
 8003a04:	440a      	add	r2, r1
 8003a06:	3201      	adds	r2, #1
 8003a08:	fb02 f303 	mul.w	r3, r2, r3
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8003a12:	2300      	movs	r3, #0
 8003a14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003a18:	e055      	b.n	8003ac6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003a1a:	4b34      	ldr	r3, [pc, #208]	; (8003aec <USER_SPI_ioctl+0x2dc>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	f003 0306 	and.w	r3, r3, #6
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d051      	beq.n	8003aca <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003a26:	f107 020c 	add.w	r2, r7, #12
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	210b      	movs	r1, #11
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff feee 	bl	8003810 <USER_SPI_ioctl>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d149      	bne.n	8003ace <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003a3a:	7b3b      	ldrb	r3, [r7, #12]
 8003a3c:	099b      	lsrs	r3, r3, #6
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d104      	bne.n	8003a4e <USER_SPI_ioctl+0x23e>
 8003a44:	7dbb      	ldrb	r3, [r7, #22]
 8003a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d041      	beq.n	8003ad2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	623b      	str	r3, [r7, #32]
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8003a5e:	4b23      	ldr	r3, [pc, #140]	; (8003aec <USER_SPI_ioctl+0x2dc>)
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d105      	bne.n	8003a76 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8003a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6c:	025b      	lsls	r3, r3, #9
 8003a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	025b      	lsls	r3, r3, #9
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8003a76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a78:	2020      	movs	r0, #32
 8003a7a:	f7ff fc76 	bl	800336a <send_cmd>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d128      	bne.n	8003ad6 <USER_SPI_ioctl+0x2c6>
 8003a84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a86:	2021      	movs	r0, #33	; 0x21
 8003a88:	f7ff fc6f 	bl	800336a <send_cmd>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d121      	bne.n	8003ad6 <USER_SPI_ioctl+0x2c6>
 8003a92:	2100      	movs	r1, #0
 8003a94:	2026      	movs	r0, #38	; 0x26
 8003a96:	f7ff fc68 	bl	800336a <send_cmd>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d11a      	bne.n	8003ad6 <USER_SPI_ioctl+0x2c6>
 8003aa0:	f247 5030 	movw	r0, #30000	; 0x7530
 8003aa4:	f7ff fbba 	bl	800321c <wait_ready>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d013      	beq.n	8003ad6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003ab4:	e00f      	b.n	8003ad6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8003ab6:	2304      	movs	r3, #4
 8003ab8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003abc:	e00c      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		break;
 8003abe:	bf00      	nop
 8003ac0:	e00a      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		break;
 8003ac2:	bf00      	nop
 8003ac4:	e008      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		break;
 8003ac6:	bf00      	nop
 8003ac8:	e006      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <USER_SPI_ioctl+0x2c8>
		break;
 8003ad6:	bf00      	nop
	}

	despiselect();
 8003ad8:	f7ff fbc4 	bl	8003264 <despiselect>

	return res;
 8003adc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3730      	adds	r7, #48	; 0x30
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000678 	.word	0x20000678
 8003aec:	20003570 	.word	0x20003570

08003af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003af0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003af4:	480d      	ldr	r0, [pc, #52]	; (8003b2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003af6:	490e      	ldr	r1, [pc, #56]	; (8003b30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003af8:	4a0e      	ldr	r2, [pc, #56]	; (8003b34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003afc:	e002      	b.n	8003b04 <LoopCopyDataInit>

08003afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b02:	3304      	adds	r3, #4

08003b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b08:	d3f9      	bcc.n	8003afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b0a:	4a0b      	ldr	r2, [pc, #44]	; (8003b38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b0c:	4c0b      	ldr	r4, [pc, #44]	; (8003b3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b10:	e001      	b.n	8003b16 <LoopFillZerobss>

08003b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b14:	3204      	adds	r2, #4

08003b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b18:	d3fb      	bcc.n	8003b12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b1a:	f7ff fafd 	bl	8003118 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b1e:	f006 fd51 	bl	800a5c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b22:	f7fd fd5b 	bl	80015dc <main>
  bx  lr    
 8003b26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b30:	20000878 	.word	0x20000878
  ldr r2, =_sidata
 8003b34:	0800e69c 	.word	0x0800e69c
  ldr r2, =_sbss
 8003b38:	20000878 	.word	0x20000878
  ldr r4, =_ebss
 8003b3c:	20003b10 	.word	0x20003b10

08003b40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b40:	e7fe      	b.n	8003b40 <ADC_IRQHandler>

08003b42 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003b42:	b480      	push	{r7}
 8003b44:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003b46:	bf00      	nop
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af04      	add	r7, sp, #16
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5e:	9302      	str	r3, [sp, #8]
 8003b60:	2301      	movs	r3, #1
 8003b62:	9301      	str	r3, [sp, #4]
 8003b64:	1dfb      	adds	r3, r7, #7
 8003b66:	9300      	str	r3, [sp, #0]
 8003b68:	2301      	movs	r3, #1
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2178      	movs	r1, #120	; 0x78
 8003b6e:	4803      	ldr	r0, [pc, #12]	; (8003b7c <ssd1306_WriteCommand+0x2c>)
 8003b70:	f001 fa9a 	bl	80050a8 <HAL_I2C_Mem_Write>
}
 8003b74:	bf00      	nop
 8003b76:	3708      	adds	r7, #8
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	200008e8 	.word	0x200008e8

08003b80 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af04      	add	r7, sp, #16
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b92:	9202      	str	r2, [sp, #8]
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	2240      	movs	r2, #64	; 0x40
 8003b9e:	2178      	movs	r1, #120	; 0x78
 8003ba0:	4803      	ldr	r0, [pc, #12]	; (8003bb0 <ssd1306_WriteData+0x30>)
 8003ba2:	f001 fa81 	bl	80050a8 <HAL_I2C_Mem_Write>
}
 8003ba6:	bf00      	nop
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	200008e8 	.word	0x200008e8

08003bb4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003bb8:	f7ff ffc3 	bl	8003b42 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003bbc:	2064      	movs	r0, #100	; 0x64
 8003bbe:	f000 fa6d 	bl	800409c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	f000 f9da 	bl	8003f7c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003bc8:	2020      	movs	r0, #32
 8003bca:	f7ff ffc1 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003bce:	2000      	movs	r0, #0
 8003bd0:	f7ff ffbe 	bl	8003b50 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003bd4:	20b0      	movs	r0, #176	; 0xb0
 8003bd6:	f7ff ffbb 	bl	8003b50 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003bda:	20c8      	movs	r0, #200	; 0xc8
 8003bdc:	f7ff ffb8 	bl	8003b50 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003be0:	2000      	movs	r0, #0
 8003be2:	f7ff ffb5 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003be6:	2010      	movs	r0, #16
 8003be8:	f7ff ffb2 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003bec:	2040      	movs	r0, #64	; 0x40
 8003bee:	f7ff ffaf 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003bf2:	20ff      	movs	r0, #255	; 0xff
 8003bf4:	f000 f9ae 	bl	8003f54 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003bf8:	20a1      	movs	r0, #161	; 0xa1
 8003bfa:	f7ff ffa9 	bl	8003b50 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003bfe:	20a6      	movs	r0, #166	; 0xa6
 8003c00:	f7ff ffa6 	bl	8003b50 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003c04:	20a8      	movs	r0, #168	; 0xa8
 8003c06:	f7ff ffa3 	bl	8003b50 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003c0a:	203f      	movs	r0, #63	; 0x3f
 8003c0c:	f7ff ffa0 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003c10:	20a4      	movs	r0, #164	; 0xa4
 8003c12:	f7ff ff9d 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003c16:	20d3      	movs	r0, #211	; 0xd3
 8003c18:	f7ff ff9a 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f7ff ff97 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003c22:	20d5      	movs	r0, #213	; 0xd5
 8003c24:	f7ff ff94 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003c28:	20f0      	movs	r0, #240	; 0xf0
 8003c2a:	f7ff ff91 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003c2e:	20d9      	movs	r0, #217	; 0xd9
 8003c30:	f7ff ff8e 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003c34:	2022      	movs	r0, #34	; 0x22
 8003c36:	f7ff ff8b 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003c3a:	20da      	movs	r0, #218	; 0xda
 8003c3c:	f7ff ff88 	bl	8003b50 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003c40:	2012      	movs	r0, #18
 8003c42:	f7ff ff85 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003c46:	20db      	movs	r0, #219	; 0xdb
 8003c48:	f7ff ff82 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003c4c:	2020      	movs	r0, #32
 8003c4e:	f7ff ff7f 	bl	8003b50 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003c52:	208d      	movs	r0, #141	; 0x8d
 8003c54:	f7ff ff7c 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003c58:	2014      	movs	r0, #20
 8003c5a:	f7ff ff79 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003c5e:	2001      	movs	r0, #1
 8003c60:	f000 f98c 	bl	8003f7c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003c64:	2000      	movs	r0, #0
 8003c66:	f000 f80f 	bl	8003c88 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003c6a:	f000 f831 	bl	8003cd0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003c6e:	4b05      	ldr	r3, [pc, #20]	; (8003c84 <ssd1306_Init+0xd0>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <ssd1306_Init+0xd0>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003c7a:	4b02      	ldr	r3, [pc, #8]	; (8003c84 <ssd1306_Init+0xd0>)
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	711a      	strb	r2, [r3, #4]
}
 8003c80:	bf00      	nop
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	2000397c 	.word	0x2000397c

08003c88 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8003c92:	2300      	movs	r3, #0
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	e00d      	b.n	8003cb4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003c98:	79fb      	ldrb	r3, [r7, #7]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <ssd1306_Fill+0x1a>
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	e000      	b.n	8003ca4 <ssd1306_Fill+0x1c>
 8003ca2:	21ff      	movs	r1, #255	; 0xff
 8003ca4:	4a09      	ldr	r2, [pc, #36]	; (8003ccc <ssd1306_Fill+0x44>)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4413      	add	r3, r2
 8003caa:	460a      	mov	r2, r1
 8003cac:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	60fb      	str	r3, [r7, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cba:	d3ed      	bcc.n	8003c98 <ssd1306_Fill+0x10>
    }
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	2000357c 	.word	0x2000357c

08003cd0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	71fb      	strb	r3, [r7, #7]
 8003cda:	e016      	b.n	8003d0a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	3b50      	subs	r3, #80	; 0x50
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7ff ff34 	bl	8003b50 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003ce8:	2000      	movs	r0, #0
 8003cea:	f7ff ff31 	bl	8003b50 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003cee:	2010      	movs	r0, #16
 8003cf0:	f7ff ff2e 	bl	8003b50 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	01db      	lsls	r3, r3, #7
 8003cf8:	4a08      	ldr	r2, [pc, #32]	; (8003d1c <ssd1306_UpdateScreen+0x4c>)
 8003cfa:	4413      	add	r3, r2
 8003cfc:	2180      	movs	r1, #128	; 0x80
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff ff3e 	bl	8003b80 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003d04:	79fb      	ldrb	r3, [r7, #7]
 8003d06:	3301      	adds	r3, #1
 8003d08:	71fb      	strb	r3, [r7, #7]
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	2b07      	cmp	r3, #7
 8003d0e:	d9e5      	bls.n	8003cdc <ssd1306_UpdateScreen+0xc>
    }
}
 8003d10:	bf00      	nop
 8003d12:	bf00      	nop
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	2000357c 	.word	0x2000357c

08003d20 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	4603      	mov	r3, r0
 8003d28:	71fb      	strb	r3, [r7, #7]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	71bb      	strb	r3, [r7, #6]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	db3d      	blt.n	8003db6 <ssd1306_DrawPixel+0x96>
 8003d3a:	79bb      	ldrb	r3, [r7, #6]
 8003d3c:	2b3f      	cmp	r3, #63	; 0x3f
 8003d3e:	d83a      	bhi.n	8003db6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003d40:	797b      	ldrb	r3, [r7, #5]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d11a      	bne.n	8003d7c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003d46:	79fa      	ldrb	r2, [r7, #7]
 8003d48:	79bb      	ldrb	r3, [r7, #6]
 8003d4a:	08db      	lsrs	r3, r3, #3
 8003d4c:	b2d8      	uxtb	r0, r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	01db      	lsls	r3, r3, #7
 8003d52:	4413      	add	r3, r2
 8003d54:	4a1b      	ldr	r2, [pc, #108]	; (8003dc4 <ssd1306_DrawPixel+0xa4>)
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
 8003d58:	b25a      	sxtb	r2, r3
 8003d5a:	79bb      	ldrb	r3, [r7, #6]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	2101      	movs	r1, #1
 8003d62:	fa01 f303 	lsl.w	r3, r1, r3
 8003d66:	b25b      	sxtb	r3, r3
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	b259      	sxtb	r1, r3
 8003d6c:	79fa      	ldrb	r2, [r7, #7]
 8003d6e:	4603      	mov	r3, r0
 8003d70:	01db      	lsls	r3, r3, #7
 8003d72:	4413      	add	r3, r2
 8003d74:	b2c9      	uxtb	r1, r1
 8003d76:	4a13      	ldr	r2, [pc, #76]	; (8003dc4 <ssd1306_DrawPixel+0xa4>)
 8003d78:	54d1      	strb	r1, [r2, r3]
 8003d7a:	e01d      	b.n	8003db8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003d7c:	79fa      	ldrb	r2, [r7, #7]
 8003d7e:	79bb      	ldrb	r3, [r7, #6]
 8003d80:	08db      	lsrs	r3, r3, #3
 8003d82:	b2d8      	uxtb	r0, r3
 8003d84:	4603      	mov	r3, r0
 8003d86:	01db      	lsls	r3, r3, #7
 8003d88:	4413      	add	r3, r2
 8003d8a:	4a0e      	ldr	r2, [pc, #56]	; (8003dc4 <ssd1306_DrawPixel+0xa4>)
 8003d8c:	5cd3      	ldrb	r3, [r2, r3]
 8003d8e:	b25a      	sxtb	r2, r3
 8003d90:	79bb      	ldrb	r3, [r7, #6]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	2101      	movs	r1, #1
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	b25b      	sxtb	r3, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	b25b      	sxtb	r3, r3
 8003da2:	4013      	ands	r3, r2
 8003da4:	b259      	sxtb	r1, r3
 8003da6:	79fa      	ldrb	r2, [r7, #7]
 8003da8:	4603      	mov	r3, r0
 8003daa:	01db      	lsls	r3, r3, #7
 8003dac:	4413      	add	r3, r2
 8003dae:	b2c9      	uxtb	r1, r1
 8003db0:	4a04      	ldr	r2, [pc, #16]	; (8003dc4 <ssd1306_DrawPixel+0xa4>)
 8003db2:	54d1      	strb	r1, [r2, r3]
 8003db4:	e000      	b.n	8003db8 <ssd1306_DrawPixel+0x98>
        return;
 8003db6:	bf00      	nop
    }
}
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	2000357c 	.word	0x2000357c

08003dc8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003dc8:	b590      	push	{r4, r7, lr}
 8003dca:	b089      	sub	sp, #36	; 0x24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4604      	mov	r4, r0
 8003dd0:	1d38      	adds	r0, r7, #4
 8003dd2:	e880 0006 	stmia.w	r0, {r1, r2}
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	4623      	mov	r3, r4
 8003dda:	73fb      	strb	r3, [r7, #15]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	2b1f      	cmp	r3, #31
 8003de4:	d902      	bls.n	8003dec <ssd1306_WriteChar+0x24>
 8003de6:	7bfb      	ldrb	r3, [r7, #15]
 8003de8:	2b7e      	cmp	r3, #126	; 0x7e
 8003dea:	d901      	bls.n	8003df0 <ssd1306_WriteChar+0x28>
        return 0;
 8003dec:	2300      	movs	r3, #0
 8003dee:	e06d      	b.n	8003ecc <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003df0:	4b38      	ldr	r3, [pc, #224]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	461a      	mov	r2, r3
 8003df6:	793b      	ldrb	r3, [r7, #4]
 8003df8:	4413      	add	r3, r2
 8003dfa:	2b80      	cmp	r3, #128	; 0x80
 8003dfc:	dc06      	bgt.n	8003e0c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8003dfe:	4b35      	ldr	r3, [pc, #212]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003e00:	885b      	ldrh	r3, [r3, #2]
 8003e02:	461a      	mov	r2, r3
 8003e04:	797b      	ldrb	r3, [r7, #5]
 8003e06:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003e08:	2b40      	cmp	r3, #64	; 0x40
 8003e0a:	dd01      	ble.n	8003e10 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	e05d      	b.n	8003ecc <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003e10:	2300      	movs	r3, #0
 8003e12:	61fb      	str	r3, [r7, #28]
 8003e14:	e04c      	b.n	8003eb0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
 8003e1a:	3b20      	subs	r3, #32
 8003e1c:	7979      	ldrb	r1, [r7, #5]
 8003e1e:	fb01 f303 	mul.w	r3, r1, r3
 8003e22:	4619      	mov	r1, r3
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	440b      	add	r3, r1
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	4413      	add	r3, r2
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003e30:	2300      	movs	r3, #0
 8003e32:	61bb      	str	r3, [r7, #24]
 8003e34:	e034      	b.n	8003ea0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d012      	beq.n	8003e6c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003e46:	4b23      	ldr	r3, [pc, #140]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	4413      	add	r3, r2
 8003e52:	b2d8      	uxtb	r0, r3
 8003e54:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003e56:	885b      	ldrh	r3, [r3, #2]
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	4413      	add	r3, r2
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	7bba      	ldrb	r2, [r7, #14]
 8003e64:	4619      	mov	r1, r3
 8003e66:	f7ff ff5b 	bl	8003d20 <ssd1306_DrawPixel>
 8003e6a:	e016      	b.n	8003e9a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003e6c:	4b19      	ldr	r3, [pc, #100]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	4413      	add	r3, r2
 8003e78:	b2d8      	uxtb	r0, r3
 8003e7a:	4b16      	ldr	r3, [pc, #88]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003e7c:	885b      	ldrh	r3, [r3, #2]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	4413      	add	r3, r2
 8003e86:	b2d9      	uxtb	r1, r3
 8003e88:	7bbb      	ldrb	r3, [r7, #14]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	bf0c      	ite	eq
 8003e8e:	2301      	moveq	r3, #1
 8003e90:	2300      	movne	r3, #0
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	461a      	mov	r2, r3
 8003e96:	f7ff ff43 	bl	8003d20 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	61bb      	str	r3, [r7, #24]
 8003ea0:	793b      	ldrb	r3, [r7, #4]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d3c5      	bcc.n	8003e36 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3301      	adds	r3, #1
 8003eae:	61fb      	str	r3, [r7, #28]
 8003eb0:	797b      	ldrb	r3, [r7, #5]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d3ad      	bcc.n	8003e16 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003eba:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003ebc:	881a      	ldrh	r2, [r3, #0]
 8003ebe:	793b      	ldrb	r3, [r7, #4]
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	4b03      	ldr	r3, [pc, #12]	; (8003ed4 <ssd1306_WriteChar+0x10c>)
 8003ec8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3724      	adds	r7, #36	; 0x24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd90      	pop	{r4, r7, pc}
 8003ed4:	2000397c 	.word	0x2000397c

08003ed8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	1d38      	adds	r0, r7, #4
 8003ee2:	e880 0006 	stmia.w	r0, {r1, r2}
 8003ee6:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8003ee8:	e012      	b.n	8003f10 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	7818      	ldrb	r0, [r3, #0]
 8003eee:	78fb      	ldrb	r3, [r7, #3]
 8003ef0:	1d3a      	adds	r2, r7, #4
 8003ef2:	ca06      	ldmia	r2, {r1, r2}
 8003ef4:	f7ff ff68 	bl	8003dc8 <ssd1306_WriteChar>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	461a      	mov	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d002      	beq.n	8003f0a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	e008      	b.n	8003f1c <ssd1306_WriteString+0x44>
        }
        str++;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e8      	bne.n	8003eea <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	460a      	mov	r2, r1
 8003f2e:	71fb      	strb	r3, [r7, #7]
 8003f30:	4613      	mov	r3, r2
 8003f32:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <ssd1306_SetCursor+0x2c>)
 8003f3a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003f3c:	79bb      	ldrb	r3, [r7, #6]
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	4b03      	ldr	r3, [pc, #12]	; (8003f50 <ssd1306_SetCursor+0x2c>)
 8003f42:	805a      	strh	r2, [r3, #2]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	2000397c 	.word	0x2000397c

08003f54 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003f5e:	2381      	movs	r3, #129	; 0x81
 8003f60:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff fdf3 	bl	8003b50 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003f6a:	79fb      	ldrb	r3, [r7, #7]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff fdef 	bl	8003b50 <ssd1306_WriteCommand>
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003f86:	79fb      	ldrb	r3, [r7, #7]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003f8c:	23af      	movs	r3, #175	; 0xaf
 8003f8e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003f90:	4b08      	ldr	r3, [pc, #32]	; (8003fb4 <ssd1306_SetDisplayOn+0x38>)
 8003f92:	2201      	movs	r2, #1
 8003f94:	715a      	strb	r2, [r3, #5]
 8003f96:	e004      	b.n	8003fa2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003f98:	23ae      	movs	r3, #174	; 0xae
 8003f9a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <ssd1306_SetDisplayOn+0x38>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fdd3 	bl	8003b50 <ssd1306_WriteCommand>
}
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	2000397c 	.word	0x2000397c

08003fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <HAL_Init+0x40>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a0d      	ldr	r2, [pc, #52]	; (8003ff8 <HAL_Init+0x40>)
 8003fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <HAL_Init+0x40>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <HAL_Init+0x40>)
 8003fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fd4:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <HAL_Init+0x40>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a07      	ldr	r2, [pc, #28]	; (8003ff8 <HAL_Init+0x40>)
 8003fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fe0:	2003      	movs	r0, #3
 8003fe2:	f000 fd0d 	bl	8004a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fe6:	200f      	movs	r0, #15
 8003fe8:	f000 f808 	bl	8003ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fec:	f7fe fcce 	bl	800298c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40023c00 	.word	0x40023c00

08003ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004004:	4b12      	ldr	r3, [pc, #72]	; (8004050 <HAL_InitTick+0x54>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	4b12      	ldr	r3, [pc, #72]	; (8004054 <HAL_InitTick+0x58>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	4619      	mov	r1, r3
 800400e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004012:	fbb3 f3f1 	udiv	r3, r3, r1
 8004016:	fbb2 f3f3 	udiv	r3, r2, r3
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fd25 	bl	8004a6a <HAL_SYSTICK_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e00e      	b.n	8004048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b0f      	cmp	r3, #15
 800402e:	d80a      	bhi.n	8004046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004030:	2200      	movs	r2, #0
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	f000 fced 	bl	8004a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800403c:	4a06      	ldr	r2, [pc, #24]	; (8004058 <HAL_InitTick+0x5c>)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	e000      	b.n	8004048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
}
 8004048:	4618      	mov	r0, r3
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20000674 	.word	0x20000674
 8004054:	20000698 	.word	0x20000698
 8004058:	20000694 	.word	0x20000694

0800405c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004060:	4b06      	ldr	r3, [pc, #24]	; (800407c <HAL_IncTick+0x20>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	4b06      	ldr	r3, [pc, #24]	; (8004080 <HAL_IncTick+0x24>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4413      	add	r3, r2
 800406c:	4a04      	ldr	r2, [pc, #16]	; (8004080 <HAL_IncTick+0x24>)
 800406e:	6013      	str	r3, [r2, #0]
}
 8004070:	bf00      	nop
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20000698 	.word	0x20000698
 8004080:	20003984 	.word	0x20003984

08004084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  return uwTick;
 8004088:	4b03      	ldr	r3, [pc, #12]	; (8004098 <HAL_GetTick+0x14>)
 800408a:	681b      	ldr	r3, [r3, #0]
}
 800408c:	4618      	mov	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	20003984 	.word	0x20003984

0800409c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040a4:	f7ff ffee 	bl	8004084 <HAL_GetTick>
 80040a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b4:	d005      	beq.n	80040c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040b6:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <HAL_Delay+0x44>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	4413      	add	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040c2:	bf00      	nop
 80040c4:	f7ff ffde 	bl	8004084 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d8f7      	bhi.n	80040c4 <HAL_Delay+0x28>
  {
  }
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	20000698 	.word	0x20000698

080040e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ec:	2300      	movs	r3, #0
 80040ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e033      	b.n	8004162 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fe fc6a 	bl	80029dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	f003 0310 	and.w	r3, r3, #16
 800411e:	2b00      	cmp	r3, #0
 8004120:	d118      	bne.n	8004154 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800412a:	f023 0302 	bic.w	r3, r3, #2
 800412e:	f043 0202 	orr.w	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 fa96 	bl	8004668 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	f023 0303 	bic.w	r3, r3, #3
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	641a      	str	r2, [r3, #64]	; 0x40
 8004152:	e001      	b.n	8004158 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004160:	7bfb      	ldrb	r3, [r7, #15]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_ADC_Start+0x1a>
 8004182:	2302      	movs	r3, #2
 8004184:	e097      	b.n	80042b6 <HAL_ADC_Start+0x14a>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d018      	beq.n	80041ce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689a      	ldr	r2, [r3, #8]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80041ac:	4b45      	ldr	r3, [pc, #276]	; (80042c4 <HAL_ADC_Start+0x158>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a45      	ldr	r2, [pc, #276]	; (80042c8 <HAL_ADC_Start+0x15c>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	0c9a      	lsrs	r2, r3, #18
 80041b8:	4613      	mov	r3, r2
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	4413      	add	r3, r2
 80041be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80041c0:	e002      	b.n	80041c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	3b01      	subs	r3, #1
 80041c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f9      	bne.n	80041c2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d15f      	bne.n	800429c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80041e4:	f023 0301 	bic.w	r3, r3, #1
 80041e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d007      	beq.n	800420e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004202:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004206:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800421a:	d106      	bne.n	800422a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004220:	f023 0206 	bic.w	r2, r3, #6
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	645a      	str	r2, [r3, #68]	; 0x44
 8004228:	e002      	b.n	8004230 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004238:	4b24      	ldr	r3, [pc, #144]	; (80042cc <HAL_ADC_Start+0x160>)
 800423a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004244:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f003 031f 	and.w	r3, r3, #31
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10f      	bne.n	8004272 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d129      	bne.n	80042b4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800426e:	609a      	str	r2, [r3, #8]
 8004270:	e020      	b.n	80042b4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a16      	ldr	r2, [pc, #88]	; (80042d0 <HAL_ADC_Start+0x164>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d11b      	bne.n	80042b4 <HAL_ADC_Start+0x148>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d114      	bne.n	80042b4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004298:	609a      	str	r2, [r3, #8]
 800429a:	e00b      	b.n	80042b4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	f043 0210 	orr.w	r2, r3, #16
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ac:	f043 0201 	orr.w	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000674 	.word	0x20000674
 80042c8:	431bde83 	.word	0x431bde83
 80042cc:	40012300 	.word	0x40012300
 80042d0:	40012000 	.word	0x40012000

080042d4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f0:	d113      	bne.n	800431a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80042fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004300:	d10b      	bne.n	800431a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	f043 0220 	orr.w	r2, r3, #32
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e063      	b.n	80043e2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800431a:	f7ff feb3 	bl	8004084 <HAL_GetTick>
 800431e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004320:	e021      	b.n	8004366 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d01d      	beq.n	8004366 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d007      	beq.n	8004340 <HAL_ADC_PollForConversion+0x6c>
 8004330:	f7ff fea8 	bl	8004084 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d212      	bcs.n	8004366 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b02      	cmp	r3, #2
 800434c:	d00b      	beq.n	8004366 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	f043 0204 	orr.w	r2, r3, #4
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e03d      	b.n	80043e2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b02      	cmp	r3, #2
 8004372:	d1d6      	bne.n	8004322 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f06f 0212 	mvn.w	r2, #18
 800437c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d123      	bne.n	80043e0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800439c:	2b00      	cmp	r3, #0
 800439e:	d11f      	bne.n	80043e0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d006      	beq.n	80043bc <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d111      	bne.n	80043e0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d105      	bne.n	80043e0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	f043 0201 	orr.w	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x1c>
 800441c:	2302      	movs	r3, #2
 800441e:	e113      	b.n	8004648 <HAL_ADC_ConfigChannel+0x244>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b09      	cmp	r3, #9
 800442e:	d925      	bls.n	800447c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68d9      	ldr	r1, [r3, #12]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	b29b      	uxth	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	4613      	mov	r3, r2
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	4413      	add	r3, r2
 8004444:	3b1e      	subs	r3, #30
 8004446:	2207      	movs	r2, #7
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43da      	mvns	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	400a      	ands	r2, r1
 8004454:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68d9      	ldr	r1, [r3, #12]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	b29b      	uxth	r3, r3
 8004466:	4618      	mov	r0, r3
 8004468:	4603      	mov	r3, r0
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	4403      	add	r3, r0
 800446e:	3b1e      	subs	r3, #30
 8004470:	409a      	lsls	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	60da      	str	r2, [r3, #12]
 800447a:	e022      	b.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6919      	ldr	r1, [r3, #16]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	4613      	mov	r3, r2
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	4413      	add	r3, r2
 8004490:	2207      	movs	r2, #7
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43da      	mvns	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	400a      	ands	r2, r1
 800449e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6919      	ldr	r1, [r3, #16]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	4618      	mov	r0, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	4403      	add	r3, r0
 80044b8:	409a      	lsls	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b06      	cmp	r3, #6
 80044c8:	d824      	bhi.n	8004514 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	3b05      	subs	r3, #5
 80044dc:	221f      	movs	r2, #31
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	43da      	mvns	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	400a      	ands	r2, r1
 80044ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	4618      	mov	r0, r3
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	3b05      	subs	r3, #5
 8004506:	fa00 f203 	lsl.w	r2, r0, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	635a      	str	r2, [r3, #52]	; 0x34
 8004512:	e04c      	b.n	80045ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b0c      	cmp	r3, #12
 800451a:	d824      	bhi.n	8004566 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	3b23      	subs	r3, #35	; 0x23
 800452e:	221f      	movs	r2, #31
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	43da      	mvns	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	400a      	ands	r2, r1
 800453c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	b29b      	uxth	r3, r3
 800454a:	4618      	mov	r0, r3
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4413      	add	r3, r2
 8004556:	3b23      	subs	r3, #35	; 0x23
 8004558:	fa00 f203 	lsl.w	r2, r0, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	631a      	str	r2, [r3, #48]	; 0x30
 8004564:	e023      	b.n	80045ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	3b41      	subs	r3, #65	; 0x41
 8004578:	221f      	movs	r2, #31
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	43da      	mvns	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	400a      	ands	r2, r1
 8004586:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	b29b      	uxth	r3, r3
 8004594:	4618      	mov	r0, r3
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685a      	ldr	r2, [r3, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	3b41      	subs	r3, #65	; 0x41
 80045a2:	fa00 f203 	lsl.w	r2, r0, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045ae:	4b29      	ldr	r3, [pc, #164]	; (8004654 <HAL_ADC_ConfigChannel+0x250>)
 80045b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a28      	ldr	r2, [pc, #160]	; (8004658 <HAL_ADC_ConfigChannel+0x254>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d10f      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x1d8>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b12      	cmp	r3, #18
 80045c2:	d10b      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a1d      	ldr	r2, [pc, #116]	; (8004658 <HAL_ADC_ConfigChannel+0x254>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d12b      	bne.n	800463e <HAL_ADC_ConfigChannel+0x23a>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a1c      	ldr	r2, [pc, #112]	; (800465c <HAL_ADC_ConfigChannel+0x258>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d003      	beq.n	80045f8 <HAL_ADC_ConfigChannel+0x1f4>
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b11      	cmp	r3, #17
 80045f6:	d122      	bne.n	800463e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a11      	ldr	r2, [pc, #68]	; (800465c <HAL_ADC_ConfigChannel+0x258>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d111      	bne.n	800463e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800461a:	4b11      	ldr	r3, [pc, #68]	; (8004660 <HAL_ADC_ConfigChannel+0x25c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a11      	ldr	r2, [pc, #68]	; (8004664 <HAL_ADC_ConfigChannel+0x260>)
 8004620:	fba2 2303 	umull	r2, r3, r2, r3
 8004624:	0c9a      	lsrs	r2, r3, #18
 8004626:	4613      	mov	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004630:	e002      	b.n	8004638 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	3b01      	subs	r3, #1
 8004636:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1f9      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	40012300 	.word	0x40012300
 8004658:	40012000 	.word	0x40012000
 800465c:	10000012 	.word	0x10000012
 8004660:	20000674 	.word	0x20000674
 8004664:	431bde83 	.word	0x431bde83

08004668 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004670:	4b79      	ldr	r3, [pc, #484]	; (8004858 <ADC_Init+0x1f0>)
 8004672:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	431a      	orrs	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800469c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	021a      	lsls	r2, r3, #8
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80046c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6859      	ldr	r1, [r3, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6899      	ldr	r1, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68da      	ldr	r2, [r3, #12]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	4a58      	ldr	r2, [pc, #352]	; (800485c <ADC_Init+0x1f4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d022      	beq.n	8004746 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689a      	ldr	r2, [r3, #8]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800470e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6899      	ldr	r1, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	6899      	ldr	r1, [r3, #8]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	609a      	str	r2, [r3, #8]
 8004744:	e00f      	b.n	8004766 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004764:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0202 	bic.w	r2, r2, #2
 8004774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6899      	ldr	r1, [r3, #8]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	7e1b      	ldrb	r3, [r3, #24]
 8004780:	005a      	lsls	r2, r3, #1
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d01b      	beq.n	80047cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685a      	ldr	r2, [r3, #4]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80047b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6859      	ldr	r1, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047be:	3b01      	subs	r3, #1
 80047c0:	035a      	lsls	r2, r3, #13
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	605a      	str	r2, [r3, #4]
 80047ca:	e007      	b.n	80047dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80047ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	051a      	lsls	r2, r3, #20
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6899      	ldr	r1, [r3, #8]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800481e:	025a      	lsls	r2, r3, #9
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689a      	ldr	r2, [r3, #8]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6899      	ldr	r1, [r3, #8]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	029a      	lsls	r2, r3, #10
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	430a      	orrs	r2, r1
 800484a:	609a      	str	r2, [r3, #8]
}
 800484c:	bf00      	nop
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	40012300 	.word	0x40012300
 800485c:	0f000001 	.word	0x0f000001

08004860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004870:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800487c:	4013      	ands	r3, r2
 800487e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800488c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004892:	4a04      	ldr	r2, [pc, #16]	; (80048a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	60d3      	str	r3, [r2, #12]
}
 8004898:	bf00      	nop
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr
 80048a4:	e000ed00 	.word	0xe000ed00

080048a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048a8:	b480      	push	{r7}
 80048aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048ac:	4b04      	ldr	r3, [pc, #16]	; (80048c0 <__NVIC_GetPriorityGrouping+0x18>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	0a1b      	lsrs	r3, r3, #8
 80048b2:	f003 0307 	and.w	r3, r3, #7
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	e000ed00 	.word	0xe000ed00

080048c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	4603      	mov	r3, r0
 80048cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	db0b      	blt.n	80048ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	f003 021f 	and.w	r2, r3, #31
 80048dc:	4907      	ldr	r1, [pc, #28]	; (80048fc <__NVIC_EnableIRQ+0x38>)
 80048de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	2001      	movs	r0, #1
 80048e6:	fa00 f202 	lsl.w	r2, r0, r2
 80048ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	e000e100 	.word	0xe000e100

08004900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	6039      	str	r1, [r7, #0]
 800490a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800490c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004910:	2b00      	cmp	r3, #0
 8004912:	db0a      	blt.n	800492a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	b2da      	uxtb	r2, r3
 8004918:	490c      	ldr	r1, [pc, #48]	; (800494c <__NVIC_SetPriority+0x4c>)
 800491a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491e:	0112      	lsls	r2, r2, #4
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	440b      	add	r3, r1
 8004924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004928:	e00a      	b.n	8004940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	b2da      	uxtb	r2, r3
 800492e:	4908      	ldr	r1, [pc, #32]	; (8004950 <__NVIC_SetPriority+0x50>)
 8004930:	79fb      	ldrb	r3, [r7, #7]
 8004932:	f003 030f 	and.w	r3, r3, #15
 8004936:	3b04      	subs	r3, #4
 8004938:	0112      	lsls	r2, r2, #4
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	440b      	add	r3, r1
 800493e:	761a      	strb	r2, [r3, #24]
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	e000e100 	.word	0xe000e100
 8004950:	e000ed00 	.word	0xe000ed00

08004954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004954:	b480      	push	{r7}
 8004956:	b089      	sub	sp, #36	; 0x24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f1c3 0307 	rsb	r3, r3, #7
 800496e:	2b04      	cmp	r3, #4
 8004970:	bf28      	it	cs
 8004972:	2304      	movcs	r3, #4
 8004974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	3304      	adds	r3, #4
 800497a:	2b06      	cmp	r3, #6
 800497c:	d902      	bls.n	8004984 <NVIC_EncodePriority+0x30>
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	3b03      	subs	r3, #3
 8004982:	e000      	b.n	8004986 <NVIC_EncodePriority+0x32>
 8004984:	2300      	movs	r3, #0
 8004986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004988:	f04f 32ff 	mov.w	r2, #4294967295
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	fa02 f303 	lsl.w	r3, r2, r3
 8004992:	43da      	mvns	r2, r3
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	401a      	ands	r2, r3
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800499c:	f04f 31ff 	mov.w	r1, #4294967295
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	fa01 f303 	lsl.w	r3, r1, r3
 80049a6:	43d9      	mvns	r1, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049ac:	4313      	orrs	r3, r2
         );
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3724      	adds	r7, #36	; 0x24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049cc:	d301      	bcc.n	80049d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049ce:	2301      	movs	r3, #1
 80049d0:	e00f      	b.n	80049f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049d2:	4a0a      	ldr	r2, [pc, #40]	; (80049fc <SysTick_Config+0x40>)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049da:	210f      	movs	r1, #15
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	f7ff ff8e 	bl	8004900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049e4:	4b05      	ldr	r3, [pc, #20]	; (80049fc <SysTick_Config+0x40>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049ea:	4b04      	ldr	r3, [pc, #16]	; (80049fc <SysTick_Config+0x40>)
 80049ec:	2207      	movs	r2, #7
 80049ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	e000e010 	.word	0xe000e010

08004a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f7ff ff29 	bl	8004860 <__NVIC_SetPriorityGrouping>
}
 8004a0e:	bf00      	nop
 8004a10:	3708      	adds	r7, #8
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b086      	sub	sp, #24
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	60b9      	str	r1, [r7, #8]
 8004a20:	607a      	str	r2, [r7, #4]
 8004a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a28:	f7ff ff3e 	bl	80048a8 <__NVIC_GetPriorityGrouping>
 8004a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	6978      	ldr	r0, [r7, #20]
 8004a34:	f7ff ff8e 	bl	8004954 <NVIC_EncodePriority>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff ff5d 	bl	8004900 <__NVIC_SetPriority>
}
 8004a46:	bf00      	nop
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b082      	sub	sp, #8
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	4603      	mov	r3, r0
 8004a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff ff31 	bl	80048c4 <__NVIC_EnableIRQ>
}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b082      	sub	sp, #8
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7ff ffa2 	bl	80049bc <SysTick_Config>
 8004a78:	4603      	mov	r3, r0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
	...

08004a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b089      	sub	sp, #36	; 0x24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
 8004a9e:	e159      	b.n	8004d54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	f040 8148 	bne.w	8004d4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d005      	beq.n	8004ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d130      	bne.n	8004b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	2203      	movs	r2, #3
 8004ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae6:	43db      	mvns	r3, r3
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	4013      	ands	r3, r2
 8004aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68da      	ldr	r2, [r3, #12]
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	43db      	mvns	r3, r3
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	091b      	lsrs	r3, r3, #4
 8004b22:	f003 0201 	and.w	r2, r3, #1
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f003 0303 	and.w	r3, r3, #3
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d017      	beq.n	8004b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	2203      	movs	r2, #3
 8004b50:	fa02 f303 	lsl.w	r3, r2, r3
 8004b54:	43db      	mvns	r3, r3
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	4013      	ands	r3, r2
 8004b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 0303 	and.w	r3, r3, #3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d123      	bne.n	8004bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	08da      	lsrs	r2, r3, #3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3208      	adds	r2, #8
 8004b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	220f      	movs	r2, #15
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	691a      	ldr	r2, [r3, #16]
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	f003 0307 	and.w	r3, r3, #7
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	08da      	lsrs	r2, r3, #3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	3208      	adds	r2, #8
 8004bc2:	69b9      	ldr	r1, [r7, #24]
 8004bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	43db      	mvns	r3, r3
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4013      	ands	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f003 0203 	and.w	r2, r3, #3
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 80a2 	beq.w	8004d4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
 8004c0e:	4b57      	ldr	r3, [pc, #348]	; (8004d6c <HAL_GPIO_Init+0x2e8>)
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	4a56      	ldr	r2, [pc, #344]	; (8004d6c <HAL_GPIO_Init+0x2e8>)
 8004c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c18:	6453      	str	r3, [r2, #68]	; 0x44
 8004c1a:	4b54      	ldr	r3, [pc, #336]	; (8004d6c <HAL_GPIO_Init+0x2e8>)
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c26:	4a52      	ldr	r2, [pc, #328]	; (8004d70 <HAL_GPIO_Init+0x2ec>)
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	089b      	lsrs	r3, r3, #2
 8004c2c:	3302      	adds	r3, #2
 8004c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f003 0303 	and.w	r3, r3, #3
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	220f      	movs	r2, #15
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	43db      	mvns	r3, r3
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	4013      	ands	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a49      	ldr	r2, [pc, #292]	; (8004d74 <HAL_GPIO_Init+0x2f0>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d019      	beq.n	8004c86 <HAL_GPIO_Init+0x202>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a48      	ldr	r2, [pc, #288]	; (8004d78 <HAL_GPIO_Init+0x2f4>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d013      	beq.n	8004c82 <HAL_GPIO_Init+0x1fe>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a47      	ldr	r2, [pc, #284]	; (8004d7c <HAL_GPIO_Init+0x2f8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d00d      	beq.n	8004c7e <HAL_GPIO_Init+0x1fa>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a46      	ldr	r2, [pc, #280]	; (8004d80 <HAL_GPIO_Init+0x2fc>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d007      	beq.n	8004c7a <HAL_GPIO_Init+0x1f6>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a45      	ldr	r2, [pc, #276]	; (8004d84 <HAL_GPIO_Init+0x300>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d101      	bne.n	8004c76 <HAL_GPIO_Init+0x1f2>
 8004c72:	2304      	movs	r3, #4
 8004c74:	e008      	b.n	8004c88 <HAL_GPIO_Init+0x204>
 8004c76:	2307      	movs	r3, #7
 8004c78:	e006      	b.n	8004c88 <HAL_GPIO_Init+0x204>
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e004      	b.n	8004c88 <HAL_GPIO_Init+0x204>
 8004c7e:	2302      	movs	r3, #2
 8004c80:	e002      	b.n	8004c88 <HAL_GPIO_Init+0x204>
 8004c82:	2301      	movs	r3, #1
 8004c84:	e000      	b.n	8004c88 <HAL_GPIO_Init+0x204>
 8004c86:	2300      	movs	r3, #0
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	f002 0203 	and.w	r2, r2, #3
 8004c8e:	0092      	lsls	r2, r2, #2
 8004c90:	4093      	lsls	r3, r2
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c98:	4935      	ldr	r1, [pc, #212]	; (8004d70 <HAL_GPIO_Init+0x2ec>)
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	089b      	lsrs	r3, r3, #2
 8004c9e:	3302      	adds	r3, #2
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ca6:	4b38      	ldr	r3, [pc, #224]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cca:	4a2f      	ldr	r2, [pc, #188]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cd0:	4b2d      	ldr	r3, [pc, #180]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004cf4:	4a24      	ldr	r2, [pc, #144]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004cfa:	4b23      	ldr	r3, [pc, #140]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	43db      	mvns	r3, r3
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	4013      	ands	r3, r2
 8004d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d1e:	4a1a      	ldr	r2, [pc, #104]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d24:	4b18      	ldr	r3, [pc, #96]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	43db      	mvns	r3, r3
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	4013      	ands	r3, r2
 8004d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d48:	4a0f      	ldr	r2, [pc, #60]	; (8004d88 <HAL_GPIO_Init+0x304>)
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	3301      	adds	r3, #1
 8004d52:	61fb      	str	r3, [r7, #28]
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	2b0f      	cmp	r3, #15
 8004d58:	f67f aea2 	bls.w	8004aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	3724      	adds	r7, #36	; 0x24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40023800 	.word	0x40023800
 8004d70:	40013800 	.word	0x40013800
 8004d74:	40020000 	.word	0x40020000
 8004d78:	40020400 	.word	0x40020400
 8004d7c:	40020800 	.word	0x40020800
 8004d80:	40020c00 	.word	0x40020c00
 8004d84:	40021000 	.word	0x40021000
 8004d88:	40013c00 	.word	0x40013c00

08004d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	460b      	mov	r3, r1
 8004d96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691a      	ldr	r2, [r3, #16]
 8004d9c:	887b      	ldrh	r3, [r7, #2]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004da4:	2301      	movs	r3, #1
 8004da6:	73fb      	strb	r3, [r7, #15]
 8004da8:	e001      	b.n	8004dae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004daa:	2300      	movs	r3, #0
 8004dac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	807b      	strh	r3, [r7, #2]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dcc:	787b      	ldrb	r3, [r7, #1]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dd2:	887a      	ldrh	r2, [r7, #2]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004dd8:	e003      	b.n	8004de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dda:	887b      	ldrh	r3, [r7, #2]
 8004ddc:	041a      	lsls	r2, r3, #16
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	619a      	str	r2, [r3, #24]
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
	...

08004df0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004dfa:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004dfc:	695a      	ldr	r2, [r3, #20]
 8004dfe:	88fb      	ldrh	r3, [r7, #6]
 8004e00:	4013      	ands	r3, r2
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d006      	beq.n	8004e14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e06:	4a05      	ldr	r2, [pc, #20]	; (8004e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e08:	88fb      	ldrh	r3, [r7, #6]
 8004e0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e0c:	88fb      	ldrh	r3, [r7, #6]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7fc fb58 	bl	80014c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e14:	bf00      	nop
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	40013c00 	.word	0x40013c00

08004e20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e12b      	b.n	800508a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d106      	bne.n	8004e4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fd fe0c 	bl	8002a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2224      	movs	r2, #36	; 0x24
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0201 	bic.w	r2, r2, #1
 8004e62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e84:	f001 f858 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
 8004e88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	4a81      	ldr	r2, [pc, #516]	; (8005094 <HAL_I2C_Init+0x274>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d807      	bhi.n	8004ea4 <HAL_I2C_Init+0x84>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4a80      	ldr	r2, [pc, #512]	; (8005098 <HAL_I2C_Init+0x278>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	bf94      	ite	ls
 8004e9c:	2301      	movls	r3, #1
 8004e9e:	2300      	movhi	r3, #0
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	e006      	b.n	8004eb2 <HAL_I2C_Init+0x92>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4a7d      	ldr	r2, [pc, #500]	; (800509c <HAL_I2C_Init+0x27c>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	bf94      	ite	ls
 8004eac:	2301      	movls	r3, #1
 8004eae:	2300      	movhi	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e0e7      	b.n	800508a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4a78      	ldr	r2, [pc, #480]	; (80050a0 <HAL_I2C_Init+0x280>)
 8004ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec2:	0c9b      	lsrs	r3, r3, #18
 8004ec4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	4a6a      	ldr	r2, [pc, #424]	; (8005094 <HAL_I2C_Init+0x274>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d802      	bhi.n	8004ef4 <HAL_I2C_Init+0xd4>
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	e009      	b.n	8004f08 <HAL_I2C_Init+0xe8>
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	4a69      	ldr	r2, [pc, #420]	; (80050a4 <HAL_I2C_Init+0x284>)
 8004f00:	fba2 2303 	umull	r2, r3, r2, r3
 8004f04:	099b      	lsrs	r3, r3, #6
 8004f06:	3301      	adds	r3, #1
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6812      	ldr	r2, [r2, #0]
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	495c      	ldr	r1, [pc, #368]	; (8005094 <HAL_I2C_Init+0x274>)
 8004f24:	428b      	cmp	r3, r1
 8004f26:	d819      	bhi.n	8004f5c <HAL_I2C_Init+0x13c>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	1e59      	subs	r1, r3, #1
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f36:	1c59      	adds	r1, r3, #1
 8004f38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f3c:	400b      	ands	r3, r1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_I2C_Init+0x138>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	1e59      	subs	r1, r3, #1
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f50:	3301      	adds	r3, #1
 8004f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f56:	e051      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004f58:	2304      	movs	r3, #4
 8004f5a:	e04f      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d111      	bne.n	8004f88 <HAL_I2C_Init+0x168>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	1e58      	subs	r0, r3, #1
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6859      	ldr	r1, [r3, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	440b      	add	r3, r1
 8004f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f76:	3301      	adds	r3, #1
 8004f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf0c      	ite	eq
 8004f80:	2301      	moveq	r3, #1
 8004f82:	2300      	movne	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	e012      	b.n	8004fae <HAL_I2C_Init+0x18e>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1e58      	subs	r0, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6859      	ldr	r1, [r3, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	0099      	lsls	r1, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	bf0c      	ite	eq
 8004fa8:	2301      	moveq	r3, #1
 8004faa:	2300      	movne	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_I2C_Init+0x196>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e022      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10e      	bne.n	8004fdc <HAL_I2C_Init+0x1bc>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1e58      	subs	r0, r3, #1
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6859      	ldr	r1, [r3, #4]
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	440b      	add	r3, r1
 8004fcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fda:	e00f      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1e58      	subs	r0, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6859      	ldr	r1, [r3, #4]
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	440b      	add	r3, r1
 8004fea:	0099      	lsls	r1, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ff8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ffc:	6879      	ldr	r1, [r7, #4]
 8004ffe:	6809      	ldr	r1, [r1, #0]
 8005000:	4313      	orrs	r3, r2
 8005002:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800502a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6911      	ldr	r1, [r2, #16]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68d2      	ldr	r2, [r2, #12]
 8005036:	4311      	orrs	r1, r2
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	430b      	orrs	r3, r1
 800503e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	695a      	ldr	r2, [r3, #20]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	000186a0 	.word	0x000186a0
 8005098:	001e847f 	.word	0x001e847f
 800509c:	003d08ff 	.word	0x003d08ff
 80050a0:	431bde83 	.word	0x431bde83
 80050a4:	10624dd3 	.word	0x10624dd3

080050a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	4608      	mov	r0, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	461a      	mov	r2, r3
 80050b6:	4603      	mov	r3, r0
 80050b8:	817b      	strh	r3, [r7, #10]
 80050ba:	460b      	mov	r3, r1
 80050bc:	813b      	strh	r3, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050c2:	f7fe ffdf 	bl	8004084 <HAL_GetTick>
 80050c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	f040 80d9 	bne.w	8005288 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	2319      	movs	r3, #25
 80050dc:	2201      	movs	r2, #1
 80050de:	496d      	ldr	r1, [pc, #436]	; (8005294 <HAL_I2C_Mem_Write+0x1ec>)
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 f971 	bl	80053c8 <I2C_WaitOnFlagUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80050ec:	2302      	movs	r3, #2
 80050ee:	e0cc      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d101      	bne.n	80050fe <HAL_I2C_Mem_Write+0x56>
 80050fa:	2302      	movs	r3, #2
 80050fc:	e0c5      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b01      	cmp	r3, #1
 8005112:	d007      	beq.n	8005124 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f042 0201 	orr.w	r2, r2, #1
 8005122:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005132:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2221      	movs	r2, #33	; 0x21
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2240      	movs	r2, #64	; 0x40
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a3a      	ldr	r2, [r7, #32]
 800514e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005154:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4a4d      	ldr	r2, [pc, #308]	; (8005298 <HAL_I2C_Mem_Write+0x1f0>)
 8005164:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005166:	88f8      	ldrh	r0, [r7, #6]
 8005168:	893a      	ldrh	r2, [r7, #8]
 800516a:	8979      	ldrh	r1, [r7, #10]
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	4603      	mov	r3, r0
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f890 	bl	800529c <I2C_RequestMemoryWrite>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d052      	beq.n	8005228 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e081      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f9f2 	bl	8005574 <I2C_WaitOnTXEFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00d      	beq.n	80051b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	2b04      	cmp	r3, #4
 800519c:	d107      	bne.n	80051ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e06b      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b04      	cmp	r3, #4
 80051ee:	d11b      	bne.n	8005228 <HAL_I2C_Mem_Write+0x180>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d017      	beq.n	8005228 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1aa      	bne.n	8005186 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 f9de 	bl	80055f6 <I2C_WaitOnBTFFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00d      	beq.n	800525c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005244:	2b04      	cmp	r3, #4
 8005246:	d107      	bne.n	8005258 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005256:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e016      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800526a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2220      	movs	r2, #32
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	e000      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005288:	2302      	movs	r3, #2
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	00100002 	.word	0x00100002
 8005298:	ffff0000 	.word	0xffff0000

0800529c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af02      	add	r7, sp, #8
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	4608      	mov	r0, r1
 80052a6:	4611      	mov	r1, r2
 80052a8:	461a      	mov	r2, r3
 80052aa:	4603      	mov	r3, r0
 80052ac:	817b      	strh	r3, [r7, #10]
 80052ae:	460b      	mov	r3, r1
 80052b0:	813b      	strh	r3, [r7, #8]
 80052b2:	4613      	mov	r3, r2
 80052b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 f878 	bl	80053c8 <I2C_WaitOnFlagUntilTimeout>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00d      	beq.n	80052fa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ec:	d103      	bne.n	80052f6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e05f      	b.n	80053ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052fa:	897b      	ldrh	r3, [r7, #10]
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	461a      	mov	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005308:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	6a3a      	ldr	r2, [r7, #32]
 800530e:	492d      	ldr	r1, [pc, #180]	; (80053c4 <I2C_RequestMemoryWrite+0x128>)
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f8b0 	bl	8005476 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e04c      	b.n	80053ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005320:	2300      	movs	r3, #0
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005338:	6a39      	ldr	r1, [r7, #32]
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 f91a 	bl	8005574 <I2C_WaitOnTXEFlagUntilTimeout>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00d      	beq.n	8005362 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	2b04      	cmp	r3, #4
 800534c:	d107      	bne.n	800535e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800535c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e02b      	b.n	80053ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005362:	88fb      	ldrh	r3, [r7, #6]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d105      	bne.n	8005374 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005368:	893b      	ldrh	r3, [r7, #8]
 800536a:	b2da      	uxtb	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	611a      	str	r2, [r3, #16]
 8005372:	e021      	b.n	80053b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005374:	893b      	ldrh	r3, [r7, #8]
 8005376:	0a1b      	lsrs	r3, r3, #8
 8005378:	b29b      	uxth	r3, r3
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005384:	6a39      	ldr	r1, [r7, #32]
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f000 f8f4 	bl	8005574 <I2C_WaitOnTXEFlagUntilTimeout>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00d      	beq.n	80053ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005396:	2b04      	cmp	r3, #4
 8005398:	d107      	bne.n	80053aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e005      	b.n	80053ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053ae:	893b      	ldrh	r3, [r7, #8]
 80053b0:	b2da      	uxtb	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	00010002 	.word	0x00010002

080053c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	603b      	str	r3, [r7, #0]
 80053d4:	4613      	mov	r3, r2
 80053d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053d8:	e025      	b.n	8005426 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d021      	beq.n	8005426 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e2:	f7fe fe4f 	bl	8004084 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d302      	bcc.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d116      	bne.n	8005426 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2220      	movs	r2, #32
 8005402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	f043 0220 	orr.w	r2, r3, #32
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e023      	b.n	800546e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	0c1b      	lsrs	r3, r3, #16
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b01      	cmp	r3, #1
 800542e:	d10d      	bne.n	800544c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	43da      	mvns	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	4013      	ands	r3, r2
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	bf0c      	ite	eq
 8005442:	2301      	moveq	r3, #1
 8005444:	2300      	movne	r3, #0
 8005446:	b2db      	uxtb	r3, r3
 8005448:	461a      	mov	r2, r3
 800544a:	e00c      	b.n	8005466 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	43da      	mvns	r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4013      	ands	r3, r2
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	bf0c      	ite	eq
 800545e:	2301      	moveq	r3, #1
 8005460:	2300      	movne	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	461a      	mov	r2, r3
 8005466:	79fb      	ldrb	r3, [r7, #7]
 8005468:	429a      	cmp	r2, r3
 800546a:	d0b6      	beq.n	80053da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	60f8      	str	r0, [r7, #12]
 800547e:	60b9      	str	r1, [r7, #8]
 8005480:	607a      	str	r2, [r7, #4]
 8005482:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005484:	e051      	b.n	800552a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005494:	d123      	bne.n	80054de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	f043 0204 	orr.w	r2, r3, #4
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e046      	b.n	800556c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e4:	d021      	beq.n	800552a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e6:	f7fe fdcd 	bl	8004084 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d302      	bcc.n	80054fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d116      	bne.n	800552a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2220      	movs	r2, #32
 8005506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	f043 0220 	orr.w	r2, r3, #32
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e020      	b.n	800556c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b01      	cmp	r3, #1
 8005532:	d10c      	bne.n	800554e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	43da      	mvns	r2, r3
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	4013      	ands	r3, r2
 8005540:	b29b      	uxth	r3, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	bf14      	ite	ne
 8005546:	2301      	movne	r3, #1
 8005548:	2300      	moveq	r3, #0
 800554a:	b2db      	uxtb	r3, r3
 800554c:	e00b      	b.n	8005566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	43da      	mvns	r2, r3
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4013      	ands	r3, r2
 800555a:	b29b      	uxth	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	bf14      	ite	ne
 8005560:	2301      	movne	r3, #1
 8005562:	2300      	moveq	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d18d      	bne.n	8005486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005580:	e02d      	b.n	80055de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 f878 	bl	8005678 <I2C_IsAcknowledgeFailed>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e02d      	b.n	80055ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005598:	d021      	beq.n	80055de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559a:	f7fe fd73 	bl	8004084 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d302      	bcc.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d116      	bne.n	80055de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2220      	movs	r2, #32
 80055ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ca:	f043 0220 	orr.w	r2, r3, #32
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e007      	b.n	80055ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055e8:	2b80      	cmp	r3, #128	; 0x80
 80055ea:	d1ca      	bne.n	8005582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005602:	e02d      	b.n	8005660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f000 f837 	bl	8005678 <I2C_IsAcknowledgeFailed>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e02d      	b.n	8005670 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800561a:	d021      	beq.n	8005660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800561c:	f7fe fd32 	bl	8004084 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	d302      	bcc.n	8005632 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d116      	bne.n	8005660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	f043 0220 	orr.w	r2, r3, #32
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e007      	b.n	8005670 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b04      	cmp	r3, #4
 800566c:	d1ca      	bne.n	8005604 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800568e:	d11b      	bne.n	80056c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005698:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b4:	f043 0204 	orr.w	r2, r3, #4
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
	...

080056d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e267      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d075      	beq.n	80057e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056f6:	4b88      	ldr	r3, [pc, #544]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 030c 	and.w	r3, r3, #12
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d00c      	beq.n	800571c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005702:	4b85      	ldr	r3, [pc, #532]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800570a:	2b08      	cmp	r3, #8
 800570c:	d112      	bne.n	8005734 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800570e:	4b82      	ldr	r3, [pc, #520]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005716:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800571a:	d10b      	bne.n	8005734 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800571c:	4b7e      	ldr	r3, [pc, #504]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d05b      	beq.n	80057e0 <HAL_RCC_OscConfig+0x108>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d157      	bne.n	80057e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e242      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800573c:	d106      	bne.n	800574c <HAL_RCC_OscConfig+0x74>
 800573e:	4b76      	ldr	r3, [pc, #472]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a75      	ldr	r2, [pc, #468]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e01d      	b.n	8005788 <HAL_RCC_OscConfig+0xb0>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005754:	d10c      	bne.n	8005770 <HAL_RCC_OscConfig+0x98>
 8005756:	4b70      	ldr	r3, [pc, #448]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a6f      	ldr	r2, [pc, #444]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800575c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	4b6d      	ldr	r3, [pc, #436]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a6c      	ldr	r2, [pc, #432]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	e00b      	b.n	8005788 <HAL_RCC_OscConfig+0xb0>
 8005770:	4b69      	ldr	r3, [pc, #420]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a68      	ldr	r2, [pc, #416]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	4b66      	ldr	r3, [pc, #408]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a65      	ldr	r2, [pc, #404]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d013      	beq.n	80057b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fe fc78 	bl	8004084 <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005798:	f7fe fc74 	bl	8004084 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b64      	cmp	r3, #100	; 0x64
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e207      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057aa:	4b5b      	ldr	r3, [pc, #364]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0f0      	beq.n	8005798 <HAL_RCC_OscConfig+0xc0>
 80057b6:	e014      	b.n	80057e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b8:	f7fe fc64 	bl	8004084 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057c0:	f7fe fc60 	bl	8004084 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b64      	cmp	r3, #100	; 0x64
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e1f3      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057d2:	4b51      	ldr	r3, [pc, #324]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0xe8>
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d063      	beq.n	80058b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057ee:	4b4a      	ldr	r3, [pc, #296]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00b      	beq.n	8005812 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057fa:	4b47      	ldr	r3, [pc, #284]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005802:	2b08      	cmp	r3, #8
 8005804:	d11c      	bne.n	8005840 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005806:	4b44      	ldr	r3, [pc, #272]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d116      	bne.n	8005840 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005812:	4b41      	ldr	r3, [pc, #260]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d005      	beq.n	800582a <HAL_RCC_OscConfig+0x152>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d001      	beq.n	800582a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e1c7      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582a:	4b3b      	ldr	r3, [pc, #236]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	4937      	ldr	r1, [pc, #220]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800583a:	4313      	orrs	r3, r2
 800583c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800583e:	e03a      	b.n	80058b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d020      	beq.n	800588a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005848:	4b34      	ldr	r3, [pc, #208]	; (800591c <HAL_RCC_OscConfig+0x244>)
 800584a:	2201      	movs	r2, #1
 800584c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584e:	f7fe fc19 	bl	8004084 <HAL_GetTick>
 8005852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005854:	e008      	b.n	8005868 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005856:	f7fe fc15 	bl	8004084 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b02      	cmp	r3, #2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e1a8      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005868:	4b2b      	ldr	r3, [pc, #172]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d0f0      	beq.n	8005856 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005874:	4b28      	ldr	r3, [pc, #160]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	00db      	lsls	r3, r3, #3
 8005882:	4925      	ldr	r1, [pc, #148]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 8005884:	4313      	orrs	r3, r2
 8005886:	600b      	str	r3, [r1, #0]
 8005888:	e015      	b.n	80058b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800588a:	4b24      	ldr	r3, [pc, #144]	; (800591c <HAL_RCC_OscConfig+0x244>)
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005890:	f7fe fbf8 	bl	8004084 <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005898:	f7fe fbf4 	bl	8004084 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e187      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058aa:	4b1b      	ldr	r3, [pc, #108]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1f0      	bne.n	8005898 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d036      	beq.n	8005930 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d016      	beq.n	80058f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058ca:	4b15      	ldr	r3, [pc, #84]	; (8005920 <HAL_RCC_OscConfig+0x248>)
 80058cc:	2201      	movs	r2, #1
 80058ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d0:	f7fe fbd8 	bl	8004084 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058d8:	f7fe fbd4 	bl	8004084 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e167      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ea:	4b0b      	ldr	r3, [pc, #44]	; (8005918 <HAL_RCC_OscConfig+0x240>)
 80058ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f0      	beq.n	80058d8 <HAL_RCC_OscConfig+0x200>
 80058f6:	e01b      	b.n	8005930 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058f8:	4b09      	ldr	r3, [pc, #36]	; (8005920 <HAL_RCC_OscConfig+0x248>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058fe:	f7fe fbc1 	bl	8004084 <HAL_GetTick>
 8005902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005904:	e00e      	b.n	8005924 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005906:	f7fe fbbd 	bl	8004084 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d907      	bls.n	8005924 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e150      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
 8005918:	40023800 	.word	0x40023800
 800591c:	42470000 	.word	0x42470000
 8005920:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005924:	4b88      	ldr	r3, [pc, #544]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005926:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1ea      	bne.n	8005906 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 8097 	beq.w	8005a6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005942:	4b81      	ldr	r3, [pc, #516]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10f      	bne.n	800596e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800594e:	2300      	movs	r3, #0
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	4b7d      	ldr	r3, [pc, #500]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005956:	4a7c      	ldr	r2, [pc, #496]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800595c:	6413      	str	r3, [r2, #64]	; 0x40
 800595e:	4b7a      	ldr	r3, [pc, #488]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005966:	60bb      	str	r3, [r7, #8]
 8005968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596a:	2301      	movs	r3, #1
 800596c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800596e:	4b77      	ldr	r3, [pc, #476]	; (8005b4c <HAL_RCC_OscConfig+0x474>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005976:	2b00      	cmp	r3, #0
 8005978:	d118      	bne.n	80059ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800597a:	4b74      	ldr	r3, [pc, #464]	; (8005b4c <HAL_RCC_OscConfig+0x474>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a73      	ldr	r2, [pc, #460]	; (8005b4c <HAL_RCC_OscConfig+0x474>)
 8005980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005986:	f7fe fb7d 	bl	8004084 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800598e:	f7fe fb79 	bl	8004084 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e10c      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a0:	4b6a      	ldr	r3, [pc, #424]	; (8005b4c <HAL_RCC_OscConfig+0x474>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0f0      	beq.n	800598e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d106      	bne.n	80059c2 <HAL_RCC_OscConfig+0x2ea>
 80059b4:	4b64      	ldr	r3, [pc, #400]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b8:	4a63      	ldr	r2, [pc, #396]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6713      	str	r3, [r2, #112]	; 0x70
 80059c0:	e01c      	b.n	80059fc <HAL_RCC_OscConfig+0x324>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	2b05      	cmp	r3, #5
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x30c>
 80059ca:	4b5f      	ldr	r3, [pc, #380]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ce:	4a5e      	ldr	r2, [pc, #376]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059d0:	f043 0304 	orr.w	r3, r3, #4
 80059d4:	6713      	str	r3, [r2, #112]	; 0x70
 80059d6:	4b5c      	ldr	r3, [pc, #368]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059da:	4a5b      	ldr	r2, [pc, #364]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059dc:	f043 0301 	orr.w	r3, r3, #1
 80059e0:	6713      	str	r3, [r2, #112]	; 0x70
 80059e2:	e00b      	b.n	80059fc <HAL_RCC_OscConfig+0x324>
 80059e4:	4b58      	ldr	r3, [pc, #352]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e8:	4a57      	ldr	r2, [pc, #348]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059ea:	f023 0301 	bic.w	r3, r3, #1
 80059ee:	6713      	str	r3, [r2, #112]	; 0x70
 80059f0:	4b55      	ldr	r3, [pc, #340]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f4:	4a54      	ldr	r2, [pc, #336]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 80059f6:	f023 0304 	bic.w	r3, r3, #4
 80059fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d015      	beq.n	8005a30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a04:	f7fe fb3e 	bl	8004084 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a0a:	e00a      	b.n	8005a22 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a0c:	f7fe fb3a 	bl	8004084 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e0cb      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a22:	4b49      	ldr	r3, [pc, #292]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d0ee      	beq.n	8005a0c <HAL_RCC_OscConfig+0x334>
 8005a2e:	e014      	b.n	8005a5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a30:	f7fe fb28 	bl	8004084 <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a36:	e00a      	b.n	8005a4e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a38:	f7fe fb24 	bl	8004084 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d901      	bls.n	8005a4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e0b5      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a4e:	4b3e      	ldr	r3, [pc, #248]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1ee      	bne.n	8005a38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a5a:	7dfb      	ldrb	r3, [r7, #23]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d105      	bne.n	8005a6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a60:	4b39      	ldr	r3, [pc, #228]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a64:	4a38      	ldr	r2, [pc, #224]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005a66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a6a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 80a1 	beq.w	8005bb8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a76:	4b34      	ldr	r3, [pc, #208]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f003 030c 	and.w	r3, r3, #12
 8005a7e:	2b08      	cmp	r3, #8
 8005a80:	d05c      	beq.n	8005b3c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d141      	bne.n	8005b0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a8a:	4b31      	ldr	r3, [pc, #196]	; (8005b50 <HAL_RCC_OscConfig+0x478>)
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a90:	f7fe faf8 	bl	8004084 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a98:	f7fe faf4 	bl	8004084 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e087      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aaa:	4b27      	ldr	r3, [pc, #156]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1f0      	bne.n	8005a98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	69da      	ldr	r2, [r3, #28]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	019b      	lsls	r3, r3, #6
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005acc:	085b      	lsrs	r3, r3, #1
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	041b      	lsls	r3, r3, #16
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad8:	061b      	lsls	r3, r3, #24
 8005ada:	491b      	ldr	r1, [pc, #108]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ae0:	4b1b      	ldr	r3, [pc, #108]	; (8005b50 <HAL_RCC_OscConfig+0x478>)
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae6:	f7fe facd 	bl	8004084 <HAL_GetTick>
 8005aea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aec:	e008      	b.n	8005b00 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aee:	f7fe fac9 	bl	8004084 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d901      	bls.n	8005b00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e05c      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b00:	4b11      	ldr	r3, [pc, #68]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0f0      	beq.n	8005aee <HAL_RCC_OscConfig+0x416>
 8005b0c:	e054      	b.n	8005bb8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b0e:	4b10      	ldr	r3, [pc, #64]	; (8005b50 <HAL_RCC_OscConfig+0x478>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b14:	f7fe fab6 	bl	8004084 <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b1c:	f7fe fab2 	bl	8004084 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e045      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b2e:	4b06      	ldr	r3, [pc, #24]	; (8005b48 <HAL_RCC_OscConfig+0x470>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1f0      	bne.n	8005b1c <HAL_RCC_OscConfig+0x444>
 8005b3a:	e03d      	b.n	8005bb8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d107      	bne.n	8005b54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e038      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	40007000 	.word	0x40007000
 8005b50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b54:	4b1b      	ldr	r3, [pc, #108]	; (8005bc4 <HAL_RCC_OscConfig+0x4ec>)
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d028      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d121      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d11a      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b84:	4013      	ands	r3, r2
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d111      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9a:	085b      	lsrs	r3, r3, #1
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d107      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d001      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e000      	b.n	8005bba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3718      	adds	r7, #24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	40023800 	.word	0x40023800

08005bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d101      	bne.n	8005bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e0cc      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bdc:	4b68      	ldr	r3, [pc, #416]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d90c      	bls.n	8005c04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bea:	4b65      	ldr	r3, [pc, #404]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	b2d2      	uxtb	r2, r2
 8005bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bf2:	4b63      	ldr	r3, [pc, #396]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d001      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e0b8      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0302 	and.w	r3, r3, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d020      	beq.n	8005c52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0304 	and.w	r3, r3, #4
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c1c:	4b59      	ldr	r3, [pc, #356]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	4a58      	ldr	r2, [pc, #352]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0308 	and.w	r3, r3, #8
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c34:	4b53      	ldr	r3, [pc, #332]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	4a52      	ldr	r2, [pc, #328]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c40:	4b50      	ldr	r3, [pc, #320]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	494d      	ldr	r1, [pc, #308]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d044      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d107      	bne.n	8005c76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c66:	4b47      	ldr	r3, [pc, #284]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d119      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e07f      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d003      	beq.n	8005c86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c82:	2b03      	cmp	r3, #3
 8005c84:	d107      	bne.n	8005c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c86:	4b3f      	ldr	r3, [pc, #252]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e06f      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c96:	4b3b      	ldr	r3, [pc, #236]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e067      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ca6:	4b37      	ldr	r3, [pc, #220]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f023 0203 	bic.w	r2, r3, #3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	4934      	ldr	r1, [pc, #208]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cb8:	f7fe f9e4 	bl	8004084 <HAL_GetTick>
 8005cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cc0:	f7fe f9e0 	bl	8004084 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e04f      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cd6:	4b2b      	ldr	r3, [pc, #172]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f003 020c 	and.w	r2, r3, #12
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d1eb      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ce8:	4b25      	ldr	r3, [pc, #148]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d20c      	bcs.n	8005d10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cf6:	4b22      	ldr	r3, [pc, #136]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005cf8:	683a      	ldr	r2, [r7, #0]
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cfe:	4b20      	ldr	r3, [pc, #128]	; (8005d80 <HAL_RCC_ClockConfig+0x1b8>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d001      	beq.n	8005d10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e032      	b.n	8005d76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d008      	beq.n	8005d2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d1c:	4b19      	ldr	r3, [pc, #100]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	4916      	ldr	r1, [pc, #88]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0308 	and.w	r3, r3, #8
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d009      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d3a:	4b12      	ldr	r3, [pc, #72]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	490e      	ldr	r1, [pc, #56]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d4e:	f000 f821 	bl	8005d94 <HAL_RCC_GetSysClockFreq>
 8005d52:	4602      	mov	r2, r0
 8005d54:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <HAL_RCC_ClockConfig+0x1bc>)
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	091b      	lsrs	r3, r3, #4
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	490a      	ldr	r1, [pc, #40]	; (8005d88 <HAL_RCC_ClockConfig+0x1c0>)
 8005d60:	5ccb      	ldrb	r3, [r1, r3]
 8005d62:	fa22 f303 	lsr.w	r3, r2, r3
 8005d66:	4a09      	ldr	r2, [pc, #36]	; (8005d8c <HAL_RCC_ClockConfig+0x1c4>)
 8005d68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d6a:	4b09      	ldr	r3, [pc, #36]	; (8005d90 <HAL_RCC_ClockConfig+0x1c8>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe f944 	bl	8003ffc <HAL_InitTick>

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	40023c00 	.word	0x40023c00
 8005d84:	40023800 	.word	0x40023800
 8005d88:	0800c84c 	.word	0x0800c84c
 8005d8c:	20000674 	.word	0x20000674
 8005d90:	20000694 	.word	0x20000694

08005d94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d98:	b090      	sub	sp, #64	; 0x40
 8005d9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	637b      	str	r3, [r7, #52]	; 0x34
 8005da0:	2300      	movs	r3, #0
 8005da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005da4:	2300      	movs	r3, #0
 8005da6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005da8:	2300      	movs	r3, #0
 8005daa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dac:	4b59      	ldr	r3, [pc, #356]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f003 030c 	and.w	r3, r3, #12
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d00d      	beq.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x40>
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	f200 80a1 	bhi.w	8005f00 <HAL_RCC_GetSysClockFreq+0x16c>
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d002      	beq.n	8005dc8 <HAL_RCC_GetSysClockFreq+0x34>
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d003      	beq.n	8005dce <HAL_RCC_GetSysClockFreq+0x3a>
 8005dc6:	e09b      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005dc8:	4b53      	ldr	r3, [pc, #332]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x184>)
 8005dca:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005dcc:	e09b      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dce:	4b53      	ldr	r3, [pc, #332]	; (8005f1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005dd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005dd2:	e098      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dd4:	4b4f      	ldr	r3, [pc, #316]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ddc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dde:	4b4d      	ldr	r3, [pc, #308]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d028      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dea:	4b4a      	ldr	r3, [pc, #296]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	099b      	lsrs	r3, r3, #6
 8005df0:	2200      	movs	r2, #0
 8005df2:	623b      	str	r3, [r7, #32]
 8005df4:	627a      	str	r2, [r7, #36]	; 0x24
 8005df6:	6a3b      	ldr	r3, [r7, #32]
 8005df8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	4b47      	ldr	r3, [pc, #284]	; (8005f1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e00:	fb03 f201 	mul.w	r2, r3, r1
 8005e04:	2300      	movs	r3, #0
 8005e06:	fb00 f303 	mul.w	r3, r0, r3
 8005e0a:	4413      	add	r3, r2
 8005e0c:	4a43      	ldr	r2, [pc, #268]	; (8005f1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e0e:	fba0 1202 	umull	r1, r2, r0, r2
 8005e12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e14:	460a      	mov	r2, r1
 8005e16:	62ba      	str	r2, [r7, #40]	; 0x28
 8005e18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e1a:	4413      	add	r3, r2
 8005e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e20:	2200      	movs	r2, #0
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	61fa      	str	r2, [r7, #28]
 8005e26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005e2e:	f7fa fee3 	bl	8000bf8 <__aeabi_uldivmod>
 8005e32:	4602      	mov	r2, r0
 8005e34:	460b      	mov	r3, r1
 8005e36:	4613      	mov	r3, r2
 8005e38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e3a:	e053      	b.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e3c:	4b35      	ldr	r3, [pc, #212]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	099b      	lsrs	r3, r3, #6
 8005e42:	2200      	movs	r2, #0
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	617a      	str	r2, [r7, #20]
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e4e:	f04f 0b00 	mov.w	fp, #0
 8005e52:	4652      	mov	r2, sl
 8005e54:	465b      	mov	r3, fp
 8005e56:	f04f 0000 	mov.w	r0, #0
 8005e5a:	f04f 0100 	mov.w	r1, #0
 8005e5e:	0159      	lsls	r1, r3, #5
 8005e60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e64:	0150      	lsls	r0, r2, #5
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	ebb2 080a 	subs.w	r8, r2, sl
 8005e6e:	eb63 090b 	sbc.w	r9, r3, fp
 8005e72:	f04f 0200 	mov.w	r2, #0
 8005e76:	f04f 0300 	mov.w	r3, #0
 8005e7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e86:	ebb2 0408 	subs.w	r4, r2, r8
 8005e8a:	eb63 0509 	sbc.w	r5, r3, r9
 8005e8e:	f04f 0200 	mov.w	r2, #0
 8005e92:	f04f 0300 	mov.w	r3, #0
 8005e96:	00eb      	lsls	r3, r5, #3
 8005e98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e9c:	00e2      	lsls	r2, r4, #3
 8005e9e:	4614      	mov	r4, r2
 8005ea0:	461d      	mov	r5, r3
 8005ea2:	eb14 030a 	adds.w	r3, r4, sl
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	eb45 030b 	adc.w	r3, r5, fp
 8005eac:	607b      	str	r3, [r7, #4]
 8005eae:	f04f 0200 	mov.w	r2, #0
 8005eb2:	f04f 0300 	mov.w	r3, #0
 8005eb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005eba:	4629      	mov	r1, r5
 8005ebc:	028b      	lsls	r3, r1, #10
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	028a      	lsls	r2, r1, #10
 8005ec8:	4610      	mov	r0, r2
 8005eca:	4619      	mov	r1, r3
 8005ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ece:	2200      	movs	r2, #0
 8005ed0:	60bb      	str	r3, [r7, #8]
 8005ed2:	60fa      	str	r2, [r7, #12]
 8005ed4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ed8:	f7fa fe8e 	bl	8000bf8 <__aeabi_uldivmod>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ee4:	4b0b      	ldr	r3, [pc, #44]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	3301      	adds	r3, #1
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005ef4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005efe:	e002      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f00:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f02:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3740      	adds	r7, #64	; 0x40
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f12:	bf00      	nop
 8005f14:	40023800 	.word	0x40023800
 8005f18:	00f42400 	.word	0x00f42400
 8005f1c:	017d7840 	.word	0x017d7840

08005f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f24:	4b03      	ldr	r3, [pc, #12]	; (8005f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f26:	681b      	ldr	r3, [r3, #0]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	20000674 	.word	0x20000674

08005f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f3c:	f7ff fff0 	bl	8005f20 <HAL_RCC_GetHCLKFreq>
 8005f40:	4602      	mov	r2, r0
 8005f42:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	0a9b      	lsrs	r3, r3, #10
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	4903      	ldr	r1, [pc, #12]	; (8005f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f4e:	5ccb      	ldrb	r3, [r1, r3]
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	0800c85c 	.word	0x0800c85c

08005f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f64:	f7ff ffdc 	bl	8005f20 <HAL_RCC_GetHCLKFreq>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	4b05      	ldr	r3, [pc, #20]	; (8005f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	0b5b      	lsrs	r3, r3, #13
 8005f70:	f003 0307 	and.w	r3, r3, #7
 8005f74:	4903      	ldr	r1, [pc, #12]	; (8005f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f76:	5ccb      	ldrb	r3, [r1, r3]
 8005f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40023800 	.word	0x40023800
 8005f84:	0800c85c 	.word	0x0800c85c

08005f88 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d105      	bne.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d038      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005fb0:	4b68      	ldr	r3, [pc, #416]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fb6:	f7fe f865 	bl	8004084 <HAL_GetTick>
 8005fba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fbc:	e008      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005fbe:	f7fe f861 	bl	8004084 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e0bd      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fd0:	4b61      	ldr	r3, [pc, #388]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1f0      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	019b      	lsls	r3, r3, #6
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	071b      	lsls	r3, r3, #28
 8005fee:	495a      	ldr	r1, [pc, #360]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ff6:	4b57      	ldr	r3, [pc, #348]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ffc:	f7fe f842 	bl	8004084 <HAL_GetTick>
 8006000:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006004:	f7fe f83e 	bl	8004084 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e09a      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006016:	4b50      	ldr	r3, [pc, #320]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0f0      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 8083 	beq.w	8006136 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006030:	2300      	movs	r3, #0
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	4b48      	ldr	r3, [pc, #288]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	4a47      	ldr	r2, [pc, #284]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800603a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603e:	6413      	str	r3, [r2, #64]	; 0x40
 8006040:	4b45      	ldr	r3, [pc, #276]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800604c:	4b43      	ldr	r3, [pc, #268]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a42      	ldr	r2, [pc, #264]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006056:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006058:	f7fe f814 	bl	8004084 <HAL_GetTick>
 800605c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006060:	f7fe f810 	bl	8004084 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e06c      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006072:	4b3a      	ldr	r3, [pc, #232]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0f0      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800607e:	4b36      	ldr	r3, [pc, #216]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006086:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d02f      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x166>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	429a      	cmp	r2, r3
 800609a:	d028      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800609c:	4b2e      	ldr	r3, [pc, #184]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800609e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060a6:	4b2e      	ldr	r3, [pc, #184]	; (8006160 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060a8:	2201      	movs	r2, #1
 80060aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060ac:	4b2c      	ldr	r3, [pc, #176]	; (8006160 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060ae:	2200      	movs	r2, #0
 80060b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80060b2:	4a29      	ldr	r2, [pc, #164]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060b8:	4b27      	ldr	r3, [pc, #156]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060bc:	f003 0301 	and.w	r3, r3, #1
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d114      	bne.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060c4:	f7fd ffde 	bl	8004084 <HAL_GetTick>
 80060c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ca:	e00a      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060cc:	f7fd ffda 	bl	8004084 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060da:	4293      	cmp	r3, r2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e034      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e2:	4b1d      	ldr	r3, [pc, #116]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0ee      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060fa:	d10d      	bne.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80060fc:	4b16      	ldr	r3, [pc, #88]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800610c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006110:	4911      	ldr	r1, [pc, #68]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006112:	4313      	orrs	r3, r2
 8006114:	608b      	str	r3, [r1, #8]
 8006116:	e005      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006118:	4b0f      	ldr	r3, [pc, #60]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	4a0e      	ldr	r2, [pc, #56]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800611e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006122:	6093      	str	r3, [r2, #8]
 8006124:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006126:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006130:	4909      	ldr	r1, [pc, #36]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006132:	4313      	orrs	r3, r2
 8006134:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0308 	and.w	r3, r3, #8
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	7d1a      	ldrb	r2, [r3, #20]
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006148:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3718      	adds	r7, #24
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	42470068 	.word	0x42470068
 8006158:	40023800 	.word	0x40023800
 800615c:	40007000 	.word	0x40007000
 8006160:	42470e40 	.word	0x42470e40
 8006164:	424711e0 	.word	0x424711e0

08006168 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e066      	b.n	800624c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	7f5b      	ldrb	r3, [r3, #29]
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d105      	bne.n	8006194 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7fc fcf6 	bl	8002b80 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	22ca      	movs	r2, #202	; 0xca
 80061a0:	625a      	str	r2, [r3, #36]	; 0x24
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2253      	movs	r2, #83	; 0x53
 80061a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fa45 	bl	800663a <RTC_EnterInitMode>
 80061b0:	4603      	mov	r3, r0
 80061b2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d12c      	bne.n	8006214 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6812      	ldr	r2, [r2, #0]
 80061c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80061c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061cc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6899      	ldr	r1, [r3, #8]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	431a      	orrs	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	68d2      	ldr	r2, [r2, #12]
 80061f4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6919      	ldr	r1, [r3, #16]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	041a      	lsls	r2, r3, #16
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa4c 	bl	80066a8 <RTC_ExitInitMode>
 8006210:	4603      	mov	r3, r0
 8006212:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006214:	7bfb      	ldrb	r3, [r7, #15]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d113      	bne.n	8006242 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006228:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	699a      	ldr	r2, [r3, #24]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	22ff      	movs	r2, #255	; 0xff
 8006248:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800624a:	7bfb      	ldrb	r3, [r7, #15]
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006254:	b590      	push	{r4, r7, lr}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	7f1b      	ldrb	r3, [r3, #28]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <HAL_RTC_SetTime+0x1c>
 800626c:	2302      	movs	r3, #2
 800626e:	e087      	b.n	8006380 <HAL_RTC_SetTime+0x12c>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2201      	movs	r2, #1
 8006274:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2202      	movs	r2, #2
 800627a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d126      	bne.n	80062d0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628c:	2b00      	cmp	r3, #0
 800628e:	d102      	bne.n	8006296 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2200      	movs	r2, #0
 8006294:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fa29 	bl	80066f2 <RTC_ByteToBcd2>
 80062a0:	4603      	mov	r3, r0
 80062a2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	785b      	ldrb	r3, [r3, #1]
 80062a8:	4618      	mov	r0, r3
 80062aa:	f000 fa22 	bl	80066f2 <RTC_ByteToBcd2>
 80062ae:	4603      	mov	r3, r0
 80062b0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062b2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	789b      	ldrb	r3, [r3, #2]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f000 fa1a 	bl	80066f2 <RTC_ByteToBcd2>
 80062be:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062c0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	78db      	ldrb	r3, [r3, #3]
 80062c8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062ca:	4313      	orrs	r3, r2
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	e018      	b.n	8006302 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d102      	bne.n	80062e4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2200      	movs	r2, #0
 80062e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	785b      	ldrb	r3, [r3, #1]
 80062ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062f0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80062f6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	78db      	ldrb	r3, [r3, #3]
 80062fc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	22ca      	movs	r2, #202	; 0xca
 8006308:	625a      	str	r2, [r3, #36]	; 0x24
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2253      	movs	r2, #83	; 0x53
 8006310:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 f991 	bl	800663a <RTC_EnterInitMode>
 8006318:	4603      	mov	r3, r0
 800631a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800631c:	7cfb      	ldrb	r3, [r7, #19]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d120      	bne.n	8006364 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800632c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006330:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	689a      	ldr	r2, [r3, #8]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006340:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6899      	ldr	r1, [r3, #8]
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	431a      	orrs	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 f9a4 	bl	80066a8 <RTC_ExitInitMode>
 8006360:	4603      	mov	r3, r0
 8006362:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006364:	7cfb      	ldrb	r3, [r7, #19]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d102      	bne.n	8006370 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2201      	movs	r2, #1
 800636e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	22ff      	movs	r2, #255	; 0xff
 8006376:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	771a      	strb	r2, [r3, #28]

  return status;
 800637e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006380:	4618      	mov	r0, r3
 8006382:	371c      	adds	r7, #28
 8006384:	46bd      	mov	sp, r7
 8006386:	bd90      	pop	{r4, r7, pc}

08006388 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b086      	sub	sp, #24
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80063ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80063be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	0c1b      	lsrs	r3, r3, #16
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	0a1b      	lsrs	r3, r3, #8
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063da:	b2da      	uxtb	r2, r3
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063e8:	b2da      	uxtb	r2, r3
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	0d9b      	lsrs	r3, r3, #22
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d11a      	bne.n	800643a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	4618      	mov	r0, r3
 800640a:	f000 f98f 	bl	800672c <RTC_Bcd2ToByte>
 800640e:	4603      	mov	r3, r0
 8006410:	461a      	mov	r2, r3
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	785b      	ldrb	r3, [r3, #1]
 800641a:	4618      	mov	r0, r3
 800641c:	f000 f986 	bl	800672c <RTC_Bcd2ToByte>
 8006420:	4603      	mov	r3, r0
 8006422:	461a      	mov	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	789b      	ldrb	r3, [r3, #2]
 800642c:	4618      	mov	r0, r3
 800642e:	f000 f97d 	bl	800672c <RTC_Bcd2ToByte>
 8006432:	4603      	mov	r3, r0
 8006434:	461a      	mov	r2, r3
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006444:	b590      	push	{r4, r7, lr}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	7f1b      	ldrb	r3, [r3, #28]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d101      	bne.n	8006460 <HAL_RTC_SetDate+0x1c>
 800645c:	2302      	movs	r3, #2
 800645e:	e071      	b.n	8006544 <HAL_RTC_SetDate+0x100>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2201      	movs	r2, #1
 8006464:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2202      	movs	r2, #2
 800646a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10e      	bne.n	8006490 <HAL_RTC_SetDate+0x4c>
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	785b      	ldrb	r3, [r3, #1]
 8006476:	f003 0310 	and.w	r3, r3, #16
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	785b      	ldrb	r3, [r3, #1]
 8006482:	f023 0310 	bic.w	r3, r3, #16
 8006486:	b2db      	uxtb	r3, r3
 8006488:	330a      	adds	r3, #10
 800648a:	b2da      	uxtb	r2, r3
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d11c      	bne.n	80064d0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	78db      	ldrb	r3, [r3, #3]
 800649a:	4618      	mov	r0, r3
 800649c:	f000 f929 	bl	80066f2 <RTC_ByteToBcd2>
 80064a0:	4603      	mov	r3, r0
 80064a2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	785b      	ldrb	r3, [r3, #1]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 f922 	bl	80066f2 <RTC_ByteToBcd2>
 80064ae:	4603      	mov	r3, r0
 80064b0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80064b2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	789b      	ldrb	r3, [r3, #2]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f000 f91a 	bl	80066f2 <RTC_ByteToBcd2>
 80064be:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80064c0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80064ca:	4313      	orrs	r3, r2
 80064cc:	617b      	str	r3, [r7, #20]
 80064ce:	e00e      	b.n	80064ee <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	78db      	ldrb	r3, [r3, #3]
 80064d4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	785b      	ldrb	r3, [r3, #1]
 80064da:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80064dc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80064e2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	22ca      	movs	r2, #202	; 0xca
 80064f4:	625a      	str	r2, [r3, #36]	; 0x24
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2253      	movs	r2, #83	; 0x53
 80064fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 f89b 	bl	800663a <RTC_EnterInitMode>
 8006504:	4603      	mov	r3, r0
 8006506:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006508:	7cfb      	ldrb	r3, [r7, #19]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10c      	bne.n	8006528 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006518:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800651c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 f8c2 	bl	80066a8 <RTC_ExitInitMode>
 8006524:	4603      	mov	r3, r0
 8006526:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006528:	7cfb      	ldrb	r3, [r7, #19]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d102      	bne.n	8006534 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2201      	movs	r2, #1
 8006532:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	22ff      	movs	r2, #255	; 0xff
 800653a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	771a      	strb	r2, [r3, #28]

  return status;
 8006542:	7cfb      	ldrb	r3, [r7, #19]
}
 8006544:	4618      	mov	r0, r3
 8006546:	371c      	adds	r7, #28
 8006548:	46bd      	mov	sp, r7
 800654a:	bd90      	pop	{r4, r7, pc}

0800654c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b086      	sub	sp, #24
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006566:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800656a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	0c1b      	lsrs	r3, r3, #16
 8006570:	b2da      	uxtb	r2, r3
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	0a1b      	lsrs	r3, r3, #8
 800657a:	b2db      	uxtb	r3, r3
 800657c:	f003 031f 	and.w	r3, r3, #31
 8006580:	b2da      	uxtb	r2, r3
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	b2db      	uxtb	r3, r3
 800658a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800658e:	b2da      	uxtb	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	0b5b      	lsrs	r3, r3, #13
 8006598:	b2db      	uxtb	r3, r3
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d11a      	bne.n	80065e0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	78db      	ldrb	r3, [r3, #3]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 f8bc 	bl	800672c <RTC_Bcd2ToByte>
 80065b4:	4603      	mov	r3, r0
 80065b6:	461a      	mov	r2, r3
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	785b      	ldrb	r3, [r3, #1]
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 f8b3 	bl	800672c <RTC_Bcd2ToByte>
 80065c6:	4603      	mov	r3, r0
 80065c8:	461a      	mov	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	789b      	ldrb	r3, [r3, #2]
 80065d2:	4618      	mov	r0, r3
 80065d4:	f000 f8aa 	bl	800672c <RTC_Bcd2ToByte>
 80065d8:	4603      	mov	r3, r0
 80065da:	461a      	mov	r2, r3
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b084      	sub	sp, #16
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68da      	ldr	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006604:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006606:	f7fd fd3d 	bl	8004084 <HAL_GetTick>
 800660a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800660c:	e009      	b.n	8006622 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800660e:	f7fd fd39 	bl	8004084 <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800661c:	d901      	bls.n	8006622 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e007      	b.n	8006632 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0320 	and.w	r3, r3, #32
 800662c:	2b00      	cmp	r3, #0
 800662e:	d0ee      	beq.n	800660e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800663a:	b580      	push	{r7, lr}
 800663c:	b084      	sub	sp, #16
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006646:	2300      	movs	r3, #0
 8006648:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006654:	2b00      	cmp	r3, #0
 8006656:	d122      	bne.n	800669e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68da      	ldr	r2, [r3, #12]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006666:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006668:	f7fd fd0c 	bl	8004084 <HAL_GetTick>
 800666c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800666e:	e00c      	b.n	800668a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006670:	f7fd fd08 	bl	8004084 <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800667e:	d904      	bls.n	800668a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2204      	movs	r2, #4
 8006684:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006694:	2b00      	cmp	r3, #0
 8006696:	d102      	bne.n	800669e <RTC_EnterInitMode+0x64>
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b01      	cmp	r3, #1
 800669c:	d1e8      	bne.n	8006670 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800669e:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066b0:	2300      	movs	r3, #0
 80066b2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68da      	ldr	r2, [r3, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066c2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10a      	bne.n	80066e8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff ff89 	bl	80065ea <HAL_RTC_WaitForSynchro>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d004      	beq.n	80066e8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2204      	movs	r2, #4
 80066e2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80066f2:	b480      	push	{r7}
 80066f4:	b085      	sub	sp, #20
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	4603      	mov	r3, r0
 80066fa:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80066fc:	2300      	movs	r3, #0
 80066fe:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006700:	e005      	b.n	800670e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006702:	7bfb      	ldrb	r3, [r7, #15]
 8006704:	3301      	adds	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006708:	79fb      	ldrb	r3, [r7, #7]
 800670a:	3b0a      	subs	r3, #10
 800670c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800670e:	79fb      	ldrb	r3, [r7, #7]
 8006710:	2b09      	cmp	r3, #9
 8006712:	d8f6      	bhi.n	8006702 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006714:	7bfb      	ldrb	r3, [r7, #15]
 8006716:	011b      	lsls	r3, r3, #4
 8006718:	b2da      	uxtb	r2, r3
 800671a:	79fb      	ldrb	r3, [r7, #7]
 800671c:	4313      	orrs	r3, r2
 800671e:	b2db      	uxtb	r3, r3
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	4603      	mov	r3, r0
 8006734:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006736:	2300      	movs	r3, #0
 8006738:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800673a:	79fb      	ldrb	r3, [r7, #7]
 800673c:	091b      	lsrs	r3, r3, #4
 800673e:	b2db      	uxtb	r3, r3
 8006740:	461a      	mov	r2, r3
 8006742:	0092      	lsls	r2, r2, #2
 8006744:	4413      	add	r3, r2
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800674a:	79fb      	ldrb	r3, [r7, #7]
 800674c:	f003 030f 	and.w	r3, r3, #15
 8006750:	b2da      	uxtb	r2, r3
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	4413      	add	r3, r2
 8006756:	b2db      	uxtb	r3, r3
}
 8006758:	4618      	mov	r0, r3
 800675a:	3714      	adds	r7, #20
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e07b      	b.n	800686e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677a:	2b00      	cmp	r3, #0
 800677c:	d108      	bne.n	8006790 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006786:	d009      	beq.n	800679c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	61da      	str	r2, [r3, #28]
 800678e:	e005      	b.n	800679c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d106      	bne.n	80067bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7fc fa0e 	bl	8002bd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	431a      	orrs	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800680c:	431a      	orrs	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006816:	431a      	orrs	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006820:	ea42 0103 	orr.w	r1, r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006828:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	0c1b      	lsrs	r3, r3, #16
 800683a:	f003 0104 	and.w	r1, r3, #4
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006842:	f003 0210 	and.w	r2, r3, #16
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69da      	ldr	r2, [r3, #28]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800685c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3708      	adds	r7, #8
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b088      	sub	sp, #32
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	603b      	str	r3, [r7, #0]
 8006882:	4613      	mov	r3, r2
 8006884:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006890:	2b01      	cmp	r3, #1
 8006892:	d101      	bne.n	8006898 <HAL_SPI_Transmit+0x22>
 8006894:	2302      	movs	r3, #2
 8006896:	e126      	b.n	8006ae6 <HAL_SPI_Transmit+0x270>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068a0:	f7fd fbf0 	bl	8004084 <HAL_GetTick>
 80068a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80068a6:	88fb      	ldrh	r3, [r7, #6]
 80068a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d002      	beq.n	80068bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80068b6:	2302      	movs	r3, #2
 80068b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068ba:	e10b      	b.n	8006ad4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d002      	beq.n	80068c8 <HAL_SPI_Transmit+0x52>
 80068c2:	88fb      	ldrh	r3, [r7, #6]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d102      	bne.n	80068ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068cc:	e102      	b.n	8006ad4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2203      	movs	r2, #3
 80068d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	88fa      	ldrh	r2, [r7, #6]
 80068e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	88fa      	ldrh	r2, [r7, #6]
 80068ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2200      	movs	r2, #0
 8006904:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006914:	d10f      	bne.n	8006936 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006924:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006934:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006940:	2b40      	cmp	r3, #64	; 0x40
 8006942:	d007      	beq.n	8006954 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006952:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800695c:	d14b      	bne.n	80069f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d002      	beq.n	800696c <HAL_SPI_Transmit+0xf6>
 8006966:	8afb      	ldrh	r3, [r7, #22]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d13e      	bne.n	80069ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006970:	881a      	ldrh	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697c:	1c9a      	adds	r2, r3, #2
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006986:	b29b      	uxth	r3, r3
 8006988:	3b01      	subs	r3, #1
 800698a:	b29a      	uxth	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006990:	e02b      	b.n	80069ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b02      	cmp	r3, #2
 800699e:	d112      	bne.n	80069c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a4:	881a      	ldrh	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b0:	1c9a      	adds	r2, r3, #2
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	3b01      	subs	r3, #1
 80069be:	b29a      	uxth	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80069c4:	e011      	b.n	80069ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069c6:	f7fd fb5d 	bl	8004084 <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	683a      	ldr	r2, [r7, #0]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d803      	bhi.n	80069de <HAL_SPI_Transmit+0x168>
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069dc:	d102      	bne.n	80069e4 <HAL_SPI_Transmit+0x16e>
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d102      	bne.n	80069ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80069e8:	e074      	b.n	8006ad4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1ce      	bne.n	8006992 <HAL_SPI_Transmit+0x11c>
 80069f4:	e04c      	b.n	8006a90 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <HAL_SPI_Transmit+0x18e>
 80069fe:	8afb      	ldrh	r3, [r7, #22]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d140      	bne.n	8006a86 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	7812      	ldrb	r2, [r2, #0]
 8006a10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a2a:	e02c      	b.n	8006a86 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0302 	and.w	r3, r3, #2
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d113      	bne.n	8006a62 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	330c      	adds	r3, #12
 8006a44:	7812      	ldrb	r2, [r2, #0]
 8006a46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006a60:	e011      	b.n	8006a86 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a62:	f7fd fb0f 	bl	8004084 <HAL_GetTick>
 8006a66:	4602      	mov	r2, r0
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	683a      	ldr	r2, [r7, #0]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d803      	bhi.n	8006a7a <HAL_SPI_Transmit+0x204>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a78:	d102      	bne.n	8006a80 <HAL_SPI_Transmit+0x20a>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d102      	bne.n	8006a86 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006a84:	e026      	b.n	8006ad4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1cd      	bne.n	8006a2c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a90:	69ba      	ldr	r2, [r7, #24]
 8006a92:	6839      	ldr	r1, [r7, #0]
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f000 fa55 	bl	8006f44 <SPI_EndRxTxTransaction>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d002      	beq.n	8006aa6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10a      	bne.n	8006ac4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aae:	2300      	movs	r3, #0
 8006ab0:	613b      	str	r3, [r7, #16]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	613b      	str	r3, [r7, #16]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	613b      	str	r3, [r7, #16]
 8006ac2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d002      	beq.n	8006ad2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	77fb      	strb	r3, [r7, #31]
 8006ad0:	e000      	b.n	8006ad4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006ad2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ae4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3720      	adds	r7, #32
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b08c      	sub	sp, #48	; 0x30
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	60f8      	str	r0, [r7, #12]
 8006af6:	60b9      	str	r1, [r7, #8]
 8006af8:	607a      	str	r2, [r7, #4]
 8006afa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006afc:	2301      	movs	r3, #1
 8006afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006b00:	2300      	movs	r3, #0
 8006b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d101      	bne.n	8006b14 <HAL_SPI_TransmitReceive+0x26>
 8006b10:	2302      	movs	r3, #2
 8006b12:	e18a      	b.n	8006e2a <HAL_SPI_TransmitReceive+0x33c>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b1c:	f7fd fab2 	bl	8004084 <HAL_GetTick>
 8006b20:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006b32:	887b      	ldrh	r3, [r7, #2]
 8006b34:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d00f      	beq.n	8006b5e <HAL_SPI_TransmitReceive+0x70>
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b44:	d107      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d103      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x68>
 8006b4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d003      	beq.n	8006b5e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006b56:	2302      	movs	r3, #2
 8006b58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006b5c:	e15b      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_SPI_TransmitReceive+0x82>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d002      	beq.n	8006b70 <HAL_SPI_TransmitReceive+0x82>
 8006b6a:	887b      	ldrh	r3, [r7, #2]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d103      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006b76:	e14e      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b04      	cmp	r3, #4
 8006b82:	d003      	beq.n	8006b8c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2205      	movs	r2, #5
 8006b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	887a      	ldrh	r2, [r7, #2]
 8006b9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	887a      	ldrh	r2, [r7, #2]
 8006ba2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	887a      	ldrh	r2, [r7, #2]
 8006bae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	887a      	ldrh	r2, [r7, #2]
 8006bb4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bcc:	2b40      	cmp	r3, #64	; 0x40
 8006bce:	d007      	beq.n	8006be0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006be8:	d178      	bne.n	8006cdc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x10a>
 8006bf2:	8b7b      	ldrh	r3, [r7, #26]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d166      	bne.n	8006cc6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bfc:	881a      	ldrh	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c08:	1c9a      	adds	r2, r3, #2
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c1c:	e053      	b.n	8006cc6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d11b      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x176>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d016      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x176>
 8006c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d113      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c40:	881a      	ldrh	r2, [r3, #0]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4c:	1c9a      	adds	r2, r3, #2
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d119      	bne.n	8006ca6 <HAL_SPI_TransmitReceive+0x1b8>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d014      	beq.n	8006ca6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68da      	ldr	r2, [r3, #12]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c86:	b292      	uxth	r2, r2
 8006c88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8e:	1c9a      	adds	r2, r3, #2
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ca6:	f7fd f9ed 	bl	8004084 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d807      	bhi.n	8006cc6 <HAL_SPI_TransmitReceive+0x1d8>
 8006cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cbc:	d003      	beq.n	8006cc6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006cc4:	e0a7      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1a6      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x130>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1a1      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x130>
 8006cda:	e07c      	b.n	8006dd6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d002      	beq.n	8006cea <HAL_SPI_TransmitReceive+0x1fc>
 8006ce4:	8b7b      	ldrh	r3, [r7, #26]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d16b      	bne.n	8006dc2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	330c      	adds	r3, #12
 8006cf4:	7812      	ldrb	r2, [r2, #0]
 8006cf6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cfc:	1c5a      	adds	r2, r3, #1
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d10:	e057      	b.n	8006dc2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d11c      	bne.n	8006d5a <HAL_SPI_TransmitReceive+0x26c>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d017      	beq.n	8006d5a <HAL_SPI_TransmitReceive+0x26c>
 8006d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d114      	bne.n	8006d5a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	7812      	ldrb	r2, [r2, #0]
 8006d3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d42:	1c5a      	adds	r2, r3, #1
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	3b01      	subs	r3, #1
 8006d50:	b29a      	uxth	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f003 0301 	and.w	r3, r3, #1
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d119      	bne.n	8006d9c <HAL_SPI_TransmitReceive+0x2ae>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d014      	beq.n	8006d9c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68da      	ldr	r2, [r3, #12]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7c:	b2d2      	uxtb	r2, r2
 8006d7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d84:	1c5a      	adds	r2, r3, #1
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d9c:	f7fd f972 	bl	8004084 <HAL_GetTick>
 8006da0:	4602      	mov	r2, r0
 8006da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da4:	1ad3      	subs	r3, r2, r3
 8006da6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d803      	bhi.n	8006db4 <HAL_SPI_TransmitReceive+0x2c6>
 8006dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db2:	d102      	bne.n	8006dba <HAL_SPI_TransmitReceive+0x2cc>
 8006db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d103      	bne.n	8006dc2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006dc0:	e029      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1a2      	bne.n	8006d12 <HAL_SPI_TransmitReceive+0x224>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d19d      	bne.n	8006d12 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f000 f8b2 	bl	8006f44 <SPI_EndRxTxTransaction>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d006      	beq.n	8006df4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2220      	movs	r2, #32
 8006df0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006df2:	e010      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d10b      	bne.n	8006e14 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	617b      	str	r3, [r7, #20]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	617b      	str	r3, [r7, #20]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	617b      	str	r3, [r7, #20]
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	e000      	b.n	8006e16 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006e14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3730      	adds	r7, #48	; 0x30
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b088      	sub	sp, #32
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	603b      	str	r3, [r7, #0]
 8006e40:	4613      	mov	r3, r2
 8006e42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e44:	f7fd f91e 	bl	8004084 <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4c:	1a9b      	subs	r3, r3, r2
 8006e4e:	683a      	ldr	r2, [r7, #0]
 8006e50:	4413      	add	r3, r2
 8006e52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e54:	f7fd f916 	bl	8004084 <HAL_GetTick>
 8006e58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e5a:	4b39      	ldr	r3, [pc, #228]	; (8006f40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	015b      	lsls	r3, r3, #5
 8006e60:	0d1b      	lsrs	r3, r3, #20
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	fb02 f303 	mul.w	r3, r2, r3
 8006e68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e6a:	e054      	b.n	8006f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e72:	d050      	beq.n	8006f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e74:	f7fd f906 	bl	8004084 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	69fa      	ldr	r2, [r7, #28]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d902      	bls.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d13d      	bne.n	8006f06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ea2:	d111      	bne.n	8006ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eac:	d004      	beq.n	8006eb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb6:	d107      	bne.n	8006ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed0:	d10f      	bne.n	8006ef2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e017      	b.n	8006f36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	3b01      	subs	r3, #1
 8006f14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	689a      	ldr	r2, [r3, #8]
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	4013      	ands	r3, r2
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	bf0c      	ite	eq
 8006f26:	2301      	moveq	r3, #1
 8006f28:	2300      	movne	r3, #0
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	79fb      	ldrb	r3, [r7, #7]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d19b      	bne.n	8006e6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3720      	adds	r7, #32
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	20000674 	.word	0x20000674

08006f44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b088      	sub	sp, #32
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f50:	4b1b      	ldr	r3, [pc, #108]	; (8006fc0 <SPI_EndRxTxTransaction+0x7c>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a1b      	ldr	r2, [pc, #108]	; (8006fc4 <SPI_EndRxTxTransaction+0x80>)
 8006f56:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5a:	0d5b      	lsrs	r3, r3, #21
 8006f5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006f60:	fb02 f303 	mul.w	r3, r2, r3
 8006f64:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f6e:	d112      	bne.n	8006f96 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2200      	movs	r2, #0
 8006f78:	2180      	movs	r1, #128	; 0x80
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f7ff ff5a 	bl	8006e34 <SPI_WaitFlagStateUntilTimeout>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d016      	beq.n	8006fb4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8a:	f043 0220 	orr.w	r2, r3, #32
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e00f      	b.n	8006fb6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00a      	beq.n	8006fb2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fac:	2b80      	cmp	r3, #128	; 0x80
 8006fae:	d0f2      	beq.n	8006f96 <SPI_EndRxTxTransaction+0x52>
 8006fb0:	e000      	b.n	8006fb4 <SPI_EndRxTxTransaction+0x70>
        break;
 8006fb2:	bf00      	nop
  }

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3718      	adds	r7, #24
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000674 	.word	0x20000674
 8006fc4:	165e9f81 	.word	0x165e9f81

08006fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e041      	b.n	800705e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d106      	bne.n	8006ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7fb fe92 	bl	8002d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	3304      	adds	r3, #4
 8007004:	4619      	mov	r1, r3
 8007006:	4610      	mov	r0, r2
 8007008:	f000 fe52 	bl	8007cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
	...

08007068 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b01      	cmp	r3, #1
 800707a:	d001      	beq.n	8007080 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e03c      	b.n	80070fa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2202      	movs	r2, #2
 8007084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a1e      	ldr	r2, [pc, #120]	; (8007108 <HAL_TIM_Base_Start+0xa0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d018      	beq.n	80070c4 <HAL_TIM_Base_Start+0x5c>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800709a:	d013      	beq.n	80070c4 <HAL_TIM_Base_Start+0x5c>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1a      	ldr	r2, [pc, #104]	; (800710c <HAL_TIM_Base_Start+0xa4>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d00e      	beq.n	80070c4 <HAL_TIM_Base_Start+0x5c>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a19      	ldr	r2, [pc, #100]	; (8007110 <HAL_TIM_Base_Start+0xa8>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d009      	beq.n	80070c4 <HAL_TIM_Base_Start+0x5c>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a17      	ldr	r2, [pc, #92]	; (8007114 <HAL_TIM_Base_Start+0xac>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d004      	beq.n	80070c4 <HAL_TIM_Base_Start+0x5c>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a16      	ldr	r2, [pc, #88]	; (8007118 <HAL_TIM_Base_Start+0xb0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d111      	bne.n	80070e8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2b06      	cmp	r3, #6
 80070d4:	d010      	beq.n	80070f8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0201 	orr.w	r2, r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e6:	e007      	b.n	80070f8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0201 	orr.w	r2, r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	40010000 	.word	0x40010000
 800710c:	40000400 	.word	0x40000400
 8007110:	40000800 	.word	0x40000800
 8007114:	40000c00 	.word	0x40000c00
 8007118:	40014000 	.word	0x40014000

0800711c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800712a:	b2db      	uxtb	r3, r3
 800712c:	2b01      	cmp	r3, #1
 800712e:	d001      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e044      	b.n	80071be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68da      	ldr	r2, [r3, #12]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f042 0201 	orr.w	r2, r2, #1
 800714a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a1e      	ldr	r2, [pc, #120]	; (80071cc <HAL_TIM_Base_Start_IT+0xb0>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d018      	beq.n	8007188 <HAL_TIM_Base_Start_IT+0x6c>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800715e:	d013      	beq.n	8007188 <HAL_TIM_Base_Start_IT+0x6c>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a1a      	ldr	r2, [pc, #104]	; (80071d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d00e      	beq.n	8007188 <HAL_TIM_Base_Start_IT+0x6c>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a19      	ldr	r2, [pc, #100]	; (80071d4 <HAL_TIM_Base_Start_IT+0xb8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d009      	beq.n	8007188 <HAL_TIM_Base_Start_IT+0x6c>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a17      	ldr	r2, [pc, #92]	; (80071d8 <HAL_TIM_Base_Start_IT+0xbc>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d004      	beq.n	8007188 <HAL_TIM_Base_Start_IT+0x6c>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a16      	ldr	r2, [pc, #88]	; (80071dc <HAL_TIM_Base_Start_IT+0xc0>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d111      	bne.n	80071ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f003 0307 	and.w	r3, r3, #7
 8007192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2b06      	cmp	r3, #6
 8007198:	d010      	beq.n	80071bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f042 0201 	orr.w	r2, r2, #1
 80071a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071aa:	e007      	b.n	80071bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3714      	adds	r7, #20
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	40010000 	.word	0x40010000
 80071d0:	40000400 	.word	0x40000400
 80071d4:	40000800 	.word	0x40000800
 80071d8:	40000c00 	.word	0x40000c00
 80071dc:	40014000 	.word	0x40014000

080071e0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68da      	ldr	r2, [r3, #12]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0201 	bic.w	r2, r2, #1
 80071f6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6a1a      	ldr	r2, [r3, #32]
 80071fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8007202:	4013      	ands	r3, r2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10f      	bne.n	8007228 <HAL_TIM_Base_Stop_IT+0x48>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6a1a      	ldr	r2, [r3, #32]
 800720e:	f240 4344 	movw	r3, #1092	; 0x444
 8007212:	4013      	ands	r3, r2
 8007214:	2b00      	cmp	r3, #0
 8007216:	d107      	bne.n	8007228 <HAL_TIM_Base_Stop_IT+0x48>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0201 	bic.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b082      	sub	sp, #8
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e041      	b.n	80072d4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	d106      	bne.n	800726a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f839 	bl	80072dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2202      	movs	r2, #2
 800726e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	3304      	adds	r3, #4
 800727a:	4619      	mov	r1, r3
 800727c:	4610      	mov	r0, r2
 800727e:	f000 fd17 	bl	8007cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3708      	adds	r7, #8
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d109      	bne.n	8007318 <HAL_TIM_OC_Start_IT+0x28>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b01      	cmp	r3, #1
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	e022      	b.n	800735e <HAL_TIM_OC_Start_IT+0x6e>
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	2b04      	cmp	r3, #4
 800731c:	d109      	bne.n	8007332 <HAL_TIM_OC_Start_IT+0x42>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b01      	cmp	r3, #1
 8007328:	bf14      	ite	ne
 800732a:	2301      	movne	r3, #1
 800732c:	2300      	moveq	r3, #0
 800732e:	b2db      	uxtb	r3, r3
 8007330:	e015      	b.n	800735e <HAL_TIM_OC_Start_IT+0x6e>
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b08      	cmp	r3, #8
 8007336:	d109      	bne.n	800734c <HAL_TIM_OC_Start_IT+0x5c>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800733e:	b2db      	uxtb	r3, r3
 8007340:	2b01      	cmp	r3, #1
 8007342:	bf14      	ite	ne
 8007344:	2301      	movne	r3, #1
 8007346:	2300      	moveq	r3, #0
 8007348:	b2db      	uxtb	r3, r3
 800734a:	e008      	b.n	800735e <HAL_TIM_OC_Start_IT+0x6e>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b01      	cmp	r3, #1
 8007356:	bf14      	ite	ne
 8007358:	2301      	movne	r3, #1
 800735a:	2300      	moveq	r3, #0
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e0b3      	b.n	80074ce <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d104      	bne.n	8007376 <HAL_TIM_OC_Start_IT+0x86>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007374:	e013      	b.n	800739e <HAL_TIM_OC_Start_IT+0xae>
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	2b04      	cmp	r3, #4
 800737a:	d104      	bne.n	8007386 <HAL_TIM_OC_Start_IT+0x96>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007384:	e00b      	b.n	800739e <HAL_TIM_OC_Start_IT+0xae>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b08      	cmp	r3, #8
 800738a:	d104      	bne.n	8007396 <HAL_TIM_OC_Start_IT+0xa6>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007394:	e003      	b.n	800739e <HAL_TIM_OC_Start_IT+0xae>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2202      	movs	r2, #2
 800739a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b0c      	cmp	r3, #12
 80073a2:	d841      	bhi.n	8007428 <HAL_TIM_OC_Start_IT+0x138>
 80073a4:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <HAL_TIM_OC_Start_IT+0xbc>)
 80073a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073aa:	bf00      	nop
 80073ac:	080073e1 	.word	0x080073e1
 80073b0:	08007429 	.word	0x08007429
 80073b4:	08007429 	.word	0x08007429
 80073b8:	08007429 	.word	0x08007429
 80073bc:	080073f3 	.word	0x080073f3
 80073c0:	08007429 	.word	0x08007429
 80073c4:	08007429 	.word	0x08007429
 80073c8:	08007429 	.word	0x08007429
 80073cc:	08007405 	.word	0x08007405
 80073d0:	08007429 	.word	0x08007429
 80073d4:	08007429 	.word	0x08007429
 80073d8:	08007429 	.word	0x08007429
 80073dc:	08007417 	.word	0x08007417
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f042 0202 	orr.w	r2, r2, #2
 80073ee:	60da      	str	r2, [r3, #12]
      break;
 80073f0:	e01d      	b.n	800742e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68da      	ldr	r2, [r3, #12]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f042 0204 	orr.w	r2, r2, #4
 8007400:	60da      	str	r2, [r3, #12]
      break;
 8007402:	e014      	b.n	800742e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68da      	ldr	r2, [r3, #12]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f042 0208 	orr.w	r2, r2, #8
 8007412:	60da      	str	r2, [r3, #12]
      break;
 8007414:	e00b      	b.n	800742e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68da      	ldr	r2, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f042 0210 	orr.w	r2, r2, #16
 8007424:	60da      	str	r2, [r3, #12]
      break;
 8007426:	e002      	b.n	800742e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	73fb      	strb	r3, [r7, #15]
      break;
 800742c:	bf00      	nop
  }

  if (status == HAL_OK)
 800742e:	7bfb      	ldrb	r3, [r7, #15]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d14b      	bne.n	80074cc <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2201      	movs	r2, #1
 800743a:	6839      	ldr	r1, [r7, #0]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 fedd 	bl	80081fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a24      	ldr	r2, [pc, #144]	; (80074d8 <HAL_TIM_OC_Start_IT+0x1e8>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d107      	bne.n	800745c <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800745a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a1d      	ldr	r2, [pc, #116]	; (80074d8 <HAL_TIM_OC_Start_IT+0x1e8>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d018      	beq.n	8007498 <HAL_TIM_OC_Start_IT+0x1a8>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800746e:	d013      	beq.n	8007498 <HAL_TIM_OC_Start_IT+0x1a8>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a19      	ldr	r2, [pc, #100]	; (80074dc <HAL_TIM_OC_Start_IT+0x1ec>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d00e      	beq.n	8007498 <HAL_TIM_OC_Start_IT+0x1a8>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a18      	ldr	r2, [pc, #96]	; (80074e0 <HAL_TIM_OC_Start_IT+0x1f0>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d009      	beq.n	8007498 <HAL_TIM_OC_Start_IT+0x1a8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a16      	ldr	r2, [pc, #88]	; (80074e4 <HAL_TIM_OC_Start_IT+0x1f4>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d004      	beq.n	8007498 <HAL_TIM_OC_Start_IT+0x1a8>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a15      	ldr	r2, [pc, #84]	; (80074e8 <HAL_TIM_OC_Start_IT+0x1f8>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d111      	bne.n	80074bc <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f003 0307 	and.w	r3, r3, #7
 80074a2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b06      	cmp	r3, #6
 80074a8:	d010      	beq.n	80074cc <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f042 0201 	orr.w	r2, r2, #1
 80074b8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074ba:	e007      	b.n	80074cc <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f042 0201 	orr.w	r2, r2, #1
 80074ca:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	40010000 	.word	0x40010000
 80074dc:	40000400 	.word	0x40000400
 80074e0:	40000800 	.word	0x40000800
 80074e4:	40000c00 	.word	0x40000c00
 80074e8:	40014000 	.word	0x40014000

080074ec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b086      	sub	sp, #24
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d101      	bne.n	8007500 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e097      	b.n	8007630 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d106      	bne.n	800751a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7fb fba7 	bl	8002c68 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2202      	movs	r2, #2
 800751e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6812      	ldr	r2, [r2, #0]
 800752c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007530:	f023 0307 	bic.w	r3, r3, #7
 8007534:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	3304      	adds	r3, #4
 800753e:	4619      	mov	r1, r3
 8007540:	4610      	mov	r0, r2
 8007542:	f000 fbb5 	bl	8007cb0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	6a1b      	ldr	r3, [r3, #32]
 800755c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	697a      	ldr	r2, [r7, #20]
 8007564:	4313      	orrs	r3, r2
 8007566:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800756e:	f023 0303 	bic.w	r3, r3, #3
 8007572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	021b      	lsls	r3, r3, #8
 800757e:	4313      	orrs	r3, r2
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	4313      	orrs	r3, r2
 8007584:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800758c:	f023 030c 	bic.w	r3, r3, #12
 8007590:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007598:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800759c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	68da      	ldr	r2, [r3, #12]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	021b      	lsls	r3, r3, #8
 80075a8:	4313      	orrs	r3, r2
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	011a      	lsls	r2, r3, #4
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	031b      	lsls	r3, r3, #12
 80075bc:	4313      	orrs	r3, r2
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80075ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80075d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	685a      	ldr	r2, [r3, #4]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	011b      	lsls	r3, r3, #4
 80075de:	4313      	orrs	r3, r2
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2201      	movs	r2, #1
 800760a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007648:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007650:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007658:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007660:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d110      	bne.n	800768a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007668:	7bfb      	ldrb	r3, [r7, #15]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d102      	bne.n	8007674 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800766e:	7b7b      	ldrb	r3, [r7, #13]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d001      	beq.n	8007678 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e089      	b.n	800778c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2202      	movs	r2, #2
 8007684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007688:	e031      	b.n	80076ee <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	2b04      	cmp	r3, #4
 800768e:	d110      	bne.n	80076b2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007690:	7bbb      	ldrb	r3, [r7, #14]
 8007692:	2b01      	cmp	r3, #1
 8007694:	d102      	bne.n	800769c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007696:	7b3b      	ldrb	r3, [r7, #12]
 8007698:	2b01      	cmp	r3, #1
 800769a:	d001      	beq.n	80076a0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e075      	b.n	800778c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076b0:	e01d      	b.n	80076ee <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d108      	bne.n	80076ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076b8:	7bbb      	ldrb	r3, [r7, #14]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d105      	bne.n	80076ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076be:	7b7b      	ldrb	r3, [r7, #13]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d102      	bne.n	80076ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80076c4:	7b3b      	ldrb	r3, [r7, #12]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d001      	beq.n	80076ce <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e05e      	b.n	800778c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2202      	movs	r2, #2
 80076d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2202      	movs	r2, #2
 80076da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2202      	movs	r2, #2
 80076e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2202      	movs	r2, #2
 80076ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d003      	beq.n	80076fc <HAL_TIM_Encoder_Start_IT+0xc4>
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d010      	beq.n	800771c <HAL_TIM_Encoder_Start_IT+0xe4>
 80076fa:	e01f      	b.n	800773c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2201      	movs	r2, #1
 8007702:	2100      	movs	r1, #0
 8007704:	4618      	mov	r0, r3
 8007706:	f000 fd79 	bl	80081fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0202 	orr.w	r2, r2, #2
 8007718:	60da      	str	r2, [r3, #12]
      break;
 800771a:	e02e      	b.n	800777a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2201      	movs	r2, #1
 8007722:	2104      	movs	r1, #4
 8007724:	4618      	mov	r0, r3
 8007726:	f000 fd69 	bl	80081fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f042 0204 	orr.w	r2, r2, #4
 8007738:	60da      	str	r2, [r3, #12]
      break;
 800773a:	e01e      	b.n	800777a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2201      	movs	r2, #1
 8007742:	2100      	movs	r1, #0
 8007744:	4618      	mov	r0, r3
 8007746:	f000 fd59 	bl	80081fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2201      	movs	r2, #1
 8007750:	2104      	movs	r1, #4
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fd52 	bl	80081fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f042 0202 	orr.w	r2, r2, #2
 8007766:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0204 	orr.w	r2, r2, #4
 8007776:	60da      	str	r2, [r3, #12]
      break;
 8007778:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f042 0201 	orr.w	r2, r2, #1
 8007788:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0302 	and.w	r3, r3, #2
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d122      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	f003 0302 	and.w	r3, r3, #2
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d11b      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f06f 0202 	mvn.w	r2, #2
 80077c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2201      	movs	r2, #1
 80077c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	f003 0303 	and.w	r3, r3, #3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d003      	beq.n	80077de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fa4c 	bl	8007c74 <HAL_TIM_IC_CaptureCallback>
 80077dc:	e005      	b.n	80077ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7f9 fe12 	bl	8001408 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 fa4f 	bl	8007c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f003 0304 	and.w	r3, r3, #4
 80077fa:	2b04      	cmp	r3, #4
 80077fc:	d122      	bne.n	8007844 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b04      	cmp	r3, #4
 800780a:	d11b      	bne.n	8007844 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0204 	mvn.w	r2, #4
 8007814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2202      	movs	r2, #2
 800781a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007826:	2b00      	cmp	r3, #0
 8007828:	d003      	beq.n	8007832 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fa22 	bl	8007c74 <HAL_TIM_IC_CaptureCallback>
 8007830:	e005      	b.n	800783e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f7f9 fde8 	bl	8001408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fa25 	bl	8007c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	f003 0308 	and.w	r3, r3, #8
 800784e:	2b08      	cmp	r3, #8
 8007850:	d122      	bne.n	8007898 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f003 0308 	and.w	r3, r3, #8
 800785c:	2b08      	cmp	r3, #8
 800785e:	d11b      	bne.n	8007898 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f06f 0208 	mvn.w	r2, #8
 8007868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2204      	movs	r2, #4
 800786e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	69db      	ldr	r3, [r3, #28]
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f9f8 	bl	8007c74 <HAL_TIM_IC_CaptureCallback>
 8007884:	e005      	b.n	8007892 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7f9 fdbe 	bl	8001408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f9fb 	bl	8007c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	f003 0310 	and.w	r3, r3, #16
 80078a2:	2b10      	cmp	r3, #16
 80078a4:	d122      	bne.n	80078ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	f003 0310 	and.w	r3, r3, #16
 80078b0:	2b10      	cmp	r3, #16
 80078b2:	d11b      	bne.n	80078ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f06f 0210 	mvn.w	r2, #16
 80078bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2208      	movs	r2, #8
 80078c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f9ce 	bl	8007c74 <HAL_TIM_IC_CaptureCallback>
 80078d8:	e005      	b.n	80078e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7f9 fd94 	bl	8001408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f9d1 	bl	8007c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d10e      	bne.n	8007918 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f003 0301 	and.w	r3, r3, #1
 8007904:	2b01      	cmp	r3, #1
 8007906:	d107      	bne.n	8007918 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f06f 0201 	mvn.w	r2, #1
 8007910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7f9 fd56 	bl	80013c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007922:	2b80      	cmp	r3, #128	; 0x80
 8007924:	d10e      	bne.n	8007944 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007930:	2b80      	cmp	r3, #128	; 0x80
 8007932:	d107      	bne.n	8007944 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800793c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 fcfa 	bl	8008338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794e:	2b40      	cmp	r3, #64	; 0x40
 8007950:	d10e      	bne.n	8007970 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795c:	2b40      	cmp	r3, #64	; 0x40
 800795e:	d107      	bne.n	8007970 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f996 	bl	8007c9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	f003 0320 	and.w	r3, r3, #32
 800797a:	2b20      	cmp	r3, #32
 800797c:	d10e      	bne.n	800799c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b20      	cmp	r3, #32
 800798a:	d107      	bne.n	800799c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f06f 0220 	mvn.w	r2, #32
 8007994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fcc4 	bl	8008324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800799c:	bf00      	nop
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079b0:	2300      	movs	r3, #0
 80079b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d101      	bne.n	80079c2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80079be:	2302      	movs	r3, #2
 80079c0:	e048      	b.n	8007a54 <HAL_TIM_OC_ConfigChannel+0xb0>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b0c      	cmp	r3, #12
 80079ce:	d839      	bhi.n	8007a44 <HAL_TIM_OC_ConfigChannel+0xa0>
 80079d0:	a201      	add	r2, pc, #4	; (adr r2, 80079d8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80079d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d6:	bf00      	nop
 80079d8:	08007a0d 	.word	0x08007a0d
 80079dc:	08007a45 	.word	0x08007a45
 80079e0:	08007a45 	.word	0x08007a45
 80079e4:	08007a45 	.word	0x08007a45
 80079e8:	08007a1b 	.word	0x08007a1b
 80079ec:	08007a45 	.word	0x08007a45
 80079f0:	08007a45 	.word	0x08007a45
 80079f4:	08007a45 	.word	0x08007a45
 80079f8:	08007a29 	.word	0x08007a29
 80079fc:	08007a45 	.word	0x08007a45
 8007a00:	08007a45 	.word	0x08007a45
 8007a04:	08007a45 	.word	0x08007a45
 8007a08:	08007a37 	.word	0x08007a37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68b9      	ldr	r1, [r7, #8]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 f9cc 	bl	8007db0 <TIM_OC1_SetConfig>
      break;
 8007a18:	e017      	b.n	8007a4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68b9      	ldr	r1, [r7, #8]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f000 fa2b 	bl	8007e7c <TIM_OC2_SetConfig>
      break;
 8007a26:	e010      	b.n	8007a4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68b9      	ldr	r1, [r7, #8]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 fa90 	bl	8007f54 <TIM_OC3_SetConfig>
      break;
 8007a34:	e009      	b.n	8007a4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f000 faf3 	bl	8008028 <TIM_OC4_SetConfig>
      break;
 8007a42:	e002      	b.n	8007a4a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007a44:	2301      	movs	r3, #1
 8007a46:	75fb      	strb	r3, [r7, #23]
      break;
 8007a48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a66:	2300      	movs	r3, #0
 8007a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d101      	bne.n	8007a78 <HAL_TIM_ConfigClockSource+0x1c>
 8007a74:	2302      	movs	r3, #2
 8007a76:	e0b4      	b.n	8007be2 <HAL_TIM_ConfigClockSource+0x186>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2202      	movs	r2, #2
 8007a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ab0:	d03e      	beq.n	8007b30 <HAL_TIM_ConfigClockSource+0xd4>
 8007ab2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ab6:	f200 8087 	bhi.w	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007abe:	f000 8086 	beq.w	8007bce <HAL_TIM_ConfigClockSource+0x172>
 8007ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ac6:	d87f      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ac8:	2b70      	cmp	r3, #112	; 0x70
 8007aca:	d01a      	beq.n	8007b02 <HAL_TIM_ConfigClockSource+0xa6>
 8007acc:	2b70      	cmp	r3, #112	; 0x70
 8007ace:	d87b      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ad0:	2b60      	cmp	r3, #96	; 0x60
 8007ad2:	d050      	beq.n	8007b76 <HAL_TIM_ConfigClockSource+0x11a>
 8007ad4:	2b60      	cmp	r3, #96	; 0x60
 8007ad6:	d877      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ad8:	2b50      	cmp	r3, #80	; 0x50
 8007ada:	d03c      	beq.n	8007b56 <HAL_TIM_ConfigClockSource+0xfa>
 8007adc:	2b50      	cmp	r3, #80	; 0x50
 8007ade:	d873      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ae0:	2b40      	cmp	r3, #64	; 0x40
 8007ae2:	d058      	beq.n	8007b96 <HAL_TIM_ConfigClockSource+0x13a>
 8007ae4:	2b40      	cmp	r3, #64	; 0x40
 8007ae6:	d86f      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007ae8:	2b30      	cmp	r3, #48	; 0x30
 8007aea:	d064      	beq.n	8007bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8007aec:	2b30      	cmp	r3, #48	; 0x30
 8007aee:	d86b      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007af0:	2b20      	cmp	r3, #32
 8007af2:	d060      	beq.n	8007bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d867      	bhi.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d05c      	beq.n	8007bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8007afc:	2b10      	cmp	r3, #16
 8007afe:	d05a      	beq.n	8007bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8007b00:	e062      	b.n	8007bc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6818      	ldr	r0, [r3, #0]
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	6899      	ldr	r1, [r3, #8]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	685a      	ldr	r2, [r3, #4]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	f000 fb53 	bl	80081bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007b24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68ba      	ldr	r2, [r7, #8]
 8007b2c:	609a      	str	r2, [r3, #8]
      break;
 8007b2e:	e04f      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6818      	ldr	r0, [r3, #0]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	6899      	ldr	r1, [r3, #8]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	f000 fb3c 	bl	80081bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689a      	ldr	r2, [r3, #8]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b52:	609a      	str	r2, [r3, #8]
      break;
 8007b54:	e03c      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	6859      	ldr	r1, [r3, #4]
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	461a      	mov	r2, r3
 8007b64:	f000 fab0 	bl	80080c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2150      	movs	r1, #80	; 0x50
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 fb09 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007b74:	e02c      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	6859      	ldr	r1, [r3, #4]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	461a      	mov	r2, r3
 8007b84:	f000 facf 	bl	8008126 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2160      	movs	r1, #96	; 0x60
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 faf9 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007b94:	e01c      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6818      	ldr	r0, [r3, #0]
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	6859      	ldr	r1, [r3, #4]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	f000 fa90 	bl	80080c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2140      	movs	r1, #64	; 0x40
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f000 fae9 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007bb4:	e00c      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	4610      	mov	r0, r2
 8007bc2:	f000 fae0 	bl	8008186 <TIM_ITRx_SetConfig>
      break;
 8007bc6:	e003      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	73fb      	strb	r3, [r7, #15]
      break;
 8007bcc:	e000      	b.n	8007bd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007bce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b0c      	cmp	r3, #12
 8007bfe:	d831      	bhi.n	8007c64 <HAL_TIM_ReadCapturedValue+0x78>
 8007c00:	a201      	add	r2, pc, #4	; (adr r2, 8007c08 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c06:	bf00      	nop
 8007c08:	08007c3d 	.word	0x08007c3d
 8007c0c:	08007c65 	.word	0x08007c65
 8007c10:	08007c65 	.word	0x08007c65
 8007c14:	08007c65 	.word	0x08007c65
 8007c18:	08007c47 	.word	0x08007c47
 8007c1c:	08007c65 	.word	0x08007c65
 8007c20:	08007c65 	.word	0x08007c65
 8007c24:	08007c65 	.word	0x08007c65
 8007c28:	08007c51 	.word	0x08007c51
 8007c2c:	08007c65 	.word	0x08007c65
 8007c30:	08007c65 	.word	0x08007c65
 8007c34:	08007c65 	.word	0x08007c65
 8007c38:	08007c5b 	.word	0x08007c5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c42:	60fb      	str	r3, [r7, #12]

      break;
 8007c44:	e00f      	b.n	8007c66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4c:	60fb      	str	r3, [r7, #12]

      break;
 8007c4e:	e00a      	b.n	8007c66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c56:	60fb      	str	r3, [r7, #12]

      break;
 8007c58:	e005      	b.n	8007c66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c60:	60fb      	str	r3, [r7, #12]

      break;
 8007c62:	e000      	b.n	8007c66 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007c64:	bf00      	nop
  }

  return tmpreg;
 8007c66:	68fb      	ldr	r3, [r7, #12]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3714      	adds	r7, #20
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ca4:	bf00      	nop
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a34      	ldr	r2, [pc, #208]	; (8007d94 <TIM_Base_SetConfig+0xe4>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d00f      	beq.n	8007ce8 <TIM_Base_SetConfig+0x38>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cce:	d00b      	beq.n	8007ce8 <TIM_Base_SetConfig+0x38>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a31      	ldr	r2, [pc, #196]	; (8007d98 <TIM_Base_SetConfig+0xe8>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d007      	beq.n	8007ce8 <TIM_Base_SetConfig+0x38>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a30      	ldr	r2, [pc, #192]	; (8007d9c <TIM_Base_SetConfig+0xec>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d003      	beq.n	8007ce8 <TIM_Base_SetConfig+0x38>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a2f      	ldr	r2, [pc, #188]	; (8007da0 <TIM_Base_SetConfig+0xf0>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d108      	bne.n	8007cfa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a25      	ldr	r2, [pc, #148]	; (8007d94 <TIM_Base_SetConfig+0xe4>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d01b      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d08:	d017      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a22      	ldr	r2, [pc, #136]	; (8007d98 <TIM_Base_SetConfig+0xe8>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d013      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a21      	ldr	r2, [pc, #132]	; (8007d9c <TIM_Base_SetConfig+0xec>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d00f      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a20      	ldr	r2, [pc, #128]	; (8007da0 <TIM_Base_SetConfig+0xf0>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d00b      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a1f      	ldr	r2, [pc, #124]	; (8007da4 <TIM_Base_SetConfig+0xf4>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d007      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a1e      	ldr	r2, [pc, #120]	; (8007da8 <TIM_Base_SetConfig+0xf8>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d003      	beq.n	8007d3a <TIM_Base_SetConfig+0x8a>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a1d      	ldr	r2, [pc, #116]	; (8007dac <TIM_Base_SetConfig+0xfc>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d108      	bne.n	8007d4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	689a      	ldr	r2, [r3, #8]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a08      	ldr	r2, [pc, #32]	; (8007d94 <TIM_Base_SetConfig+0xe4>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d103      	bne.n	8007d80 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	691a      	ldr	r2, [r3, #16]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	615a      	str	r2, [r3, #20]
}
 8007d86:	bf00      	nop
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	40010000 	.word	0x40010000
 8007d98:	40000400 	.word	0x40000400
 8007d9c:	40000800 	.word	0x40000800
 8007da0:	40000c00 	.word	0x40000c00
 8007da4:	40014000 	.word	0x40014000
 8007da8:	40014400 	.word	0x40014400
 8007dac:	40014800 	.word	0x40014800

08007db0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b087      	sub	sp, #28
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	f023 0201 	bic.w	r2, r3, #1
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a1b      	ldr	r3, [r3, #32]
 8007dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f023 0303 	bic.w	r3, r3, #3
 8007de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f023 0302 	bic.w	r3, r3, #2
 8007df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a1c      	ldr	r2, [pc, #112]	; (8007e78 <TIM_OC1_SetConfig+0xc8>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d10c      	bne.n	8007e26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f023 0308 	bic.w	r3, r3, #8
 8007e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f023 0304 	bic.w	r3, r3, #4
 8007e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a13      	ldr	r2, [pc, #76]	; (8007e78 <TIM_OC1_SetConfig+0xc8>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d111      	bne.n	8007e52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	693a      	ldr	r2, [r7, #16]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	699b      	ldr	r3, [r3, #24]
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	697a      	ldr	r2, [r7, #20]
 8007e6a:	621a      	str	r2, [r3, #32]
}
 8007e6c:	bf00      	nop
 8007e6e:	371c      	adds	r7, #28
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr
 8007e78:	40010000 	.word	0x40010000

08007e7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	f023 0210 	bic.w	r2, r3, #16
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a1b      	ldr	r3, [r3, #32]
 8007e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	021b      	lsls	r3, r3, #8
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	f023 0320 	bic.w	r3, r3, #32
 8007ec6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	4a1e      	ldr	r2, [pc, #120]	; (8007f50 <TIM_OC2_SetConfig+0xd4>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d10d      	bne.n	8007ef8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ef6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a15      	ldr	r2, [pc, #84]	; (8007f50 <TIM_OC2_SetConfig+0xd4>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d113      	bne.n	8007f28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	699b      	ldr	r3, [r3, #24]
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	693a      	ldr	r2, [r7, #16]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	685a      	ldr	r2, [r3, #4]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	697a      	ldr	r2, [r7, #20]
 8007f40:	621a      	str	r2, [r3, #32]
}
 8007f42:	bf00      	nop
 8007f44:	371c      	adds	r7, #28
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	40010000 	.word	0x40010000

08007f54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b087      	sub	sp, #28
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6a1b      	ldr	r3, [r3, #32]
 8007f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	69db      	ldr	r3, [r3, #28]
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f023 0303 	bic.w	r3, r3, #3
 8007f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	021b      	lsls	r3, r3, #8
 8007fa4:	697a      	ldr	r2, [r7, #20]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a1d      	ldr	r2, [pc, #116]	; (8008024 <TIM_OC3_SetConfig+0xd0>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d10d      	bne.n	8007fce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	021b      	lsls	r3, r3, #8
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a14      	ldr	r2, [pc, #80]	; (8008024 <TIM_OC3_SetConfig+0xd0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d113      	bne.n	8007ffe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	011b      	lsls	r3, r3, #4
 8007fec:	693a      	ldr	r2, [r7, #16]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	011b      	lsls	r3, r3, #4
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	685a      	ldr	r2, [r3, #4]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	621a      	str	r2, [r3, #32]
}
 8008018:	bf00      	nop
 800801a:	371c      	adds	r7, #28
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr
 8008024:	40010000 	.word	0x40010000

08008028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008028:	b480      	push	{r7}
 800802a:	b087      	sub	sp, #28
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a1b      	ldr	r3, [r3, #32]
 8008036:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	69db      	ldr	r3, [r3, #28]
 800804e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800805e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	021b      	lsls	r3, r3, #8
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	4313      	orrs	r3, r2
 800806a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	031b      	lsls	r3, r3, #12
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a10      	ldr	r2, [pc, #64]	; (80080c4 <TIM_OC4_SetConfig+0x9c>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d109      	bne.n	800809c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800808e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	695b      	ldr	r3, [r3, #20]
 8008094:	019b      	lsls	r3, r3, #6
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	4313      	orrs	r3, r2
 800809a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	697a      	ldr	r2, [r7, #20]
 80080a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	693a      	ldr	r2, [r7, #16]
 80080b4:	621a      	str	r2, [r3, #32]
}
 80080b6:	bf00      	nop
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
 80080c2:	bf00      	nop
 80080c4:	40010000 	.word	0x40010000

080080c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	f023 0201 	bic.w	r2, r3, #1
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	011b      	lsls	r3, r3, #4
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f023 030a 	bic.w	r3, r3, #10
 8008104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008106:	697a      	ldr	r2, [r7, #20]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	4313      	orrs	r3, r2
 800810c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	621a      	str	r2, [r3, #32]
}
 800811a:	bf00      	nop
 800811c:	371c      	adds	r7, #28
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008126:	b480      	push	{r7}
 8008128:	b087      	sub	sp, #28
 800812a:	af00      	add	r7, sp, #0
 800812c:	60f8      	str	r0, [r7, #12]
 800812e:	60b9      	str	r1, [r7, #8]
 8008130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	f023 0210 	bic.w	r2, r3, #16
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008150:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	031b      	lsls	r3, r3, #12
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4313      	orrs	r3, r2
 800815a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008162:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	011b      	lsls	r3, r3, #4
 8008168:	693a      	ldr	r2, [r7, #16]
 800816a:	4313      	orrs	r3, r2
 800816c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	621a      	str	r2, [r3, #32]
}
 800817a:	bf00      	nop
 800817c:	371c      	adds	r7, #28
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr

08008186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008186:	b480      	push	{r7}
 8008188:	b085      	sub	sp, #20
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	f043 0307 	orr.w	r3, r3, #7
 80081a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	609a      	str	r2, [r3, #8]
}
 80081b0:	bf00      	nop
 80081b2:	3714      	adds	r7, #20
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081bc:	b480      	push	{r7}
 80081be:	b087      	sub	sp, #28
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	021a      	lsls	r2, r3, #8
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	431a      	orrs	r2, r3
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	697a      	ldr	r2, [r7, #20]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	609a      	str	r2, [r3, #8]
}
 80081f0:	bf00      	nop
 80081f2:	371c      	adds	r7, #28
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b087      	sub	sp, #28
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	f003 031f 	and.w	r3, r3, #31
 800820e:	2201      	movs	r2, #1
 8008210:	fa02 f303 	lsl.w	r3, r2, r3
 8008214:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6a1a      	ldr	r2, [r3, #32]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	43db      	mvns	r3, r3
 800821e:	401a      	ands	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1a      	ldr	r2, [r3, #32]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	f003 031f 	and.w	r3, r3, #31
 800822e:	6879      	ldr	r1, [r7, #4]
 8008230:	fa01 f303 	lsl.w	r3, r1, r3
 8008234:	431a      	orrs	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	621a      	str	r2, [r3, #32]
}
 800823a:	bf00      	nop
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
	...

08008248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008258:	2b01      	cmp	r3, #1
 800825a:	d101      	bne.n	8008260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800825c:	2302      	movs	r3, #2
 800825e:	e050      	b.n	8008302 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	4313      	orrs	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a1c      	ldr	r2, [pc, #112]	; (8008310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d018      	beq.n	80082d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082ac:	d013      	beq.n	80082d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a18      	ldr	r2, [pc, #96]	; (8008314 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d00e      	beq.n	80082d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a16      	ldr	r2, [pc, #88]	; (8008318 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d009      	beq.n	80082d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a15      	ldr	r2, [pc, #84]	; (800831c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d004      	beq.n	80082d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a13      	ldr	r2, [pc, #76]	; (8008320 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d10c      	bne.n	80082f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3714      	adds	r7, #20
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	40010000 	.word	0x40010000
 8008314:	40000400 	.word	0x40000400
 8008318:	40000800 	.word	0x40000800
 800831c:	40000c00 	.word	0x40000c00
 8008320:	40014000 	.word	0x40014000

08008324 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d101      	bne.n	800835e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e03f      	b.n	80083de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d106      	bne.n	8008378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fa fd32 	bl	8002ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2224      	movs	r2, #36	; 0x24
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68da      	ldr	r2, [r3, #12]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800838e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f929 	bl	80085e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	691a      	ldr	r2, [r3, #16]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80083a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	695a      	ldr	r2, [r3, #20]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80083b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	68da      	ldr	r2, [r3, #12]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2220      	movs	r2, #32
 80083d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3708      	adds	r7, #8
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b08a      	sub	sp, #40	; 0x28
 80083ea:	af02      	add	r7, sp, #8
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	603b      	str	r3, [r7, #0]
 80083f2:	4613      	mov	r3, r2
 80083f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80083f6:	2300      	movs	r3, #0
 80083f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b20      	cmp	r3, #32
 8008404:	d17c      	bne.n	8008500 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <HAL_UART_Transmit+0x2c>
 800840c:	88fb      	ldrh	r3, [r7, #6]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e075      	b.n	8008502 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800841c:	2b01      	cmp	r3, #1
 800841e:	d101      	bne.n	8008424 <HAL_UART_Transmit+0x3e>
 8008420:	2302      	movs	r3, #2
 8008422:	e06e      	b.n	8008502 <HAL_UART_Transmit+0x11c>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2221      	movs	r2, #33	; 0x21
 8008436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800843a:	f7fb fe23 	bl	8004084 <HAL_GetTick>
 800843e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	88fa      	ldrh	r2, [r7, #6]
 8008444:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	88fa      	ldrh	r2, [r7, #6]
 800844a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008454:	d108      	bne.n	8008468 <HAL_UART_Transmit+0x82>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d104      	bne.n	8008468 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800845e:	2300      	movs	r3, #0
 8008460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	61bb      	str	r3, [r7, #24]
 8008466:	e003      	b.n	8008470 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800846c:	2300      	movs	r3, #0
 800846e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008478:	e02a      	b.n	80084d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	9300      	str	r3, [sp, #0]
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2200      	movs	r2, #0
 8008482:	2180      	movs	r1, #128	; 0x80
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f000 f840 	bl	800850a <UART_WaitOnFlagUntilTimeout>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008490:	2303      	movs	r3, #3
 8008492:	e036      	b.n	8008502 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10b      	bne.n	80084b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	881b      	ldrh	r3, [r3, #0]
 800849e:	461a      	mov	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	3302      	adds	r3, #2
 80084ae:	61bb      	str	r3, [r7, #24]
 80084b0:	e007      	b.n	80084c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	781a      	ldrb	r2, [r3, #0]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	3301      	adds	r3, #1
 80084c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	3b01      	subs	r3, #1
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1cf      	bne.n	800847a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	2200      	movs	r2, #0
 80084e2:	2140      	movs	r1, #64	; 0x40
 80084e4:	68f8      	ldr	r0, [r7, #12]
 80084e6:	f000 f810 	bl	800850a <UART_WaitOnFlagUntilTimeout>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d001      	beq.n	80084f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e006      	b.n	8008502 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2220      	movs	r2, #32
 80084f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	e000      	b.n	8008502 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008500:	2302      	movs	r3, #2
  }
}
 8008502:	4618      	mov	r0, r3
 8008504:	3720      	adds	r7, #32
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800850a:	b580      	push	{r7, lr}
 800850c:	b090      	sub	sp, #64	; 0x40
 800850e:	af00      	add	r7, sp, #0
 8008510:	60f8      	str	r0, [r7, #12]
 8008512:	60b9      	str	r1, [r7, #8]
 8008514:	603b      	str	r3, [r7, #0]
 8008516:	4613      	mov	r3, r2
 8008518:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800851a:	e050      	b.n	80085be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800851c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800851e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008522:	d04c      	beq.n	80085be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008524:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008526:	2b00      	cmp	r3, #0
 8008528:	d007      	beq.n	800853a <UART_WaitOnFlagUntilTimeout+0x30>
 800852a:	f7fb fdab 	bl	8004084 <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008536:	429a      	cmp	r2, r3
 8008538:	d241      	bcs.n	80085be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	330c      	adds	r3, #12
 8008540:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800854a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008550:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	330c      	adds	r3, #12
 8008558:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800855a:	637a      	str	r2, [r7, #52]	; 0x34
 800855c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008560:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008562:	e841 2300 	strex	r3, r2, [r1]
 8008566:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1e5      	bne.n	800853a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	3314      	adds	r3, #20
 8008574:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	e853 3f00 	ldrex	r3, [r3]
 800857c:	613b      	str	r3, [r7, #16]
   return(result);
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f023 0301 	bic.w	r3, r3, #1
 8008584:	63bb      	str	r3, [r7, #56]	; 0x38
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3314      	adds	r3, #20
 800858c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800858e:	623a      	str	r2, [r7, #32]
 8008590:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008592:	69f9      	ldr	r1, [r7, #28]
 8008594:	6a3a      	ldr	r2, [r7, #32]
 8008596:	e841 2300 	strex	r3, r2, [r1]
 800859a:	61bb      	str	r3, [r7, #24]
   return(result);
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1e5      	bne.n	800856e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2220      	movs	r2, #32
 80085a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2220      	movs	r2, #32
 80085ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e00f      	b.n	80085de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	4013      	ands	r3, r2
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	bf0c      	ite	eq
 80085ce:	2301      	moveq	r3, #1
 80085d0:	2300      	movne	r3, #0
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	461a      	mov	r2, r3
 80085d6:	79fb      	ldrb	r3, [r7, #7]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d09f      	beq.n	800851c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3740      	adds	r7, #64	; 0x40
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
	...

080085e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085ec:	b0c0      	sub	sp, #256	; 0x100
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008604:	68d9      	ldr	r1, [r3, #12]
 8008606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	ea40 0301 	orr.w	r3, r0, r1
 8008610:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008616:	689a      	ldr	r2, [r3, #8]
 8008618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	431a      	orrs	r2, r3
 8008620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	431a      	orrs	r2, r3
 8008628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800862c:	69db      	ldr	r3, [r3, #28]
 800862e:	4313      	orrs	r3, r2
 8008630:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008640:	f021 010c 	bic.w	r1, r1, #12
 8008644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800864e:	430b      	orrs	r3, r1
 8008650:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800865e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008662:	6999      	ldr	r1, [r3, #24]
 8008664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	ea40 0301 	orr.w	r3, r0, r1
 800866e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	4b8f      	ldr	r3, [pc, #572]	; (80088b4 <UART_SetConfig+0x2cc>)
 8008678:	429a      	cmp	r2, r3
 800867a:	d005      	beq.n	8008688 <UART_SetConfig+0xa0>
 800867c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	4b8d      	ldr	r3, [pc, #564]	; (80088b8 <UART_SetConfig+0x2d0>)
 8008684:	429a      	cmp	r2, r3
 8008686:	d104      	bne.n	8008692 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008688:	f7fd fc6a 	bl	8005f60 <HAL_RCC_GetPCLK2Freq>
 800868c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008690:	e003      	b.n	800869a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008692:	f7fd fc51 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
 8008696:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800869a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800869e:	69db      	ldr	r3, [r3, #28]
 80086a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a4:	f040 810c 	bne.w	80088c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80086a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086ac:	2200      	movs	r2, #0
 80086ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80086b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80086b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80086ba:	4622      	mov	r2, r4
 80086bc:	462b      	mov	r3, r5
 80086be:	1891      	adds	r1, r2, r2
 80086c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80086c2:	415b      	adcs	r3, r3
 80086c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80086c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80086ca:	4621      	mov	r1, r4
 80086cc:	eb12 0801 	adds.w	r8, r2, r1
 80086d0:	4629      	mov	r1, r5
 80086d2:	eb43 0901 	adc.w	r9, r3, r1
 80086d6:	f04f 0200 	mov.w	r2, #0
 80086da:	f04f 0300 	mov.w	r3, #0
 80086de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086ea:	4690      	mov	r8, r2
 80086ec:	4699      	mov	r9, r3
 80086ee:	4623      	mov	r3, r4
 80086f0:	eb18 0303 	adds.w	r3, r8, r3
 80086f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80086f8:	462b      	mov	r3, r5
 80086fa:	eb49 0303 	adc.w	r3, r9, r3
 80086fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	2200      	movs	r2, #0
 800870a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800870e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008712:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008716:	460b      	mov	r3, r1
 8008718:	18db      	adds	r3, r3, r3
 800871a:	653b      	str	r3, [r7, #80]	; 0x50
 800871c:	4613      	mov	r3, r2
 800871e:	eb42 0303 	adc.w	r3, r2, r3
 8008722:	657b      	str	r3, [r7, #84]	; 0x54
 8008724:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008728:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800872c:	f7f8 fa64 	bl	8000bf8 <__aeabi_uldivmod>
 8008730:	4602      	mov	r2, r0
 8008732:	460b      	mov	r3, r1
 8008734:	4b61      	ldr	r3, [pc, #388]	; (80088bc <UART_SetConfig+0x2d4>)
 8008736:	fba3 2302 	umull	r2, r3, r3, r2
 800873a:	095b      	lsrs	r3, r3, #5
 800873c:	011c      	lsls	r4, r3, #4
 800873e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008742:	2200      	movs	r2, #0
 8008744:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008748:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800874c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	1891      	adds	r1, r2, r2
 8008756:	64b9      	str	r1, [r7, #72]	; 0x48
 8008758:	415b      	adcs	r3, r3
 800875a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800875c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008760:	4641      	mov	r1, r8
 8008762:	eb12 0a01 	adds.w	sl, r2, r1
 8008766:	4649      	mov	r1, r9
 8008768:	eb43 0b01 	adc.w	fp, r3, r1
 800876c:	f04f 0200 	mov.w	r2, #0
 8008770:	f04f 0300 	mov.w	r3, #0
 8008774:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008778:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800877c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008780:	4692      	mov	sl, r2
 8008782:	469b      	mov	fp, r3
 8008784:	4643      	mov	r3, r8
 8008786:	eb1a 0303 	adds.w	r3, sl, r3
 800878a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800878e:	464b      	mov	r3, r9
 8008790:	eb4b 0303 	adc.w	r3, fp, r3
 8008794:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80087a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80087ac:	460b      	mov	r3, r1
 80087ae:	18db      	adds	r3, r3, r3
 80087b0:	643b      	str	r3, [r7, #64]	; 0x40
 80087b2:	4613      	mov	r3, r2
 80087b4:	eb42 0303 	adc.w	r3, r2, r3
 80087b8:	647b      	str	r3, [r7, #68]	; 0x44
 80087ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80087be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80087c2:	f7f8 fa19 	bl	8000bf8 <__aeabi_uldivmod>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4611      	mov	r1, r2
 80087cc:	4b3b      	ldr	r3, [pc, #236]	; (80088bc <UART_SetConfig+0x2d4>)
 80087ce:	fba3 2301 	umull	r2, r3, r3, r1
 80087d2:	095b      	lsrs	r3, r3, #5
 80087d4:	2264      	movs	r2, #100	; 0x64
 80087d6:	fb02 f303 	mul.w	r3, r2, r3
 80087da:	1acb      	subs	r3, r1, r3
 80087dc:	00db      	lsls	r3, r3, #3
 80087de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80087e2:	4b36      	ldr	r3, [pc, #216]	; (80088bc <UART_SetConfig+0x2d4>)
 80087e4:	fba3 2302 	umull	r2, r3, r3, r2
 80087e8:	095b      	lsrs	r3, r3, #5
 80087ea:	005b      	lsls	r3, r3, #1
 80087ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80087f0:	441c      	add	r4, r3
 80087f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087f6:	2200      	movs	r2, #0
 80087f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80087fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008800:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008804:	4642      	mov	r2, r8
 8008806:	464b      	mov	r3, r9
 8008808:	1891      	adds	r1, r2, r2
 800880a:	63b9      	str	r1, [r7, #56]	; 0x38
 800880c:	415b      	adcs	r3, r3
 800880e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008810:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008814:	4641      	mov	r1, r8
 8008816:	1851      	adds	r1, r2, r1
 8008818:	6339      	str	r1, [r7, #48]	; 0x30
 800881a:	4649      	mov	r1, r9
 800881c:	414b      	adcs	r3, r1
 800881e:	637b      	str	r3, [r7, #52]	; 0x34
 8008820:	f04f 0200 	mov.w	r2, #0
 8008824:	f04f 0300 	mov.w	r3, #0
 8008828:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800882c:	4659      	mov	r1, fp
 800882e:	00cb      	lsls	r3, r1, #3
 8008830:	4651      	mov	r1, sl
 8008832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008836:	4651      	mov	r1, sl
 8008838:	00ca      	lsls	r2, r1, #3
 800883a:	4610      	mov	r0, r2
 800883c:	4619      	mov	r1, r3
 800883e:	4603      	mov	r3, r0
 8008840:	4642      	mov	r2, r8
 8008842:	189b      	adds	r3, r3, r2
 8008844:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008848:	464b      	mov	r3, r9
 800884a:	460a      	mov	r2, r1
 800884c:	eb42 0303 	adc.w	r3, r2, r3
 8008850:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008860:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008864:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008868:	460b      	mov	r3, r1
 800886a:	18db      	adds	r3, r3, r3
 800886c:	62bb      	str	r3, [r7, #40]	; 0x28
 800886e:	4613      	mov	r3, r2
 8008870:	eb42 0303 	adc.w	r3, r2, r3
 8008874:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008876:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800887a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800887e:	f7f8 f9bb 	bl	8000bf8 <__aeabi_uldivmod>
 8008882:	4602      	mov	r2, r0
 8008884:	460b      	mov	r3, r1
 8008886:	4b0d      	ldr	r3, [pc, #52]	; (80088bc <UART_SetConfig+0x2d4>)
 8008888:	fba3 1302 	umull	r1, r3, r3, r2
 800888c:	095b      	lsrs	r3, r3, #5
 800888e:	2164      	movs	r1, #100	; 0x64
 8008890:	fb01 f303 	mul.w	r3, r1, r3
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	00db      	lsls	r3, r3, #3
 8008898:	3332      	adds	r3, #50	; 0x32
 800889a:	4a08      	ldr	r2, [pc, #32]	; (80088bc <UART_SetConfig+0x2d4>)
 800889c:	fba2 2303 	umull	r2, r3, r2, r3
 80088a0:	095b      	lsrs	r3, r3, #5
 80088a2:	f003 0207 	and.w	r2, r3, #7
 80088a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4422      	add	r2, r4
 80088ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088b0:	e106      	b.n	8008ac0 <UART_SetConfig+0x4d8>
 80088b2:	bf00      	nop
 80088b4:	40011000 	.word	0x40011000
 80088b8:	40011400 	.word	0x40011400
 80088bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088c4:	2200      	movs	r2, #0
 80088c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80088ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80088ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80088d2:	4642      	mov	r2, r8
 80088d4:	464b      	mov	r3, r9
 80088d6:	1891      	adds	r1, r2, r2
 80088d8:	6239      	str	r1, [r7, #32]
 80088da:	415b      	adcs	r3, r3
 80088dc:	627b      	str	r3, [r7, #36]	; 0x24
 80088de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80088e2:	4641      	mov	r1, r8
 80088e4:	1854      	adds	r4, r2, r1
 80088e6:	4649      	mov	r1, r9
 80088e8:	eb43 0501 	adc.w	r5, r3, r1
 80088ec:	f04f 0200 	mov.w	r2, #0
 80088f0:	f04f 0300 	mov.w	r3, #0
 80088f4:	00eb      	lsls	r3, r5, #3
 80088f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088fa:	00e2      	lsls	r2, r4, #3
 80088fc:	4614      	mov	r4, r2
 80088fe:	461d      	mov	r5, r3
 8008900:	4643      	mov	r3, r8
 8008902:	18e3      	adds	r3, r4, r3
 8008904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008908:	464b      	mov	r3, r9
 800890a:	eb45 0303 	adc.w	r3, r5, r3
 800890e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800891e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008922:	f04f 0200 	mov.w	r2, #0
 8008926:	f04f 0300 	mov.w	r3, #0
 800892a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800892e:	4629      	mov	r1, r5
 8008930:	008b      	lsls	r3, r1, #2
 8008932:	4621      	mov	r1, r4
 8008934:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008938:	4621      	mov	r1, r4
 800893a:	008a      	lsls	r2, r1, #2
 800893c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008940:	f7f8 f95a 	bl	8000bf8 <__aeabi_uldivmod>
 8008944:	4602      	mov	r2, r0
 8008946:	460b      	mov	r3, r1
 8008948:	4b60      	ldr	r3, [pc, #384]	; (8008acc <UART_SetConfig+0x4e4>)
 800894a:	fba3 2302 	umull	r2, r3, r3, r2
 800894e:	095b      	lsrs	r3, r3, #5
 8008950:	011c      	lsls	r4, r3, #4
 8008952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008956:	2200      	movs	r2, #0
 8008958:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800895c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008960:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008964:	4642      	mov	r2, r8
 8008966:	464b      	mov	r3, r9
 8008968:	1891      	adds	r1, r2, r2
 800896a:	61b9      	str	r1, [r7, #24]
 800896c:	415b      	adcs	r3, r3
 800896e:	61fb      	str	r3, [r7, #28]
 8008970:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008974:	4641      	mov	r1, r8
 8008976:	1851      	adds	r1, r2, r1
 8008978:	6139      	str	r1, [r7, #16]
 800897a:	4649      	mov	r1, r9
 800897c:	414b      	adcs	r3, r1
 800897e:	617b      	str	r3, [r7, #20]
 8008980:	f04f 0200 	mov.w	r2, #0
 8008984:	f04f 0300 	mov.w	r3, #0
 8008988:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800898c:	4659      	mov	r1, fp
 800898e:	00cb      	lsls	r3, r1, #3
 8008990:	4651      	mov	r1, sl
 8008992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008996:	4651      	mov	r1, sl
 8008998:	00ca      	lsls	r2, r1, #3
 800899a:	4610      	mov	r0, r2
 800899c:	4619      	mov	r1, r3
 800899e:	4603      	mov	r3, r0
 80089a0:	4642      	mov	r2, r8
 80089a2:	189b      	adds	r3, r3, r2
 80089a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80089a8:	464b      	mov	r3, r9
 80089aa:	460a      	mov	r2, r1
 80089ac:	eb42 0303 	adc.w	r3, r2, r3
 80089b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80089be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80089c0:	f04f 0200 	mov.w	r2, #0
 80089c4:	f04f 0300 	mov.w	r3, #0
 80089c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80089cc:	4649      	mov	r1, r9
 80089ce:	008b      	lsls	r3, r1, #2
 80089d0:	4641      	mov	r1, r8
 80089d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089d6:	4641      	mov	r1, r8
 80089d8:	008a      	lsls	r2, r1, #2
 80089da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80089de:	f7f8 f90b 	bl	8000bf8 <__aeabi_uldivmod>
 80089e2:	4602      	mov	r2, r0
 80089e4:	460b      	mov	r3, r1
 80089e6:	4611      	mov	r1, r2
 80089e8:	4b38      	ldr	r3, [pc, #224]	; (8008acc <UART_SetConfig+0x4e4>)
 80089ea:	fba3 2301 	umull	r2, r3, r3, r1
 80089ee:	095b      	lsrs	r3, r3, #5
 80089f0:	2264      	movs	r2, #100	; 0x64
 80089f2:	fb02 f303 	mul.w	r3, r2, r3
 80089f6:	1acb      	subs	r3, r1, r3
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	3332      	adds	r3, #50	; 0x32
 80089fc:	4a33      	ldr	r2, [pc, #204]	; (8008acc <UART_SetConfig+0x4e4>)
 80089fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008a02:	095b      	lsrs	r3, r3, #5
 8008a04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a08:	441c      	add	r4, r3
 8008a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a0e:	2200      	movs	r2, #0
 8008a10:	673b      	str	r3, [r7, #112]	; 0x70
 8008a12:	677a      	str	r2, [r7, #116]	; 0x74
 8008a14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008a18:	4642      	mov	r2, r8
 8008a1a:	464b      	mov	r3, r9
 8008a1c:	1891      	adds	r1, r2, r2
 8008a1e:	60b9      	str	r1, [r7, #8]
 8008a20:	415b      	adcs	r3, r3
 8008a22:	60fb      	str	r3, [r7, #12]
 8008a24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a28:	4641      	mov	r1, r8
 8008a2a:	1851      	adds	r1, r2, r1
 8008a2c:	6039      	str	r1, [r7, #0]
 8008a2e:	4649      	mov	r1, r9
 8008a30:	414b      	adcs	r3, r1
 8008a32:	607b      	str	r3, [r7, #4]
 8008a34:	f04f 0200 	mov.w	r2, #0
 8008a38:	f04f 0300 	mov.w	r3, #0
 8008a3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008a40:	4659      	mov	r1, fp
 8008a42:	00cb      	lsls	r3, r1, #3
 8008a44:	4651      	mov	r1, sl
 8008a46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a4a:	4651      	mov	r1, sl
 8008a4c:	00ca      	lsls	r2, r1, #3
 8008a4e:	4610      	mov	r0, r2
 8008a50:	4619      	mov	r1, r3
 8008a52:	4603      	mov	r3, r0
 8008a54:	4642      	mov	r2, r8
 8008a56:	189b      	adds	r3, r3, r2
 8008a58:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a5a:	464b      	mov	r3, r9
 8008a5c:	460a      	mov	r2, r1
 8008a5e:	eb42 0303 	adc.w	r3, r2, r3
 8008a62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	663b      	str	r3, [r7, #96]	; 0x60
 8008a6e:	667a      	str	r2, [r7, #100]	; 0x64
 8008a70:	f04f 0200 	mov.w	r2, #0
 8008a74:	f04f 0300 	mov.w	r3, #0
 8008a78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008a7c:	4649      	mov	r1, r9
 8008a7e:	008b      	lsls	r3, r1, #2
 8008a80:	4641      	mov	r1, r8
 8008a82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a86:	4641      	mov	r1, r8
 8008a88:	008a      	lsls	r2, r1, #2
 8008a8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008a8e:	f7f8 f8b3 	bl	8000bf8 <__aeabi_uldivmod>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	4b0d      	ldr	r3, [pc, #52]	; (8008acc <UART_SetConfig+0x4e4>)
 8008a98:	fba3 1302 	umull	r1, r3, r3, r2
 8008a9c:	095b      	lsrs	r3, r3, #5
 8008a9e:	2164      	movs	r1, #100	; 0x64
 8008aa0:	fb01 f303 	mul.w	r3, r1, r3
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	3332      	adds	r3, #50	; 0x32
 8008aaa:	4a08      	ldr	r2, [pc, #32]	; (8008acc <UART_SetConfig+0x4e4>)
 8008aac:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab0:	095b      	lsrs	r3, r3, #5
 8008ab2:	f003 020f 	and.w	r2, r3, #15
 8008ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4422      	add	r2, r4
 8008abe:	609a      	str	r2, [r3, #8]
}
 8008ac0:	bf00      	nop
 8008ac2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008acc:	51eb851f 	.word	0x51eb851f

08008ad0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008ad4:	4904      	ldr	r1, [pc, #16]	; (8008ae8 <MX_FATFS_Init+0x18>)
 8008ad6:	4805      	ldr	r0, [pc, #20]	; (8008aec <MX_FATFS_Init+0x1c>)
 8008ad8:	f000 fe8a 	bl	80097f0 <FATFS_LinkDriver>
 8008adc:	4603      	mov	r3, r0
 8008ade:	461a      	mov	r2, r3
 8008ae0:	4b03      	ldr	r3, [pc, #12]	; (8008af0 <MX_FATFS_Init+0x20>)
 8008ae2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008ae4:	bf00      	nop
 8008ae6:	bd80      	pop	{r7, pc}
 8008ae8:	2000398c 	.word	0x2000398c
 8008aec:	2000069c 	.word	0x2000069c
 8008af0:	20003988 	.word	0x20003988

08008af4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	4603      	mov	r3, r0
 8008afc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8008afe:	79fb      	ldrb	r3, [r7, #7]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7fa fca1 	bl	8003448 <USER_SPI_initialize>
 8008b06:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3708      	adds	r7, #8
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	4603      	mov	r3, r0
 8008b18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8008b1a:	79fb      	ldrb	r3, [r7, #7]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7fa fd7f 	bl	8003620 <USER_SPI_status>
 8008b22:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60b9      	str	r1, [r7, #8]
 8008b34:	607a      	str	r2, [r7, #4]
 8008b36:	603b      	str	r3, [r7, #0]
 8008b38:	4603      	mov	r3, r0
 8008b3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8008b3c:	7bf8      	ldrb	r0, [r7, #15]
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	68b9      	ldr	r1, [r7, #8]
 8008b44:	f7fa fd82 	bl	800364c <USER_SPI_read>
 8008b48:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3710      	adds	r7, #16
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008b52:	b580      	push	{r7, lr}
 8008b54:	b084      	sub	sp, #16
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	603b      	str	r3, [r7, #0]
 8008b5e:	4603      	mov	r3, r0
 8008b60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8008b62:	7bf8      	ldrb	r0, [r7, #15]
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	68b9      	ldr	r1, [r7, #8]
 8008b6a:	f7fa fdd5 	bl	8003718 <USER_SPI_write>
 8008b6e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	4603      	mov	r3, r0
 8008b80:	603a      	str	r2, [r7, #0]
 8008b82:	71fb      	strb	r3, [r7, #7]
 8008b84:	460b      	mov	r3, r1
 8008b86:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8008b88:	79b9      	ldrb	r1, [r7, #6]
 8008b8a:	79fb      	ldrb	r3, [r7, #7]
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fa fe3e 	bl	8003810 <USER_SPI_ioctl>
 8008b94:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3708      	adds	r7, #8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
	...

08008ba0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008baa:	79fb      	ldrb	r3, [r7, #7]
 8008bac:	4a08      	ldr	r2, [pc, #32]	; (8008bd0 <disk_status+0x30>)
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4413      	add	r3, r2
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	79fa      	ldrb	r2, [r7, #7]
 8008bb8:	4905      	ldr	r1, [pc, #20]	; (8008bd0 <disk_status+0x30>)
 8008bba:	440a      	add	r2, r1
 8008bbc:	7a12      	ldrb	r2, [r2, #8]
 8008bbe:	4610      	mov	r0, r2
 8008bc0:	4798      	blx	r3
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3710      	adds	r7, #16
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	200039b8 	.word	0x200039b8

08008bd4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	4603      	mov	r3, r0
 8008bdc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008bde:	2300      	movs	r3, #0
 8008be0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008be2:	79fb      	ldrb	r3, [r7, #7]
 8008be4:	4a0d      	ldr	r2, [pc, #52]	; (8008c1c <disk_initialize+0x48>)
 8008be6:	5cd3      	ldrb	r3, [r2, r3]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d111      	bne.n	8008c10 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008bec:	79fb      	ldrb	r3, [r7, #7]
 8008bee:	4a0b      	ldr	r2, [pc, #44]	; (8008c1c <disk_initialize+0x48>)
 8008bf0:	2101      	movs	r1, #1
 8008bf2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008bf4:	79fb      	ldrb	r3, [r7, #7]
 8008bf6:	4a09      	ldr	r2, [pc, #36]	; (8008c1c <disk_initialize+0x48>)
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	4413      	add	r3, r2
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	79fa      	ldrb	r2, [r7, #7]
 8008c02:	4906      	ldr	r1, [pc, #24]	; (8008c1c <disk_initialize+0x48>)
 8008c04:	440a      	add	r2, r1
 8008c06:	7a12      	ldrb	r2, [r2, #8]
 8008c08:	4610      	mov	r0, r2
 8008c0a:	4798      	blx	r3
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	200039b8 	.word	0x200039b8

08008c20 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008c20:	b590      	push	{r4, r7, lr}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60b9      	str	r1, [r7, #8]
 8008c28:	607a      	str	r2, [r7, #4]
 8008c2a:	603b      	str	r3, [r7, #0]
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
 8008c32:	4a0a      	ldr	r2, [pc, #40]	; (8008c5c <disk_read+0x3c>)
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	4413      	add	r3, r2
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	689c      	ldr	r4, [r3, #8]
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
 8008c3e:	4a07      	ldr	r2, [pc, #28]	; (8008c5c <disk_read+0x3c>)
 8008c40:	4413      	add	r3, r2
 8008c42:	7a18      	ldrb	r0, [r3, #8]
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	68b9      	ldr	r1, [r7, #8]
 8008c4a:	47a0      	blx	r4
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	371c      	adds	r7, #28
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd90      	pop	{r4, r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	200039b8 	.word	0x200039b8

08008c60 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008c60:	b590      	push	{r4, r7, lr}
 8008c62:	b087      	sub	sp, #28
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60b9      	str	r1, [r7, #8]
 8008c68:	607a      	str	r2, [r7, #4]
 8008c6a:	603b      	str	r3, [r7, #0]
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008c70:	7bfb      	ldrb	r3, [r7, #15]
 8008c72:	4a0a      	ldr	r2, [pc, #40]	; (8008c9c <disk_write+0x3c>)
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	68dc      	ldr	r4, [r3, #12]
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
 8008c7e:	4a07      	ldr	r2, [pc, #28]	; (8008c9c <disk_write+0x3c>)
 8008c80:	4413      	add	r3, r2
 8008c82:	7a18      	ldrb	r0, [r3, #8]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	68b9      	ldr	r1, [r7, #8]
 8008c8a:	47a0      	blx	r4
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	371c      	adds	r7, #28
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd90      	pop	{r4, r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	200039b8 	.word	0x200039b8

08008ca0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	3301      	adds	r3, #1
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008cb0:	89fb      	ldrh	r3, [r7, #14]
 8008cb2:	021b      	lsls	r3, r3, #8
 8008cb4:	b21a      	sxth	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	b21b      	sxth	r3, r3
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	b21b      	sxth	r3, r3
 8008cc0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008cc2:	89fb      	ldrh	r3, [r7, #14]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	3303      	adds	r3, #3
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	021b      	lsls	r3, r3, #8
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	3202      	adds	r2, #2
 8008ce8:	7812      	ldrb	r2, [r2, #0]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	021b      	lsls	r3, r3, #8
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	3201      	adds	r2, #1
 8008cf6:	7812      	ldrb	r2, [r2, #0]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	021b      	lsls	r3, r3, #8
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	7812      	ldrb	r2, [r2, #0]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	60fb      	str	r3, [r7, #12]
	return rv;
 8008d08:	68fb      	ldr	r3, [r7, #12]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
	...

08008d18 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008d20:	2300      	movs	r3, #0
 8008d22:	60fb      	str	r3, [r7, #12]
 8008d24:	e010      	b.n	8008d48 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008d26:	4a0d      	ldr	r2, [pc, #52]	; (8008d5c <clear_lock+0x44>)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	011b      	lsls	r3, r3, #4
 8008d2c:	4413      	add	r3, r2
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d105      	bne.n	8008d42 <clear_lock+0x2a>
 8008d36:	4a09      	ldr	r2, [pc, #36]	; (8008d5c <clear_lock+0x44>)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	011b      	lsls	r3, r3, #4
 8008d3c:	4413      	add	r3, r2
 8008d3e:	2200      	movs	r2, #0
 8008d40:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3301      	adds	r3, #1
 8008d46:	60fb      	str	r3, [r7, #12]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d9eb      	bls.n	8008d26 <clear_lock+0xe>
	}
}
 8008d4e:	bf00      	nop
 8008d50:	bf00      	nop
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr
 8008d5c:	20003998 	.word	0x20003998

08008d60 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b086      	sub	sp, #24
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	78db      	ldrb	r3, [r3, #3]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d034      	beq.n	8008dde <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d78:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	7858      	ldrb	r0, [r3, #1]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008d84:	2301      	movs	r3, #1
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	f7ff ff6a 	bl	8008c60 <disk_write>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d002      	beq.n	8008d98 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	73fb      	strb	r3, [r7, #15]
 8008d96:	e022      	b.n	8008dde <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	697a      	ldr	r2, [r7, #20]
 8008da4:	1ad2      	subs	r2, r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d217      	bcs.n	8008dde <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	789b      	ldrb	r3, [r3, #2]
 8008db2:	613b      	str	r3, [r7, #16]
 8008db4:	e010      	b.n	8008dd8 <sync_window+0x78>
					wsect += fs->fsize;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	699b      	ldr	r3, [r3, #24]
 8008dba:	697a      	ldr	r2, [r7, #20]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	7858      	ldrb	r0, [r3, #1]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008dca:	2301      	movs	r3, #1
 8008dcc:	697a      	ldr	r2, [r7, #20]
 8008dce:	f7ff ff47 	bl	8008c60 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	613b      	str	r3, [r7, #16]
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d8eb      	bhi.n	8008db6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008df2:	2300      	movs	r3, #0
 8008df4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d01b      	beq.n	8008e38 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7ff ffad 	bl	8008d60 <sync_window>
 8008e06:	4603      	mov	r3, r0
 8008e08:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008e0a:	7bfb      	ldrb	r3, [r7, #15]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d113      	bne.n	8008e38 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	7858      	ldrb	r0, [r3, #1]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	683a      	ldr	r2, [r7, #0]
 8008e1e:	f7ff feff 	bl	8008c20 <disk_read>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d004      	beq.n	8008e32 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008e28:	f04f 33ff 	mov.w	r3, #4294967295
 8008e2c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	683a      	ldr	r2, [r7, #0]
 8008e36:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b086      	sub	sp, #24
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
 8008e4a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d904      	bls.n	8008e62 <get_fat+0x20>
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	683a      	ldr	r2, [r7, #0]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d302      	bcc.n	8008e68 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008e62:	2301      	movs	r3, #1
 8008e64:	617b      	str	r3, [r7, #20]
 8008e66:	e08f      	b.n	8008f88 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008e68:	f04f 33ff 	mov.w	r3, #4294967295
 8008e6c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	2b03      	cmp	r3, #3
 8008e74:	d062      	beq.n	8008f3c <get_fat+0xfa>
 8008e76:	2b03      	cmp	r3, #3
 8008e78:	dc7c      	bgt.n	8008f74 <get_fat+0x132>
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d002      	beq.n	8008e84 <get_fat+0x42>
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	d042      	beq.n	8008f08 <get_fat+0xc6>
 8008e82:	e077      	b.n	8008f74 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	085b      	lsrs	r3, r3, #1
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4413      	add	r3, r2
 8008e90:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	6a1a      	ldr	r2, [r3, #32]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	0a5b      	lsrs	r3, r3, #9
 8008e9a:	4413      	add	r3, r2
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6938      	ldr	r0, [r7, #16]
 8008ea0:	f7ff ffa2 	bl	8008de8 <move_window>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d167      	bne.n	8008f7a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	1c5a      	adds	r2, r3, #1
 8008eae:	60fa      	str	r2, [r7, #12]
 8008eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008ebc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	6a1a      	ldr	r2, [r3, #32]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	0a5b      	lsrs	r3, r3, #9
 8008ec6:	4413      	add	r3, r2
 8008ec8:	4619      	mov	r1, r3
 8008eca:	6938      	ldr	r0, [r7, #16]
 8008ecc:	f7ff ff8c 	bl	8008de8 <move_window>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d153      	bne.n	8008f7e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008edc:	693a      	ldr	r2, [r7, #16]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008ee4:	021b      	lsls	r3, r3, #8
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	f003 0301 	and.w	r3, r3, #1
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <get_fat+0xbc>
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	091b      	lsrs	r3, r3, #4
 8008efc:	e002      	b.n	8008f04 <get_fat+0xc2>
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f04:	617b      	str	r3, [r7, #20]
			break;
 8008f06:	e03f      	b.n	8008f88 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	6a1a      	ldr	r2, [r3, #32]
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	0a1b      	lsrs	r3, r3, #8
 8008f10:	4413      	add	r3, r2
 8008f12:	4619      	mov	r1, r3
 8008f14:	6938      	ldr	r0, [r7, #16]
 8008f16:	f7ff ff67 	bl	8008de8 <move_window>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d130      	bne.n	8008f82 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008f2e:	4413      	add	r3, r2
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7ff feb5 	bl	8008ca0 <ld_word>
 8008f36:	4603      	mov	r3, r0
 8008f38:	617b      	str	r3, [r7, #20]
			break;
 8008f3a:	e025      	b.n	8008f88 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	6a1a      	ldr	r2, [r3, #32]
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	09db      	lsrs	r3, r3, #7
 8008f44:	4413      	add	r3, r2
 8008f46:	4619      	mov	r1, r3
 8008f48:	6938      	ldr	r0, [r7, #16]
 8008f4a:	f7ff ff4d 	bl	8008de8 <move_window>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d118      	bne.n	8008f86 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008f62:	4413      	add	r3, r2
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7ff feb3 	bl	8008cd0 <ld_dword>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008f70:	617b      	str	r3, [r7, #20]
			break;
 8008f72:	e009      	b.n	8008f88 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008f74:	2301      	movs	r3, #1
 8008f76:	617b      	str	r3, [r7, #20]
 8008f78:	e006      	b.n	8008f88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f7a:	bf00      	nop
 8008f7c:	e004      	b.n	8008f88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f7e:	bf00      	nop
 8008f80:	e002      	b.n	8008f88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008f82:	bf00      	nop
 8008f84:	e000      	b.n	8008f88 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008f86:	bf00      	nop
		}
	}

	return val;
 8008f88:	697b      	ldr	r3, [r7, #20]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b087      	sub	sp, #28
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f9e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d031      	beq.n	800900c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	617b      	str	r3, [r7, #20]
 8008fae:	e002      	b.n	8008fb6 <get_ldnumber+0x24>
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	617b      	str	r3, [r7, #20]
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	2b20      	cmp	r3, #32
 8008fbc:	d903      	bls.n	8008fc6 <get_ldnumber+0x34>
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	2b3a      	cmp	r3, #58	; 0x3a
 8008fc4:	d1f4      	bne.n	8008fb0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	2b3a      	cmp	r3, #58	; 0x3a
 8008fcc:	d11c      	bne.n	8009008 <get_ldnumber+0x76>
			tp = *path;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	1c5a      	adds	r2, r3, #1
 8008fd8:	60fa      	str	r2, [r7, #12]
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	3b30      	subs	r3, #48	; 0x30
 8008fde:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	2b09      	cmp	r3, #9
 8008fe4:	d80e      	bhi.n	8009004 <get_ldnumber+0x72>
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d10a      	bne.n	8009004 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d107      	bne.n	8009004 <get_ldnumber+0x72>
					vol = (int)i;
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	617b      	str	r3, [r7, #20]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	e002      	b.n	800900e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009008:	2300      	movs	r3, #0
 800900a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800900c:	693b      	ldr	r3, [r7, #16]
}
 800900e:	4618      	mov	r0, r3
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
	...

0800901c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	70da      	strb	r2, [r3, #3]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f04f 32ff 	mov.w	r2, #4294967295
 8009032:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009034:	6839      	ldr	r1, [r7, #0]
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7ff fed6 	bl	8008de8 <move_window>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d001      	beq.n	8009046 <check_fs+0x2a>
 8009042:	2304      	movs	r3, #4
 8009044:	e038      	b.n	80090b8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	3330      	adds	r3, #48	; 0x30
 800904a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff fe26 	bl	8008ca0 <ld_word>
 8009054:	4603      	mov	r3, r0
 8009056:	461a      	mov	r2, r3
 8009058:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800905c:	429a      	cmp	r2, r3
 800905e:	d001      	beq.n	8009064 <check_fs+0x48>
 8009060:	2303      	movs	r3, #3
 8009062:	e029      	b.n	80090b8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800906a:	2be9      	cmp	r3, #233	; 0xe9
 800906c:	d009      	beq.n	8009082 <check_fs+0x66>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009074:	2beb      	cmp	r3, #235	; 0xeb
 8009076:	d11e      	bne.n	80090b6 <check_fs+0x9a>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800907e:	2b90      	cmp	r3, #144	; 0x90
 8009080:	d119      	bne.n	80090b6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	3330      	adds	r3, #48	; 0x30
 8009086:	3336      	adds	r3, #54	; 0x36
 8009088:	4618      	mov	r0, r3
 800908a:	f7ff fe21 	bl	8008cd0 <ld_dword>
 800908e:	4603      	mov	r3, r0
 8009090:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009094:	4a0a      	ldr	r2, [pc, #40]	; (80090c0 <check_fs+0xa4>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d101      	bne.n	800909e <check_fs+0x82>
 800909a:	2300      	movs	r3, #0
 800909c:	e00c      	b.n	80090b8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	3330      	adds	r3, #48	; 0x30
 80090a2:	3352      	adds	r3, #82	; 0x52
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7ff fe13 	bl	8008cd0 <ld_dword>
 80090aa:	4603      	mov	r3, r0
 80090ac:	4a05      	ldr	r2, [pc, #20]	; (80090c4 <check_fs+0xa8>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d101      	bne.n	80090b6 <check_fs+0x9a>
 80090b2:	2300      	movs	r3, #0
 80090b4:	e000      	b.n	80090b8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80090b6:	2302      	movs	r3, #2
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3708      	adds	r7, #8
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	00544146 	.word	0x00544146
 80090c4:	33544146 	.word	0x33544146

080090c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b096      	sub	sp, #88	; 0x58
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	4613      	mov	r3, r2
 80090d4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	2200      	movs	r2, #0
 80090da:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f7ff ff58 	bl	8008f92 <get_ldnumber>
 80090e2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80090e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	da01      	bge.n	80090ee <find_volume+0x26>
 80090ea:	230b      	movs	r3, #11
 80090ec:	e22d      	b.n	800954a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80090ee:	4aa1      	ldr	r2, [pc, #644]	; (8009374 <find_volume+0x2ac>)
 80090f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090f6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80090f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d101      	bne.n	8009102 <find_volume+0x3a>
 80090fe:	230c      	movs	r3, #12
 8009100:	e223      	b.n	800954a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009106:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009108:	79fb      	ldrb	r3, [r7, #7]
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d01a      	beq.n	800914e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800911a:	785b      	ldrb	r3, [r3, #1]
 800911c:	4618      	mov	r0, r3
 800911e:	f7ff fd3f 	bl	8008ba0 <disk_status>
 8009122:	4603      	mov	r3, r0
 8009124:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009128:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800912c:	f003 0301 	and.w	r3, r3, #1
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10c      	bne.n	800914e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009134:	79fb      	ldrb	r3, [r7, #7]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d007      	beq.n	800914a <find_volume+0x82>
 800913a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800913e:	f003 0304 	and.w	r3, r3, #4
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009146:	230a      	movs	r3, #10
 8009148:	e1ff      	b.n	800954a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800914a:	2300      	movs	r3, #0
 800914c:	e1fd      	b.n	800954a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800914e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009150:	2200      	movs	r2, #0
 8009152:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009156:	b2da      	uxtb	r2, r3
 8009158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800915c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915e:	785b      	ldrb	r3, [r3, #1]
 8009160:	4618      	mov	r0, r3
 8009162:	f7ff fd37 	bl	8008bd4 <disk_initialize>
 8009166:	4603      	mov	r3, r0
 8009168:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800916c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009178:	2303      	movs	r3, #3
 800917a:	e1e6      	b.n	800954a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800917c:	79fb      	ldrb	r3, [r7, #7]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d007      	beq.n	8009192 <find_volume+0xca>
 8009182:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009186:	f003 0304 	and.w	r3, r3, #4
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800918e:	230a      	movs	r3, #10
 8009190:	e1db      	b.n	800954a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009192:	2300      	movs	r3, #0
 8009194:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009196:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009198:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800919a:	f7ff ff3f 	bl	800901c <check_fs>
 800919e:	4603      	mov	r3, r0
 80091a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80091a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d149      	bne.n	8009240 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80091ac:	2300      	movs	r3, #0
 80091ae:	643b      	str	r3, [r7, #64]	; 0x40
 80091b0:	e01e      	b.n	80091f0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80091b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80091b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091ba:	011b      	lsls	r3, r3, #4
 80091bc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80091c0:	4413      	add	r3, r2
 80091c2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80091c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c6:	3304      	adds	r3, #4
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d006      	beq.n	80091dc <find_volume+0x114>
 80091ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d0:	3308      	adds	r3, #8
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7ff fd7c 	bl	8008cd0 <ld_dword>
 80091d8:	4602      	mov	r2, r0
 80091da:	e000      	b.n	80091de <find_volume+0x116>
 80091dc:	2200      	movs	r2, #0
 80091de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	3358      	adds	r3, #88	; 0x58
 80091e4:	443b      	add	r3, r7
 80091e6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80091ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091ec:	3301      	adds	r3, #1
 80091ee:	643b      	str	r3, [r7, #64]	; 0x40
 80091f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091f2:	2b03      	cmp	r3, #3
 80091f4:	d9dd      	bls.n	80091b2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80091f6:	2300      	movs	r3, #0
 80091f8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80091fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <find_volume+0x13e>
 8009200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009202:	3b01      	subs	r3, #1
 8009204:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009206:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	3358      	adds	r3, #88	; 0x58
 800920c:	443b      	add	r3, r7
 800920e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009212:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009216:	2b00      	cmp	r3, #0
 8009218:	d005      	beq.n	8009226 <find_volume+0x15e>
 800921a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800921c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800921e:	f7ff fefd 	bl	800901c <check_fs>
 8009222:	4603      	mov	r3, r0
 8009224:	e000      	b.n	8009228 <find_volume+0x160>
 8009226:	2303      	movs	r3, #3
 8009228:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800922c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009230:	2b01      	cmp	r3, #1
 8009232:	d905      	bls.n	8009240 <find_volume+0x178>
 8009234:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009236:	3301      	adds	r3, #1
 8009238:	643b      	str	r3, [r7, #64]	; 0x40
 800923a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800923c:	2b03      	cmp	r3, #3
 800923e:	d9e2      	bls.n	8009206 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009240:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009244:	2b04      	cmp	r3, #4
 8009246:	d101      	bne.n	800924c <find_volume+0x184>
 8009248:	2301      	movs	r3, #1
 800924a:	e17e      	b.n	800954a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800924c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009250:	2b01      	cmp	r3, #1
 8009252:	d901      	bls.n	8009258 <find_volume+0x190>
 8009254:	230d      	movs	r3, #13
 8009256:	e178      	b.n	800954a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800925a:	3330      	adds	r3, #48	; 0x30
 800925c:	330b      	adds	r3, #11
 800925e:	4618      	mov	r0, r3
 8009260:	f7ff fd1e 	bl	8008ca0 <ld_word>
 8009264:	4603      	mov	r3, r0
 8009266:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800926a:	d001      	beq.n	8009270 <find_volume+0x1a8>
 800926c:	230d      	movs	r3, #13
 800926e:	e16c      	b.n	800954a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009272:	3330      	adds	r3, #48	; 0x30
 8009274:	3316      	adds	r3, #22
 8009276:	4618      	mov	r0, r3
 8009278:	f7ff fd12 	bl	8008ca0 <ld_word>
 800927c:	4603      	mov	r3, r0
 800927e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <find_volume+0x1cc>
 8009286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009288:	3330      	adds	r3, #48	; 0x30
 800928a:	3324      	adds	r3, #36	; 0x24
 800928c:	4618      	mov	r0, r3
 800928e:	f7ff fd1f 	bl	8008cd0 <ld_dword>
 8009292:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009296:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009298:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800929a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800929c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80092a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80092a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a6:	789b      	ldrb	r3, [r3, #2]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d005      	beq.n	80092b8 <find_volume+0x1f0>
 80092ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ae:	789b      	ldrb	r3, [r3, #2]
 80092b0:	2b02      	cmp	r3, #2
 80092b2:	d001      	beq.n	80092b8 <find_volume+0x1f0>
 80092b4:	230d      	movs	r3, #13
 80092b6:	e148      	b.n	800954a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80092b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ba:	789b      	ldrb	r3, [r3, #2]
 80092bc:	461a      	mov	r2, r3
 80092be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092c0:	fb02 f303 	mul.w	r3, r2, r3
 80092c4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80092c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80092d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d4:	895b      	ldrh	r3, [r3, #10]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d008      	beq.n	80092ec <find_volume+0x224>
 80092da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092dc:	895b      	ldrh	r3, [r3, #10]
 80092de:	461a      	mov	r2, r3
 80092e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092e2:	895b      	ldrh	r3, [r3, #10]
 80092e4:	3b01      	subs	r3, #1
 80092e6:	4013      	ands	r3, r2
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d001      	beq.n	80092f0 <find_volume+0x228>
 80092ec:	230d      	movs	r3, #13
 80092ee:	e12c      	b.n	800954a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80092f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f2:	3330      	adds	r3, #48	; 0x30
 80092f4:	3311      	adds	r3, #17
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7ff fcd2 	bl	8008ca0 <ld_word>
 80092fc:	4603      	mov	r3, r0
 80092fe:	461a      	mov	r2, r3
 8009300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009302:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009306:	891b      	ldrh	r3, [r3, #8]
 8009308:	f003 030f 	and.w	r3, r3, #15
 800930c:	b29b      	uxth	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <find_volume+0x24e>
 8009312:	230d      	movs	r3, #13
 8009314:	e119      	b.n	800954a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009318:	3330      	adds	r3, #48	; 0x30
 800931a:	3313      	adds	r3, #19
 800931c:	4618      	mov	r0, r3
 800931e:	f7ff fcbf 	bl	8008ca0 <ld_word>
 8009322:	4603      	mov	r3, r0
 8009324:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009328:	2b00      	cmp	r3, #0
 800932a:	d106      	bne.n	800933a <find_volume+0x272>
 800932c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800932e:	3330      	adds	r3, #48	; 0x30
 8009330:	3320      	adds	r3, #32
 8009332:	4618      	mov	r0, r3
 8009334:	f7ff fccc 	bl	8008cd0 <ld_dword>
 8009338:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800933a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800933c:	3330      	adds	r3, #48	; 0x30
 800933e:	330e      	adds	r3, #14
 8009340:	4618      	mov	r0, r3
 8009342:	f7ff fcad 	bl	8008ca0 <ld_word>
 8009346:	4603      	mov	r3, r0
 8009348:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800934a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800934c:	2b00      	cmp	r3, #0
 800934e:	d101      	bne.n	8009354 <find_volume+0x28c>
 8009350:	230d      	movs	r3, #13
 8009352:	e0fa      	b.n	800954a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009354:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009358:	4413      	add	r3, r2
 800935a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800935c:	8912      	ldrh	r2, [r2, #8]
 800935e:	0912      	lsrs	r2, r2, #4
 8009360:	b292      	uxth	r2, r2
 8009362:	4413      	add	r3, r2
 8009364:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009366:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800936a:	429a      	cmp	r2, r3
 800936c:	d204      	bcs.n	8009378 <find_volume+0x2b0>
 800936e:	230d      	movs	r3, #13
 8009370:	e0eb      	b.n	800954a <find_volume+0x482>
 8009372:	bf00      	nop
 8009374:	20003990 	.word	0x20003990
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009378:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800937a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009380:	8952      	ldrh	r2, [r2, #10]
 8009382:	fbb3 f3f2 	udiv	r3, r3, r2
 8009386:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938a:	2b00      	cmp	r3, #0
 800938c:	d101      	bne.n	8009392 <find_volume+0x2ca>
 800938e:	230d      	movs	r3, #13
 8009390:	e0db      	b.n	800954a <find_volume+0x482>
		fmt = FS_FAT32;
 8009392:	2303      	movs	r3, #3
 8009394:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800939a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800939e:	4293      	cmp	r3, r2
 80093a0:	d802      	bhi.n	80093a8 <find_volume+0x2e0>
 80093a2:	2302      	movs	r3, #2
 80093a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	f640 72f5 	movw	r2, #4085	; 0xff5
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d802      	bhi.n	80093b8 <find_volume+0x2f0>
 80093b2:	2301      	movs	r3, #1
 80093b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80093b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ba:	1c9a      	adds	r2, r3, #2
 80093bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093be:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80093c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80093c4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80093c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80093c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093ca:	441a      	add	r2, r3
 80093cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ce:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80093d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80093d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d4:	441a      	add	r2, r3
 80093d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d8:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80093da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d11e      	bne.n	8009420 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80093e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e4:	3330      	adds	r3, #48	; 0x30
 80093e6:	332a      	adds	r3, #42	; 0x2a
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7ff fc59 	bl	8008ca0 <ld_word>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <find_volume+0x330>
 80093f4:	230d      	movs	r3, #13
 80093f6:	e0a8      	b.n	800954a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80093f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fa:	891b      	ldrh	r3, [r3, #8]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d001      	beq.n	8009404 <find_volume+0x33c>
 8009400:	230d      	movs	r3, #13
 8009402:	e0a2      	b.n	800954a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009406:	3330      	adds	r3, #48	; 0x30
 8009408:	332c      	adds	r3, #44	; 0x2c
 800940a:	4618      	mov	r0, r3
 800940c:	f7ff fc60 	bl	8008cd0 <ld_dword>
 8009410:	4602      	mov	r2, r0
 8009412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009414:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009418:	695b      	ldr	r3, [r3, #20]
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	647b      	str	r3, [r7, #68]	; 0x44
 800941e:	e01f      	b.n	8009460 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009422:	891b      	ldrh	r3, [r3, #8]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <find_volume+0x364>
 8009428:	230d      	movs	r3, #13
 800942a:	e08e      	b.n	800954a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800942c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800942e:	6a1a      	ldr	r2, [r3, #32]
 8009430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009432:	441a      	add	r2, r3
 8009434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009436:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009438:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800943c:	2b02      	cmp	r3, #2
 800943e:	d103      	bne.n	8009448 <find_volume+0x380>
 8009440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009442:	695b      	ldr	r3, [r3, #20]
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	e00a      	b.n	800945e <find_volume+0x396>
 8009448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944a:	695a      	ldr	r2, [r3, #20]
 800944c:	4613      	mov	r3, r2
 800944e:	005b      	lsls	r3, r3, #1
 8009450:	4413      	add	r3, r2
 8009452:	085a      	lsrs	r2, r3, #1
 8009454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009456:	695b      	ldr	r3, [r3, #20]
 8009458:	f003 0301 	and.w	r3, r3, #1
 800945c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800945e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009462:	699a      	ldr	r2, [r3, #24]
 8009464:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009466:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800946a:	0a5b      	lsrs	r3, r3, #9
 800946c:	429a      	cmp	r2, r3
 800946e:	d201      	bcs.n	8009474 <find_volume+0x3ac>
 8009470:	230d      	movs	r3, #13
 8009472:	e06a      	b.n	800954a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009476:	f04f 32ff 	mov.w	r2, #4294967295
 800947a:	611a      	str	r2, [r3, #16]
 800947c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800947e:	691a      	ldr	r2, [r3, #16]
 8009480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009482:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009486:	2280      	movs	r2, #128	; 0x80
 8009488:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800948a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800948e:	2b03      	cmp	r3, #3
 8009490:	d149      	bne.n	8009526 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009494:	3330      	adds	r3, #48	; 0x30
 8009496:	3330      	adds	r3, #48	; 0x30
 8009498:	4618      	mov	r0, r3
 800949a:	f7ff fc01 	bl	8008ca0 <ld_word>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d140      	bne.n	8009526 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80094a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094a6:	3301      	adds	r3, #1
 80094a8:	4619      	mov	r1, r3
 80094aa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80094ac:	f7ff fc9c 	bl	8008de8 <move_window>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d137      	bne.n	8009526 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80094b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b8:	2200      	movs	r2, #0
 80094ba:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80094bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094be:	3330      	adds	r3, #48	; 0x30
 80094c0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7ff fbeb 	bl	8008ca0 <ld_word>
 80094ca:	4603      	mov	r3, r0
 80094cc:	461a      	mov	r2, r3
 80094ce:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d127      	bne.n	8009526 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80094d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d8:	3330      	adds	r3, #48	; 0x30
 80094da:	4618      	mov	r0, r3
 80094dc:	f7ff fbf8 	bl	8008cd0 <ld_dword>
 80094e0:	4603      	mov	r3, r0
 80094e2:	4a1c      	ldr	r2, [pc, #112]	; (8009554 <find_volume+0x48c>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d11e      	bne.n	8009526 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80094e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ea:	3330      	adds	r3, #48	; 0x30
 80094ec:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7ff fbed 	bl	8008cd0 <ld_dword>
 80094f6:	4603      	mov	r3, r0
 80094f8:	4a17      	ldr	r2, [pc, #92]	; (8009558 <find_volume+0x490>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d113      	bne.n	8009526 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80094fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009500:	3330      	adds	r3, #48	; 0x30
 8009502:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009506:	4618      	mov	r0, r3
 8009508:	f7ff fbe2 	bl	8008cd0 <ld_dword>
 800950c:	4602      	mov	r2, r0
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009514:	3330      	adds	r3, #48	; 0x30
 8009516:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff fbd8 	bl	8008cd0 <ld_dword>
 8009520:	4602      	mov	r2, r0
 8009522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009524:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009528:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800952c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800952e:	4b0b      	ldr	r3, [pc, #44]	; (800955c <find_volume+0x494>)
 8009530:	881b      	ldrh	r3, [r3, #0]
 8009532:	3301      	adds	r3, #1
 8009534:	b29a      	uxth	r2, r3
 8009536:	4b09      	ldr	r3, [pc, #36]	; (800955c <find_volume+0x494>)
 8009538:	801a      	strh	r2, [r3, #0]
 800953a:	4b08      	ldr	r3, [pc, #32]	; (800955c <find_volume+0x494>)
 800953c:	881a      	ldrh	r2, [r3, #0]
 800953e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009540:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009542:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009544:	f7ff fbe8 	bl	8008d18 <clear_lock>
#endif
	return FR_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3758      	adds	r7, #88	; 0x58
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	41615252 	.word	0x41615252
 8009558:	61417272 	.word	0x61417272
 800955c:	20003994 	.word	0x20003994

08009560 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b088      	sub	sp, #32
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	4613      	mov	r3, r2
 800956c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009572:	f107 0310 	add.w	r3, r7, #16
 8009576:	4618      	mov	r0, r3
 8009578:	f7ff fd0b 	bl	8008f92 <get_ldnumber>
 800957c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	2b00      	cmp	r3, #0
 8009582:	da01      	bge.n	8009588 <f_mount+0x28>
 8009584:	230b      	movs	r3, #11
 8009586:	e02b      	b.n	80095e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009588:	4a17      	ldr	r2, [pc, #92]	; (80095e8 <f_mount+0x88>)
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009590:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009598:	69b8      	ldr	r0, [r7, #24]
 800959a:	f7ff fbbd 	bl	8008d18 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	2200      	movs	r2, #0
 80095a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d002      	beq.n	80095b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	490d      	ldr	r1, [pc, #52]	; (80095e8 <f_mount+0x88>)
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d002      	beq.n	80095c6 <f_mount+0x66>
 80095c0:	79fb      	ldrb	r3, [r7, #7]
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d001      	beq.n	80095ca <f_mount+0x6a>
 80095c6:	2300      	movs	r3, #0
 80095c8:	e00a      	b.n	80095e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80095ca:	f107 010c 	add.w	r1, r7, #12
 80095ce:	f107 0308 	add.w	r3, r7, #8
 80095d2:	2200      	movs	r2, #0
 80095d4:	4618      	mov	r0, r3
 80095d6:	f7ff fd77 	bl	80090c8 <find_volume>
 80095da:	4603      	mov	r3, r0
 80095dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80095de:	7dfb      	ldrb	r3, [r7, #23]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3720      	adds	r7, #32
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	20003990 	.word	0x20003990

080095ec <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b092      	sub	sp, #72	; 0x48
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80095f8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80095fc:	f107 030c 	add.w	r3, r7, #12
 8009600:	2200      	movs	r2, #0
 8009602:	4618      	mov	r0, r3
 8009604:	f7ff fd60 	bl	80090c8 <find_volume>
 8009608:	4603      	mov	r3, r0
 800960a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800960e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 8099 	bne.w	800974a <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800961e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009620:	691a      	ldr	r2, [r3, #16]
 8009622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	3b02      	subs	r3, #2
 8009628:	429a      	cmp	r2, r3
 800962a:	d804      	bhi.n	8009636 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800962c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962e:	691a      	ldr	r2, [r3, #16]
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	601a      	str	r2, [r3, #0]
 8009634:	e089      	b.n	800974a <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009636:	2300      	movs	r3, #0
 8009638:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800963a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	2b01      	cmp	r3, #1
 8009640:	d128      	bne.n	8009694 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009642:	2302      	movs	r3, #2
 8009644:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009648:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800964a:	f107 0314 	add.w	r3, r7, #20
 800964e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009650:	4618      	mov	r0, r3
 8009652:	f7ff fbf6 	bl	8008e42 <get_fat>
 8009656:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8009658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800965a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800965e:	d103      	bne.n	8009668 <f_getfree+0x7c>
 8009660:	2301      	movs	r3, #1
 8009662:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009666:	e063      	b.n	8009730 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8009668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966a:	2b01      	cmp	r3, #1
 800966c:	d103      	bne.n	8009676 <f_getfree+0x8a>
 800966e:	2302      	movs	r3, #2
 8009670:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009674:	e05c      	b.n	8009730 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8009676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009678:	2b00      	cmp	r3, #0
 800967a:	d102      	bne.n	8009682 <f_getfree+0x96>
 800967c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800967e:	3301      	adds	r3, #1
 8009680:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8009682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009684:	3301      	adds	r3, #1
 8009686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968a:	695b      	ldr	r3, [r3, #20]
 800968c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800968e:	429a      	cmp	r2, r3
 8009690:	d3db      	bcc.n	800964a <f_getfree+0x5e>
 8009692:	e04d      	b.n	8009730 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009696:	695b      	ldr	r3, [r3, #20]
 8009698:	63fb      	str	r3, [r7, #60]	; 0x3c
 800969a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800969c:	6a1b      	ldr	r3, [r3, #32]
 800969e:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 80096a0:	2300      	movs	r3, #0
 80096a2:	637b      	str	r3, [r7, #52]	; 0x34
 80096a4:	2300      	movs	r3, #0
 80096a6:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 80096a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d113      	bne.n	80096d6 <f_getfree+0xea>
							res = move_window(fs, sect++);
 80096ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	1c5a      	adds	r2, r3, #1
 80096b4:	63ba      	str	r2, [r7, #56]	; 0x38
 80096b6:	4619      	mov	r1, r3
 80096b8:	f7ff fb96 	bl	8008de8 <move_window>
 80096bc:	4603      	mov	r3, r0
 80096be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80096c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d131      	bne.n	800972e <f_getfree+0x142>
							p = fs->win;
 80096ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096cc:	3330      	adds	r3, #48	; 0x30
 80096ce:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80096d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80096d4:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80096d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d10f      	bne.n	80096fe <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80096de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80096e0:	f7ff fade 	bl	8008ca0 <ld_word>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d102      	bne.n	80096f0 <f_getfree+0x104>
 80096ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096ec:	3301      	adds	r3, #1
 80096ee:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80096f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f2:	3302      	adds	r3, #2
 80096f4:	633b      	str	r3, [r7, #48]	; 0x30
 80096f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096f8:	3b02      	subs	r3, #2
 80096fa:	637b      	str	r3, [r7, #52]	; 0x34
 80096fc:	e010      	b.n	8009720 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80096fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009700:	f7ff fae6 	bl	8008cd0 <ld_dword>
 8009704:	4603      	mov	r3, r0
 8009706:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800970a:	2b00      	cmp	r3, #0
 800970c:	d102      	bne.n	8009714 <f_getfree+0x128>
 800970e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009710:	3301      	adds	r3, #1
 8009712:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8009714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009716:	3304      	adds	r3, #4
 8009718:	633b      	str	r3, [r7, #48]	; 0x30
 800971a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800971c:	3b04      	subs	r3, #4
 800971e:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8009720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009722:	3b01      	subs	r3, #1
 8009724:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1bd      	bne.n	80096a8 <f_getfree+0xbc>
 800972c:	e000      	b.n	8009730 <f_getfree+0x144>
							if (res != FR_OK) break;
 800972e:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009734:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800973a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800973c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973e:	791a      	ldrb	r2, [r3, #4]
 8009740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009742:	f042 0201 	orr.w	r2, r2, #1
 8009746:	b2d2      	uxtb	r2, r2
 8009748:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800974a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800974e:	4618      	mov	r0, r3
 8009750:	3748      	adds	r7, #72	; 0x48
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
	...

08009758 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009758:	b480      	push	{r7}
 800975a:	b087      	sub	sp, #28
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	4613      	mov	r3, r2
 8009764:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009766:	2301      	movs	r3, #1
 8009768:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800976a:	2300      	movs	r3, #0
 800976c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800976e:	4b1f      	ldr	r3, [pc, #124]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 8009770:	7a5b      	ldrb	r3, [r3, #9]
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b00      	cmp	r3, #0
 8009776:	d131      	bne.n	80097dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009778:	4b1c      	ldr	r3, [pc, #112]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 800977a:	7a5b      	ldrb	r3, [r3, #9]
 800977c:	b2db      	uxtb	r3, r3
 800977e:	461a      	mov	r2, r3
 8009780:	4b1a      	ldr	r3, [pc, #104]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 8009782:	2100      	movs	r1, #0
 8009784:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009786:	4b19      	ldr	r3, [pc, #100]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 8009788:	7a5b      	ldrb	r3, [r3, #9]
 800978a:	b2db      	uxtb	r3, r3
 800978c:	4a17      	ldr	r2, [pc, #92]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4413      	add	r3, r2
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009796:	4b15      	ldr	r3, [pc, #84]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 8009798:	7a5b      	ldrb	r3, [r3, #9]
 800979a:	b2db      	uxtb	r3, r3
 800979c:	461a      	mov	r2, r3
 800979e:	4b13      	ldr	r3, [pc, #76]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 80097a0:	4413      	add	r3, r2
 80097a2:	79fa      	ldrb	r2, [r7, #7]
 80097a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80097a6:	4b11      	ldr	r3, [pc, #68]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 80097a8:	7a5b      	ldrb	r3, [r3, #9]
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	1c5a      	adds	r2, r3, #1
 80097ae:	b2d1      	uxtb	r1, r2
 80097b0:	4a0e      	ldr	r2, [pc, #56]	; (80097ec <FATFS_LinkDriverEx+0x94>)
 80097b2:	7251      	strb	r1, [r2, #9]
 80097b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80097b6:	7dbb      	ldrb	r3, [r7, #22]
 80097b8:	3330      	adds	r3, #48	; 0x30
 80097ba:	b2da      	uxtb	r2, r3
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	3301      	adds	r3, #1
 80097c4:	223a      	movs	r2, #58	; 0x3a
 80097c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	3302      	adds	r3, #2
 80097cc:	222f      	movs	r2, #47	; 0x2f
 80097ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	3303      	adds	r3, #3
 80097d4:	2200      	movs	r2, #0
 80097d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80097d8:	2300      	movs	r3, #0
 80097da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	371c      	adds	r7, #28
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	200039b8 	.word	0x200039b8

080097f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80097fa:	2200      	movs	r2, #0
 80097fc:	6839      	ldr	r1, [r7, #0]
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f7ff ffaa 	bl	8009758 <FATFS_LinkDriverEx>
 8009804:	4603      	mov	r3, r0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3708      	adds	r7, #8
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}

0800980e <__cvt>:
 800980e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009812:	ec55 4b10 	vmov	r4, r5, d0
 8009816:	2d00      	cmp	r5, #0
 8009818:	460e      	mov	r6, r1
 800981a:	4619      	mov	r1, r3
 800981c:	462b      	mov	r3, r5
 800981e:	bfbb      	ittet	lt
 8009820:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009824:	461d      	movlt	r5, r3
 8009826:	2300      	movge	r3, #0
 8009828:	232d      	movlt	r3, #45	; 0x2d
 800982a:	700b      	strb	r3, [r1, #0]
 800982c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800982e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009832:	4691      	mov	r9, r2
 8009834:	f023 0820 	bic.w	r8, r3, #32
 8009838:	bfbc      	itt	lt
 800983a:	4622      	movlt	r2, r4
 800983c:	4614      	movlt	r4, r2
 800983e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009842:	d005      	beq.n	8009850 <__cvt+0x42>
 8009844:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009848:	d100      	bne.n	800984c <__cvt+0x3e>
 800984a:	3601      	adds	r6, #1
 800984c:	2102      	movs	r1, #2
 800984e:	e000      	b.n	8009852 <__cvt+0x44>
 8009850:	2103      	movs	r1, #3
 8009852:	ab03      	add	r3, sp, #12
 8009854:	9301      	str	r3, [sp, #4]
 8009856:	ab02      	add	r3, sp, #8
 8009858:	9300      	str	r3, [sp, #0]
 800985a:	ec45 4b10 	vmov	d0, r4, r5
 800985e:	4653      	mov	r3, sl
 8009860:	4632      	mov	r2, r6
 8009862:	f000 ff6d 	bl	800a740 <_dtoa_r>
 8009866:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800986a:	4607      	mov	r7, r0
 800986c:	d102      	bne.n	8009874 <__cvt+0x66>
 800986e:	f019 0f01 	tst.w	r9, #1
 8009872:	d022      	beq.n	80098ba <__cvt+0xac>
 8009874:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009878:	eb07 0906 	add.w	r9, r7, r6
 800987c:	d110      	bne.n	80098a0 <__cvt+0x92>
 800987e:	783b      	ldrb	r3, [r7, #0]
 8009880:	2b30      	cmp	r3, #48	; 0x30
 8009882:	d10a      	bne.n	800989a <__cvt+0x8c>
 8009884:	2200      	movs	r2, #0
 8009886:	2300      	movs	r3, #0
 8009888:	4620      	mov	r0, r4
 800988a:	4629      	mov	r1, r5
 800988c:	f7f7 f924 	bl	8000ad8 <__aeabi_dcmpeq>
 8009890:	b918      	cbnz	r0, 800989a <__cvt+0x8c>
 8009892:	f1c6 0601 	rsb	r6, r6, #1
 8009896:	f8ca 6000 	str.w	r6, [sl]
 800989a:	f8da 3000 	ldr.w	r3, [sl]
 800989e:	4499      	add	r9, r3
 80098a0:	2200      	movs	r2, #0
 80098a2:	2300      	movs	r3, #0
 80098a4:	4620      	mov	r0, r4
 80098a6:	4629      	mov	r1, r5
 80098a8:	f7f7 f916 	bl	8000ad8 <__aeabi_dcmpeq>
 80098ac:	b108      	cbz	r0, 80098b2 <__cvt+0xa4>
 80098ae:	f8cd 900c 	str.w	r9, [sp, #12]
 80098b2:	2230      	movs	r2, #48	; 0x30
 80098b4:	9b03      	ldr	r3, [sp, #12]
 80098b6:	454b      	cmp	r3, r9
 80098b8:	d307      	bcc.n	80098ca <__cvt+0xbc>
 80098ba:	9b03      	ldr	r3, [sp, #12]
 80098bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098be:	1bdb      	subs	r3, r3, r7
 80098c0:	4638      	mov	r0, r7
 80098c2:	6013      	str	r3, [r2, #0]
 80098c4:	b004      	add	sp, #16
 80098c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098ca:	1c59      	adds	r1, r3, #1
 80098cc:	9103      	str	r1, [sp, #12]
 80098ce:	701a      	strb	r2, [r3, #0]
 80098d0:	e7f0      	b.n	80098b4 <__cvt+0xa6>

080098d2 <__exponent>:
 80098d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098d4:	4603      	mov	r3, r0
 80098d6:	2900      	cmp	r1, #0
 80098d8:	bfb8      	it	lt
 80098da:	4249      	neglt	r1, r1
 80098dc:	f803 2b02 	strb.w	r2, [r3], #2
 80098e0:	bfb4      	ite	lt
 80098e2:	222d      	movlt	r2, #45	; 0x2d
 80098e4:	222b      	movge	r2, #43	; 0x2b
 80098e6:	2909      	cmp	r1, #9
 80098e8:	7042      	strb	r2, [r0, #1]
 80098ea:	dd2a      	ble.n	8009942 <__exponent+0x70>
 80098ec:	f10d 0207 	add.w	r2, sp, #7
 80098f0:	4617      	mov	r7, r2
 80098f2:	260a      	movs	r6, #10
 80098f4:	4694      	mov	ip, r2
 80098f6:	fb91 f5f6 	sdiv	r5, r1, r6
 80098fa:	fb06 1415 	mls	r4, r6, r5, r1
 80098fe:	3430      	adds	r4, #48	; 0x30
 8009900:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009904:	460c      	mov	r4, r1
 8009906:	2c63      	cmp	r4, #99	; 0x63
 8009908:	f102 32ff 	add.w	r2, r2, #4294967295
 800990c:	4629      	mov	r1, r5
 800990e:	dcf1      	bgt.n	80098f4 <__exponent+0x22>
 8009910:	3130      	adds	r1, #48	; 0x30
 8009912:	f1ac 0402 	sub.w	r4, ip, #2
 8009916:	f802 1c01 	strb.w	r1, [r2, #-1]
 800991a:	1c41      	adds	r1, r0, #1
 800991c:	4622      	mov	r2, r4
 800991e:	42ba      	cmp	r2, r7
 8009920:	d30a      	bcc.n	8009938 <__exponent+0x66>
 8009922:	f10d 0209 	add.w	r2, sp, #9
 8009926:	eba2 020c 	sub.w	r2, r2, ip
 800992a:	42bc      	cmp	r4, r7
 800992c:	bf88      	it	hi
 800992e:	2200      	movhi	r2, #0
 8009930:	4413      	add	r3, r2
 8009932:	1a18      	subs	r0, r3, r0
 8009934:	b003      	add	sp, #12
 8009936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009938:	f812 5b01 	ldrb.w	r5, [r2], #1
 800993c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009940:	e7ed      	b.n	800991e <__exponent+0x4c>
 8009942:	2330      	movs	r3, #48	; 0x30
 8009944:	3130      	adds	r1, #48	; 0x30
 8009946:	7083      	strb	r3, [r0, #2]
 8009948:	70c1      	strb	r1, [r0, #3]
 800994a:	1d03      	adds	r3, r0, #4
 800994c:	e7f1      	b.n	8009932 <__exponent+0x60>
	...

08009950 <_printf_float>:
 8009950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009954:	ed2d 8b02 	vpush	{d8}
 8009958:	b08d      	sub	sp, #52	; 0x34
 800995a:	460c      	mov	r4, r1
 800995c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009960:	4616      	mov	r6, r2
 8009962:	461f      	mov	r7, r3
 8009964:	4605      	mov	r5, r0
 8009966:	f000 fddd 	bl	800a524 <_localeconv_r>
 800996a:	f8d0 a000 	ldr.w	sl, [r0]
 800996e:	4650      	mov	r0, sl
 8009970:	f7f6 fc86 	bl	8000280 <strlen>
 8009974:	2300      	movs	r3, #0
 8009976:	930a      	str	r3, [sp, #40]	; 0x28
 8009978:	6823      	ldr	r3, [r4, #0]
 800997a:	9305      	str	r3, [sp, #20]
 800997c:	f8d8 3000 	ldr.w	r3, [r8]
 8009980:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009984:	3307      	adds	r3, #7
 8009986:	f023 0307 	bic.w	r3, r3, #7
 800998a:	f103 0208 	add.w	r2, r3, #8
 800998e:	f8c8 2000 	str.w	r2, [r8]
 8009992:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009996:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800999a:	9307      	str	r3, [sp, #28]
 800999c:	f8cd 8018 	str.w	r8, [sp, #24]
 80099a0:	ee08 0a10 	vmov	s16, r0
 80099a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80099a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099ac:	4b9e      	ldr	r3, [pc, #632]	; (8009c28 <_printf_float+0x2d8>)
 80099ae:	f04f 32ff 	mov.w	r2, #4294967295
 80099b2:	f7f7 f8c3 	bl	8000b3c <__aeabi_dcmpun>
 80099b6:	bb88      	cbnz	r0, 8009a1c <_printf_float+0xcc>
 80099b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099bc:	4b9a      	ldr	r3, [pc, #616]	; (8009c28 <_printf_float+0x2d8>)
 80099be:	f04f 32ff 	mov.w	r2, #4294967295
 80099c2:	f7f7 f89d 	bl	8000b00 <__aeabi_dcmple>
 80099c6:	bb48      	cbnz	r0, 8009a1c <_printf_float+0xcc>
 80099c8:	2200      	movs	r2, #0
 80099ca:	2300      	movs	r3, #0
 80099cc:	4640      	mov	r0, r8
 80099ce:	4649      	mov	r1, r9
 80099d0:	f7f7 f88c 	bl	8000aec <__aeabi_dcmplt>
 80099d4:	b110      	cbz	r0, 80099dc <_printf_float+0x8c>
 80099d6:	232d      	movs	r3, #45	; 0x2d
 80099d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099dc:	4a93      	ldr	r2, [pc, #588]	; (8009c2c <_printf_float+0x2dc>)
 80099de:	4b94      	ldr	r3, [pc, #592]	; (8009c30 <_printf_float+0x2e0>)
 80099e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80099e4:	bf94      	ite	ls
 80099e6:	4690      	movls	r8, r2
 80099e8:	4698      	movhi	r8, r3
 80099ea:	2303      	movs	r3, #3
 80099ec:	6123      	str	r3, [r4, #16]
 80099ee:	9b05      	ldr	r3, [sp, #20]
 80099f0:	f023 0304 	bic.w	r3, r3, #4
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	f04f 0900 	mov.w	r9, #0
 80099fa:	9700      	str	r7, [sp, #0]
 80099fc:	4633      	mov	r3, r6
 80099fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a00:	4621      	mov	r1, r4
 8009a02:	4628      	mov	r0, r5
 8009a04:	f000 f9da 	bl	8009dbc <_printf_common>
 8009a08:	3001      	adds	r0, #1
 8009a0a:	f040 8090 	bne.w	8009b2e <_printf_float+0x1de>
 8009a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a12:	b00d      	add	sp, #52	; 0x34
 8009a14:	ecbd 8b02 	vpop	{d8}
 8009a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1c:	4642      	mov	r2, r8
 8009a1e:	464b      	mov	r3, r9
 8009a20:	4640      	mov	r0, r8
 8009a22:	4649      	mov	r1, r9
 8009a24:	f7f7 f88a 	bl	8000b3c <__aeabi_dcmpun>
 8009a28:	b140      	cbz	r0, 8009a3c <_printf_float+0xec>
 8009a2a:	464b      	mov	r3, r9
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	bfbc      	itt	lt
 8009a30:	232d      	movlt	r3, #45	; 0x2d
 8009a32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009a36:	4a7f      	ldr	r2, [pc, #508]	; (8009c34 <_printf_float+0x2e4>)
 8009a38:	4b7f      	ldr	r3, [pc, #508]	; (8009c38 <_printf_float+0x2e8>)
 8009a3a:	e7d1      	b.n	80099e0 <_printf_float+0x90>
 8009a3c:	6863      	ldr	r3, [r4, #4]
 8009a3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009a42:	9206      	str	r2, [sp, #24]
 8009a44:	1c5a      	adds	r2, r3, #1
 8009a46:	d13f      	bne.n	8009ac8 <_printf_float+0x178>
 8009a48:	2306      	movs	r3, #6
 8009a4a:	6063      	str	r3, [r4, #4]
 8009a4c:	9b05      	ldr	r3, [sp, #20]
 8009a4e:	6861      	ldr	r1, [r4, #4]
 8009a50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009a54:	2300      	movs	r3, #0
 8009a56:	9303      	str	r3, [sp, #12]
 8009a58:	ab0a      	add	r3, sp, #40	; 0x28
 8009a5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009a5e:	ab09      	add	r3, sp, #36	; 0x24
 8009a60:	ec49 8b10 	vmov	d0, r8, r9
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	6022      	str	r2, [r4, #0]
 8009a68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f7ff fece 	bl	800980e <__cvt>
 8009a72:	9b06      	ldr	r3, [sp, #24]
 8009a74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a76:	2b47      	cmp	r3, #71	; 0x47
 8009a78:	4680      	mov	r8, r0
 8009a7a:	d108      	bne.n	8009a8e <_printf_float+0x13e>
 8009a7c:	1cc8      	adds	r0, r1, #3
 8009a7e:	db02      	blt.n	8009a86 <_printf_float+0x136>
 8009a80:	6863      	ldr	r3, [r4, #4]
 8009a82:	4299      	cmp	r1, r3
 8009a84:	dd41      	ble.n	8009b0a <_printf_float+0x1ba>
 8009a86:	f1ab 0302 	sub.w	r3, fp, #2
 8009a8a:	fa5f fb83 	uxtb.w	fp, r3
 8009a8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a92:	d820      	bhi.n	8009ad6 <_printf_float+0x186>
 8009a94:	3901      	subs	r1, #1
 8009a96:	465a      	mov	r2, fp
 8009a98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009a9c:	9109      	str	r1, [sp, #36]	; 0x24
 8009a9e:	f7ff ff18 	bl	80098d2 <__exponent>
 8009aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009aa4:	1813      	adds	r3, r2, r0
 8009aa6:	2a01      	cmp	r2, #1
 8009aa8:	4681      	mov	r9, r0
 8009aaa:	6123      	str	r3, [r4, #16]
 8009aac:	dc02      	bgt.n	8009ab4 <_printf_float+0x164>
 8009aae:	6822      	ldr	r2, [r4, #0]
 8009ab0:	07d2      	lsls	r2, r2, #31
 8009ab2:	d501      	bpl.n	8009ab8 <_printf_float+0x168>
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	6123      	str	r3, [r4, #16]
 8009ab8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d09c      	beq.n	80099fa <_printf_float+0xaa>
 8009ac0:	232d      	movs	r3, #45	; 0x2d
 8009ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ac6:	e798      	b.n	80099fa <_printf_float+0xaa>
 8009ac8:	9a06      	ldr	r2, [sp, #24]
 8009aca:	2a47      	cmp	r2, #71	; 0x47
 8009acc:	d1be      	bne.n	8009a4c <_printf_float+0xfc>
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1bc      	bne.n	8009a4c <_printf_float+0xfc>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e7b9      	b.n	8009a4a <_printf_float+0xfa>
 8009ad6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009ada:	d118      	bne.n	8009b0e <_printf_float+0x1be>
 8009adc:	2900      	cmp	r1, #0
 8009ade:	6863      	ldr	r3, [r4, #4]
 8009ae0:	dd0b      	ble.n	8009afa <_printf_float+0x1aa>
 8009ae2:	6121      	str	r1, [r4, #16]
 8009ae4:	b913      	cbnz	r3, 8009aec <_printf_float+0x19c>
 8009ae6:	6822      	ldr	r2, [r4, #0]
 8009ae8:	07d0      	lsls	r0, r2, #31
 8009aea:	d502      	bpl.n	8009af2 <_printf_float+0x1a2>
 8009aec:	3301      	adds	r3, #1
 8009aee:	440b      	add	r3, r1
 8009af0:	6123      	str	r3, [r4, #16]
 8009af2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009af4:	f04f 0900 	mov.w	r9, #0
 8009af8:	e7de      	b.n	8009ab8 <_printf_float+0x168>
 8009afa:	b913      	cbnz	r3, 8009b02 <_printf_float+0x1b2>
 8009afc:	6822      	ldr	r2, [r4, #0]
 8009afe:	07d2      	lsls	r2, r2, #31
 8009b00:	d501      	bpl.n	8009b06 <_printf_float+0x1b6>
 8009b02:	3302      	adds	r3, #2
 8009b04:	e7f4      	b.n	8009af0 <_printf_float+0x1a0>
 8009b06:	2301      	movs	r3, #1
 8009b08:	e7f2      	b.n	8009af0 <_printf_float+0x1a0>
 8009b0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b10:	4299      	cmp	r1, r3
 8009b12:	db05      	blt.n	8009b20 <_printf_float+0x1d0>
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	6121      	str	r1, [r4, #16]
 8009b18:	07d8      	lsls	r0, r3, #31
 8009b1a:	d5ea      	bpl.n	8009af2 <_printf_float+0x1a2>
 8009b1c:	1c4b      	adds	r3, r1, #1
 8009b1e:	e7e7      	b.n	8009af0 <_printf_float+0x1a0>
 8009b20:	2900      	cmp	r1, #0
 8009b22:	bfd4      	ite	le
 8009b24:	f1c1 0202 	rsble	r2, r1, #2
 8009b28:	2201      	movgt	r2, #1
 8009b2a:	4413      	add	r3, r2
 8009b2c:	e7e0      	b.n	8009af0 <_printf_float+0x1a0>
 8009b2e:	6823      	ldr	r3, [r4, #0]
 8009b30:	055a      	lsls	r2, r3, #21
 8009b32:	d407      	bmi.n	8009b44 <_printf_float+0x1f4>
 8009b34:	6923      	ldr	r3, [r4, #16]
 8009b36:	4642      	mov	r2, r8
 8009b38:	4631      	mov	r1, r6
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	47b8      	blx	r7
 8009b3e:	3001      	adds	r0, #1
 8009b40:	d12c      	bne.n	8009b9c <_printf_float+0x24c>
 8009b42:	e764      	b.n	8009a0e <_printf_float+0xbe>
 8009b44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b48:	f240 80e0 	bls.w	8009d0c <_printf_float+0x3bc>
 8009b4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b50:	2200      	movs	r2, #0
 8009b52:	2300      	movs	r3, #0
 8009b54:	f7f6 ffc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d034      	beq.n	8009bc6 <_printf_float+0x276>
 8009b5c:	4a37      	ldr	r2, [pc, #220]	; (8009c3c <_printf_float+0x2ec>)
 8009b5e:	2301      	movs	r3, #1
 8009b60:	4631      	mov	r1, r6
 8009b62:	4628      	mov	r0, r5
 8009b64:	47b8      	blx	r7
 8009b66:	3001      	adds	r0, #1
 8009b68:	f43f af51 	beq.w	8009a0e <_printf_float+0xbe>
 8009b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b70:	429a      	cmp	r2, r3
 8009b72:	db02      	blt.n	8009b7a <_printf_float+0x22a>
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	07d8      	lsls	r0, r3, #31
 8009b78:	d510      	bpl.n	8009b9c <_printf_float+0x24c>
 8009b7a:	ee18 3a10 	vmov	r3, s16
 8009b7e:	4652      	mov	r2, sl
 8009b80:	4631      	mov	r1, r6
 8009b82:	4628      	mov	r0, r5
 8009b84:	47b8      	blx	r7
 8009b86:	3001      	adds	r0, #1
 8009b88:	f43f af41 	beq.w	8009a0e <_printf_float+0xbe>
 8009b8c:	f04f 0800 	mov.w	r8, #0
 8009b90:	f104 091a 	add.w	r9, r4, #26
 8009b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b96:	3b01      	subs	r3, #1
 8009b98:	4543      	cmp	r3, r8
 8009b9a:	dc09      	bgt.n	8009bb0 <_printf_float+0x260>
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	079b      	lsls	r3, r3, #30
 8009ba0:	f100 8107 	bmi.w	8009db2 <_printf_float+0x462>
 8009ba4:	68e0      	ldr	r0, [r4, #12]
 8009ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ba8:	4298      	cmp	r0, r3
 8009baa:	bfb8      	it	lt
 8009bac:	4618      	movlt	r0, r3
 8009bae:	e730      	b.n	8009a12 <_printf_float+0xc2>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	464a      	mov	r2, r9
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	47b8      	blx	r7
 8009bba:	3001      	adds	r0, #1
 8009bbc:	f43f af27 	beq.w	8009a0e <_printf_float+0xbe>
 8009bc0:	f108 0801 	add.w	r8, r8, #1
 8009bc4:	e7e6      	b.n	8009b94 <_printf_float+0x244>
 8009bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	dc39      	bgt.n	8009c40 <_printf_float+0x2f0>
 8009bcc:	4a1b      	ldr	r2, [pc, #108]	; (8009c3c <_printf_float+0x2ec>)
 8009bce:	2301      	movs	r3, #1
 8009bd0:	4631      	mov	r1, r6
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	47b8      	blx	r7
 8009bd6:	3001      	adds	r0, #1
 8009bd8:	f43f af19 	beq.w	8009a0e <_printf_float+0xbe>
 8009bdc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009be0:	4313      	orrs	r3, r2
 8009be2:	d102      	bne.n	8009bea <_printf_float+0x29a>
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	07d9      	lsls	r1, r3, #31
 8009be8:	d5d8      	bpl.n	8009b9c <_printf_float+0x24c>
 8009bea:	ee18 3a10 	vmov	r3, s16
 8009bee:	4652      	mov	r2, sl
 8009bf0:	4631      	mov	r1, r6
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	47b8      	blx	r7
 8009bf6:	3001      	adds	r0, #1
 8009bf8:	f43f af09 	beq.w	8009a0e <_printf_float+0xbe>
 8009bfc:	f04f 0900 	mov.w	r9, #0
 8009c00:	f104 0a1a 	add.w	sl, r4, #26
 8009c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c06:	425b      	negs	r3, r3
 8009c08:	454b      	cmp	r3, r9
 8009c0a:	dc01      	bgt.n	8009c10 <_printf_float+0x2c0>
 8009c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c0e:	e792      	b.n	8009b36 <_printf_float+0x1e6>
 8009c10:	2301      	movs	r3, #1
 8009c12:	4652      	mov	r2, sl
 8009c14:	4631      	mov	r1, r6
 8009c16:	4628      	mov	r0, r5
 8009c18:	47b8      	blx	r7
 8009c1a:	3001      	adds	r0, #1
 8009c1c:	f43f aef7 	beq.w	8009a0e <_printf_float+0xbe>
 8009c20:	f109 0901 	add.w	r9, r9, #1
 8009c24:	e7ee      	b.n	8009c04 <_printf_float+0x2b4>
 8009c26:	bf00      	nop
 8009c28:	7fefffff 	.word	0x7fefffff
 8009c2c:	0800e31c 	.word	0x0800e31c
 8009c30:	0800e320 	.word	0x0800e320
 8009c34:	0800e324 	.word	0x0800e324
 8009c38:	0800e328 	.word	0x0800e328
 8009c3c:	0800e32c 	.word	0x0800e32c
 8009c40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c44:	429a      	cmp	r2, r3
 8009c46:	bfa8      	it	ge
 8009c48:	461a      	movge	r2, r3
 8009c4a:	2a00      	cmp	r2, #0
 8009c4c:	4691      	mov	r9, r2
 8009c4e:	dc37      	bgt.n	8009cc0 <_printf_float+0x370>
 8009c50:	f04f 0b00 	mov.w	fp, #0
 8009c54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c58:	f104 021a 	add.w	r2, r4, #26
 8009c5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c5e:	9305      	str	r3, [sp, #20]
 8009c60:	eba3 0309 	sub.w	r3, r3, r9
 8009c64:	455b      	cmp	r3, fp
 8009c66:	dc33      	bgt.n	8009cd0 <_printf_float+0x380>
 8009c68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	db3b      	blt.n	8009ce8 <_printf_float+0x398>
 8009c70:	6823      	ldr	r3, [r4, #0]
 8009c72:	07da      	lsls	r2, r3, #31
 8009c74:	d438      	bmi.n	8009ce8 <_printf_float+0x398>
 8009c76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009c7a:	eba2 0903 	sub.w	r9, r2, r3
 8009c7e:	9b05      	ldr	r3, [sp, #20]
 8009c80:	1ad2      	subs	r2, r2, r3
 8009c82:	4591      	cmp	r9, r2
 8009c84:	bfa8      	it	ge
 8009c86:	4691      	movge	r9, r2
 8009c88:	f1b9 0f00 	cmp.w	r9, #0
 8009c8c:	dc35      	bgt.n	8009cfa <_printf_float+0x3aa>
 8009c8e:	f04f 0800 	mov.w	r8, #0
 8009c92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c96:	f104 0a1a 	add.w	sl, r4, #26
 8009c9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c9e:	1a9b      	subs	r3, r3, r2
 8009ca0:	eba3 0309 	sub.w	r3, r3, r9
 8009ca4:	4543      	cmp	r3, r8
 8009ca6:	f77f af79 	ble.w	8009b9c <_printf_float+0x24c>
 8009caa:	2301      	movs	r3, #1
 8009cac:	4652      	mov	r2, sl
 8009cae:	4631      	mov	r1, r6
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	47b8      	blx	r7
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	f43f aeaa 	beq.w	8009a0e <_printf_float+0xbe>
 8009cba:	f108 0801 	add.w	r8, r8, #1
 8009cbe:	e7ec      	b.n	8009c9a <_printf_float+0x34a>
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	4642      	mov	r2, r8
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b8      	blx	r7
 8009cca:	3001      	adds	r0, #1
 8009ccc:	d1c0      	bne.n	8009c50 <_printf_float+0x300>
 8009cce:	e69e      	b.n	8009a0e <_printf_float+0xbe>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4628      	mov	r0, r5
 8009cd6:	9205      	str	r2, [sp, #20]
 8009cd8:	47b8      	blx	r7
 8009cda:	3001      	adds	r0, #1
 8009cdc:	f43f ae97 	beq.w	8009a0e <_printf_float+0xbe>
 8009ce0:	9a05      	ldr	r2, [sp, #20]
 8009ce2:	f10b 0b01 	add.w	fp, fp, #1
 8009ce6:	e7b9      	b.n	8009c5c <_printf_float+0x30c>
 8009ce8:	ee18 3a10 	vmov	r3, s16
 8009cec:	4652      	mov	r2, sl
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	47b8      	blx	r7
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	d1be      	bne.n	8009c76 <_printf_float+0x326>
 8009cf8:	e689      	b.n	8009a0e <_printf_float+0xbe>
 8009cfa:	9a05      	ldr	r2, [sp, #20]
 8009cfc:	464b      	mov	r3, r9
 8009cfe:	4442      	add	r2, r8
 8009d00:	4631      	mov	r1, r6
 8009d02:	4628      	mov	r0, r5
 8009d04:	47b8      	blx	r7
 8009d06:	3001      	adds	r0, #1
 8009d08:	d1c1      	bne.n	8009c8e <_printf_float+0x33e>
 8009d0a:	e680      	b.n	8009a0e <_printf_float+0xbe>
 8009d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d0e:	2a01      	cmp	r2, #1
 8009d10:	dc01      	bgt.n	8009d16 <_printf_float+0x3c6>
 8009d12:	07db      	lsls	r3, r3, #31
 8009d14:	d53a      	bpl.n	8009d8c <_printf_float+0x43c>
 8009d16:	2301      	movs	r3, #1
 8009d18:	4642      	mov	r2, r8
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	47b8      	blx	r7
 8009d20:	3001      	adds	r0, #1
 8009d22:	f43f ae74 	beq.w	8009a0e <_printf_float+0xbe>
 8009d26:	ee18 3a10 	vmov	r3, s16
 8009d2a:	4652      	mov	r2, sl
 8009d2c:	4631      	mov	r1, r6
 8009d2e:	4628      	mov	r0, r5
 8009d30:	47b8      	blx	r7
 8009d32:	3001      	adds	r0, #1
 8009d34:	f43f ae6b 	beq.w	8009a0e <_printf_float+0xbe>
 8009d38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	2300      	movs	r3, #0
 8009d40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009d44:	f7f6 fec8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d48:	b9d8      	cbnz	r0, 8009d82 <_printf_float+0x432>
 8009d4a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009d4e:	f108 0201 	add.w	r2, r8, #1
 8009d52:	4631      	mov	r1, r6
 8009d54:	4628      	mov	r0, r5
 8009d56:	47b8      	blx	r7
 8009d58:	3001      	adds	r0, #1
 8009d5a:	d10e      	bne.n	8009d7a <_printf_float+0x42a>
 8009d5c:	e657      	b.n	8009a0e <_printf_float+0xbe>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	4652      	mov	r2, sl
 8009d62:	4631      	mov	r1, r6
 8009d64:	4628      	mov	r0, r5
 8009d66:	47b8      	blx	r7
 8009d68:	3001      	adds	r0, #1
 8009d6a:	f43f ae50 	beq.w	8009a0e <_printf_float+0xbe>
 8009d6e:	f108 0801 	add.w	r8, r8, #1
 8009d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d74:	3b01      	subs	r3, #1
 8009d76:	4543      	cmp	r3, r8
 8009d78:	dcf1      	bgt.n	8009d5e <_printf_float+0x40e>
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009d80:	e6da      	b.n	8009b38 <_printf_float+0x1e8>
 8009d82:	f04f 0800 	mov.w	r8, #0
 8009d86:	f104 0a1a 	add.w	sl, r4, #26
 8009d8a:	e7f2      	b.n	8009d72 <_printf_float+0x422>
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	4642      	mov	r2, r8
 8009d90:	e7df      	b.n	8009d52 <_printf_float+0x402>
 8009d92:	2301      	movs	r3, #1
 8009d94:	464a      	mov	r2, r9
 8009d96:	4631      	mov	r1, r6
 8009d98:	4628      	mov	r0, r5
 8009d9a:	47b8      	blx	r7
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	f43f ae36 	beq.w	8009a0e <_printf_float+0xbe>
 8009da2:	f108 0801 	add.w	r8, r8, #1
 8009da6:	68e3      	ldr	r3, [r4, #12]
 8009da8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009daa:	1a5b      	subs	r3, r3, r1
 8009dac:	4543      	cmp	r3, r8
 8009dae:	dcf0      	bgt.n	8009d92 <_printf_float+0x442>
 8009db0:	e6f8      	b.n	8009ba4 <_printf_float+0x254>
 8009db2:	f04f 0800 	mov.w	r8, #0
 8009db6:	f104 0919 	add.w	r9, r4, #25
 8009dba:	e7f4      	b.n	8009da6 <_printf_float+0x456>

08009dbc <_printf_common>:
 8009dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc0:	4616      	mov	r6, r2
 8009dc2:	4699      	mov	r9, r3
 8009dc4:	688a      	ldr	r2, [r1, #8]
 8009dc6:	690b      	ldr	r3, [r1, #16]
 8009dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	bfb8      	it	lt
 8009dd0:	4613      	movlt	r3, r2
 8009dd2:	6033      	str	r3, [r6, #0]
 8009dd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009dd8:	4607      	mov	r7, r0
 8009dda:	460c      	mov	r4, r1
 8009ddc:	b10a      	cbz	r2, 8009de2 <_printf_common+0x26>
 8009dde:	3301      	adds	r3, #1
 8009de0:	6033      	str	r3, [r6, #0]
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	0699      	lsls	r1, r3, #26
 8009de6:	bf42      	ittt	mi
 8009de8:	6833      	ldrmi	r3, [r6, #0]
 8009dea:	3302      	addmi	r3, #2
 8009dec:	6033      	strmi	r3, [r6, #0]
 8009dee:	6825      	ldr	r5, [r4, #0]
 8009df0:	f015 0506 	ands.w	r5, r5, #6
 8009df4:	d106      	bne.n	8009e04 <_printf_common+0x48>
 8009df6:	f104 0a19 	add.w	sl, r4, #25
 8009dfa:	68e3      	ldr	r3, [r4, #12]
 8009dfc:	6832      	ldr	r2, [r6, #0]
 8009dfe:	1a9b      	subs	r3, r3, r2
 8009e00:	42ab      	cmp	r3, r5
 8009e02:	dc26      	bgt.n	8009e52 <_printf_common+0x96>
 8009e04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e08:	1e13      	subs	r3, r2, #0
 8009e0a:	6822      	ldr	r2, [r4, #0]
 8009e0c:	bf18      	it	ne
 8009e0e:	2301      	movne	r3, #1
 8009e10:	0692      	lsls	r2, r2, #26
 8009e12:	d42b      	bmi.n	8009e6c <_printf_common+0xb0>
 8009e14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e18:	4649      	mov	r1, r9
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	47c0      	blx	r8
 8009e1e:	3001      	adds	r0, #1
 8009e20:	d01e      	beq.n	8009e60 <_printf_common+0xa4>
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	6922      	ldr	r2, [r4, #16]
 8009e26:	f003 0306 	and.w	r3, r3, #6
 8009e2a:	2b04      	cmp	r3, #4
 8009e2c:	bf02      	ittt	eq
 8009e2e:	68e5      	ldreq	r5, [r4, #12]
 8009e30:	6833      	ldreq	r3, [r6, #0]
 8009e32:	1aed      	subeq	r5, r5, r3
 8009e34:	68a3      	ldr	r3, [r4, #8]
 8009e36:	bf0c      	ite	eq
 8009e38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e3c:	2500      	movne	r5, #0
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	bfc4      	itt	gt
 8009e42:	1a9b      	subgt	r3, r3, r2
 8009e44:	18ed      	addgt	r5, r5, r3
 8009e46:	2600      	movs	r6, #0
 8009e48:	341a      	adds	r4, #26
 8009e4a:	42b5      	cmp	r5, r6
 8009e4c:	d11a      	bne.n	8009e84 <_printf_common+0xc8>
 8009e4e:	2000      	movs	r0, #0
 8009e50:	e008      	b.n	8009e64 <_printf_common+0xa8>
 8009e52:	2301      	movs	r3, #1
 8009e54:	4652      	mov	r2, sl
 8009e56:	4649      	mov	r1, r9
 8009e58:	4638      	mov	r0, r7
 8009e5a:	47c0      	blx	r8
 8009e5c:	3001      	adds	r0, #1
 8009e5e:	d103      	bne.n	8009e68 <_printf_common+0xac>
 8009e60:	f04f 30ff 	mov.w	r0, #4294967295
 8009e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e68:	3501      	adds	r5, #1
 8009e6a:	e7c6      	b.n	8009dfa <_printf_common+0x3e>
 8009e6c:	18e1      	adds	r1, r4, r3
 8009e6e:	1c5a      	adds	r2, r3, #1
 8009e70:	2030      	movs	r0, #48	; 0x30
 8009e72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e76:	4422      	add	r2, r4
 8009e78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e80:	3302      	adds	r3, #2
 8009e82:	e7c7      	b.n	8009e14 <_printf_common+0x58>
 8009e84:	2301      	movs	r3, #1
 8009e86:	4622      	mov	r2, r4
 8009e88:	4649      	mov	r1, r9
 8009e8a:	4638      	mov	r0, r7
 8009e8c:	47c0      	blx	r8
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d0e6      	beq.n	8009e60 <_printf_common+0xa4>
 8009e92:	3601      	adds	r6, #1
 8009e94:	e7d9      	b.n	8009e4a <_printf_common+0x8e>
	...

08009e98 <_printf_i>:
 8009e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e9c:	7e0f      	ldrb	r7, [r1, #24]
 8009e9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ea0:	2f78      	cmp	r7, #120	; 0x78
 8009ea2:	4691      	mov	r9, r2
 8009ea4:	4680      	mov	r8, r0
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	469a      	mov	sl, r3
 8009eaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009eae:	d807      	bhi.n	8009ec0 <_printf_i+0x28>
 8009eb0:	2f62      	cmp	r7, #98	; 0x62
 8009eb2:	d80a      	bhi.n	8009eca <_printf_i+0x32>
 8009eb4:	2f00      	cmp	r7, #0
 8009eb6:	f000 80d4 	beq.w	800a062 <_printf_i+0x1ca>
 8009eba:	2f58      	cmp	r7, #88	; 0x58
 8009ebc:	f000 80c0 	beq.w	800a040 <_printf_i+0x1a8>
 8009ec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ec4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ec8:	e03a      	b.n	8009f40 <_printf_i+0xa8>
 8009eca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ece:	2b15      	cmp	r3, #21
 8009ed0:	d8f6      	bhi.n	8009ec0 <_printf_i+0x28>
 8009ed2:	a101      	add	r1, pc, #4	; (adr r1, 8009ed8 <_printf_i+0x40>)
 8009ed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ed8:	08009f31 	.word	0x08009f31
 8009edc:	08009f45 	.word	0x08009f45
 8009ee0:	08009ec1 	.word	0x08009ec1
 8009ee4:	08009ec1 	.word	0x08009ec1
 8009ee8:	08009ec1 	.word	0x08009ec1
 8009eec:	08009ec1 	.word	0x08009ec1
 8009ef0:	08009f45 	.word	0x08009f45
 8009ef4:	08009ec1 	.word	0x08009ec1
 8009ef8:	08009ec1 	.word	0x08009ec1
 8009efc:	08009ec1 	.word	0x08009ec1
 8009f00:	08009ec1 	.word	0x08009ec1
 8009f04:	0800a049 	.word	0x0800a049
 8009f08:	08009f71 	.word	0x08009f71
 8009f0c:	0800a003 	.word	0x0800a003
 8009f10:	08009ec1 	.word	0x08009ec1
 8009f14:	08009ec1 	.word	0x08009ec1
 8009f18:	0800a06b 	.word	0x0800a06b
 8009f1c:	08009ec1 	.word	0x08009ec1
 8009f20:	08009f71 	.word	0x08009f71
 8009f24:	08009ec1 	.word	0x08009ec1
 8009f28:	08009ec1 	.word	0x08009ec1
 8009f2c:	0800a00b 	.word	0x0800a00b
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	1d1a      	adds	r2, r3, #4
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	602a      	str	r2, [r5, #0]
 8009f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f40:	2301      	movs	r3, #1
 8009f42:	e09f      	b.n	800a084 <_printf_i+0x1ec>
 8009f44:	6820      	ldr	r0, [r4, #0]
 8009f46:	682b      	ldr	r3, [r5, #0]
 8009f48:	0607      	lsls	r7, r0, #24
 8009f4a:	f103 0104 	add.w	r1, r3, #4
 8009f4e:	6029      	str	r1, [r5, #0]
 8009f50:	d501      	bpl.n	8009f56 <_printf_i+0xbe>
 8009f52:	681e      	ldr	r6, [r3, #0]
 8009f54:	e003      	b.n	8009f5e <_printf_i+0xc6>
 8009f56:	0646      	lsls	r6, r0, #25
 8009f58:	d5fb      	bpl.n	8009f52 <_printf_i+0xba>
 8009f5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009f5e:	2e00      	cmp	r6, #0
 8009f60:	da03      	bge.n	8009f6a <_printf_i+0xd2>
 8009f62:	232d      	movs	r3, #45	; 0x2d
 8009f64:	4276      	negs	r6, r6
 8009f66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f6a:	485a      	ldr	r0, [pc, #360]	; (800a0d4 <_printf_i+0x23c>)
 8009f6c:	230a      	movs	r3, #10
 8009f6e:	e012      	b.n	8009f96 <_printf_i+0xfe>
 8009f70:	682b      	ldr	r3, [r5, #0]
 8009f72:	6820      	ldr	r0, [r4, #0]
 8009f74:	1d19      	adds	r1, r3, #4
 8009f76:	6029      	str	r1, [r5, #0]
 8009f78:	0605      	lsls	r5, r0, #24
 8009f7a:	d501      	bpl.n	8009f80 <_printf_i+0xe8>
 8009f7c:	681e      	ldr	r6, [r3, #0]
 8009f7e:	e002      	b.n	8009f86 <_printf_i+0xee>
 8009f80:	0641      	lsls	r1, r0, #25
 8009f82:	d5fb      	bpl.n	8009f7c <_printf_i+0xe4>
 8009f84:	881e      	ldrh	r6, [r3, #0]
 8009f86:	4853      	ldr	r0, [pc, #332]	; (800a0d4 <_printf_i+0x23c>)
 8009f88:	2f6f      	cmp	r7, #111	; 0x6f
 8009f8a:	bf0c      	ite	eq
 8009f8c:	2308      	moveq	r3, #8
 8009f8e:	230a      	movne	r3, #10
 8009f90:	2100      	movs	r1, #0
 8009f92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f96:	6865      	ldr	r5, [r4, #4]
 8009f98:	60a5      	str	r5, [r4, #8]
 8009f9a:	2d00      	cmp	r5, #0
 8009f9c:	bfa2      	ittt	ge
 8009f9e:	6821      	ldrge	r1, [r4, #0]
 8009fa0:	f021 0104 	bicge.w	r1, r1, #4
 8009fa4:	6021      	strge	r1, [r4, #0]
 8009fa6:	b90e      	cbnz	r6, 8009fac <_printf_i+0x114>
 8009fa8:	2d00      	cmp	r5, #0
 8009faa:	d04b      	beq.n	800a044 <_printf_i+0x1ac>
 8009fac:	4615      	mov	r5, r2
 8009fae:	fbb6 f1f3 	udiv	r1, r6, r3
 8009fb2:	fb03 6711 	mls	r7, r3, r1, r6
 8009fb6:	5dc7      	ldrb	r7, [r0, r7]
 8009fb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009fbc:	4637      	mov	r7, r6
 8009fbe:	42bb      	cmp	r3, r7
 8009fc0:	460e      	mov	r6, r1
 8009fc2:	d9f4      	bls.n	8009fae <_printf_i+0x116>
 8009fc4:	2b08      	cmp	r3, #8
 8009fc6:	d10b      	bne.n	8009fe0 <_printf_i+0x148>
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	07de      	lsls	r6, r3, #31
 8009fcc:	d508      	bpl.n	8009fe0 <_printf_i+0x148>
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	6861      	ldr	r1, [r4, #4]
 8009fd2:	4299      	cmp	r1, r3
 8009fd4:	bfde      	ittt	le
 8009fd6:	2330      	movle	r3, #48	; 0x30
 8009fd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009fdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009fe0:	1b52      	subs	r2, r2, r5
 8009fe2:	6122      	str	r2, [r4, #16]
 8009fe4:	f8cd a000 	str.w	sl, [sp]
 8009fe8:	464b      	mov	r3, r9
 8009fea:	aa03      	add	r2, sp, #12
 8009fec:	4621      	mov	r1, r4
 8009fee:	4640      	mov	r0, r8
 8009ff0:	f7ff fee4 	bl	8009dbc <_printf_common>
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d14a      	bne.n	800a08e <_printf_i+0x1f6>
 8009ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ffc:	b004      	add	sp, #16
 8009ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a002:	6823      	ldr	r3, [r4, #0]
 800a004:	f043 0320 	orr.w	r3, r3, #32
 800a008:	6023      	str	r3, [r4, #0]
 800a00a:	4833      	ldr	r0, [pc, #204]	; (800a0d8 <_printf_i+0x240>)
 800a00c:	2778      	movs	r7, #120	; 0x78
 800a00e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	6829      	ldr	r1, [r5, #0]
 800a016:	061f      	lsls	r7, r3, #24
 800a018:	f851 6b04 	ldr.w	r6, [r1], #4
 800a01c:	d402      	bmi.n	800a024 <_printf_i+0x18c>
 800a01e:	065f      	lsls	r7, r3, #25
 800a020:	bf48      	it	mi
 800a022:	b2b6      	uxthmi	r6, r6
 800a024:	07df      	lsls	r7, r3, #31
 800a026:	bf48      	it	mi
 800a028:	f043 0320 	orrmi.w	r3, r3, #32
 800a02c:	6029      	str	r1, [r5, #0]
 800a02e:	bf48      	it	mi
 800a030:	6023      	strmi	r3, [r4, #0]
 800a032:	b91e      	cbnz	r6, 800a03c <_printf_i+0x1a4>
 800a034:	6823      	ldr	r3, [r4, #0]
 800a036:	f023 0320 	bic.w	r3, r3, #32
 800a03a:	6023      	str	r3, [r4, #0]
 800a03c:	2310      	movs	r3, #16
 800a03e:	e7a7      	b.n	8009f90 <_printf_i+0xf8>
 800a040:	4824      	ldr	r0, [pc, #144]	; (800a0d4 <_printf_i+0x23c>)
 800a042:	e7e4      	b.n	800a00e <_printf_i+0x176>
 800a044:	4615      	mov	r5, r2
 800a046:	e7bd      	b.n	8009fc4 <_printf_i+0x12c>
 800a048:	682b      	ldr	r3, [r5, #0]
 800a04a:	6826      	ldr	r6, [r4, #0]
 800a04c:	6961      	ldr	r1, [r4, #20]
 800a04e:	1d18      	adds	r0, r3, #4
 800a050:	6028      	str	r0, [r5, #0]
 800a052:	0635      	lsls	r5, r6, #24
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	d501      	bpl.n	800a05c <_printf_i+0x1c4>
 800a058:	6019      	str	r1, [r3, #0]
 800a05a:	e002      	b.n	800a062 <_printf_i+0x1ca>
 800a05c:	0670      	lsls	r0, r6, #25
 800a05e:	d5fb      	bpl.n	800a058 <_printf_i+0x1c0>
 800a060:	8019      	strh	r1, [r3, #0]
 800a062:	2300      	movs	r3, #0
 800a064:	6123      	str	r3, [r4, #16]
 800a066:	4615      	mov	r5, r2
 800a068:	e7bc      	b.n	8009fe4 <_printf_i+0x14c>
 800a06a:	682b      	ldr	r3, [r5, #0]
 800a06c:	1d1a      	adds	r2, r3, #4
 800a06e:	602a      	str	r2, [r5, #0]
 800a070:	681d      	ldr	r5, [r3, #0]
 800a072:	6862      	ldr	r2, [r4, #4]
 800a074:	2100      	movs	r1, #0
 800a076:	4628      	mov	r0, r5
 800a078:	f7f6 f8b2 	bl	80001e0 <memchr>
 800a07c:	b108      	cbz	r0, 800a082 <_printf_i+0x1ea>
 800a07e:	1b40      	subs	r0, r0, r5
 800a080:	6060      	str	r0, [r4, #4]
 800a082:	6863      	ldr	r3, [r4, #4]
 800a084:	6123      	str	r3, [r4, #16]
 800a086:	2300      	movs	r3, #0
 800a088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a08c:	e7aa      	b.n	8009fe4 <_printf_i+0x14c>
 800a08e:	6923      	ldr	r3, [r4, #16]
 800a090:	462a      	mov	r2, r5
 800a092:	4649      	mov	r1, r9
 800a094:	4640      	mov	r0, r8
 800a096:	47d0      	blx	sl
 800a098:	3001      	adds	r0, #1
 800a09a:	d0ad      	beq.n	8009ff8 <_printf_i+0x160>
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	079b      	lsls	r3, r3, #30
 800a0a0:	d413      	bmi.n	800a0ca <_printf_i+0x232>
 800a0a2:	68e0      	ldr	r0, [r4, #12]
 800a0a4:	9b03      	ldr	r3, [sp, #12]
 800a0a6:	4298      	cmp	r0, r3
 800a0a8:	bfb8      	it	lt
 800a0aa:	4618      	movlt	r0, r3
 800a0ac:	e7a6      	b.n	8009ffc <_printf_i+0x164>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	4632      	mov	r2, r6
 800a0b2:	4649      	mov	r1, r9
 800a0b4:	4640      	mov	r0, r8
 800a0b6:	47d0      	blx	sl
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	d09d      	beq.n	8009ff8 <_printf_i+0x160>
 800a0bc:	3501      	adds	r5, #1
 800a0be:	68e3      	ldr	r3, [r4, #12]
 800a0c0:	9903      	ldr	r1, [sp, #12]
 800a0c2:	1a5b      	subs	r3, r3, r1
 800a0c4:	42ab      	cmp	r3, r5
 800a0c6:	dcf2      	bgt.n	800a0ae <_printf_i+0x216>
 800a0c8:	e7eb      	b.n	800a0a2 <_printf_i+0x20a>
 800a0ca:	2500      	movs	r5, #0
 800a0cc:	f104 0619 	add.w	r6, r4, #25
 800a0d0:	e7f5      	b.n	800a0be <_printf_i+0x226>
 800a0d2:	bf00      	nop
 800a0d4:	0800e32e 	.word	0x0800e32e
 800a0d8:	0800e33f 	.word	0x0800e33f

0800a0dc <std>:
 800a0dc:	2300      	movs	r3, #0
 800a0de:	b510      	push	{r4, lr}
 800a0e0:	4604      	mov	r4, r0
 800a0e2:	e9c0 3300 	strd	r3, r3, [r0]
 800a0e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0ea:	6083      	str	r3, [r0, #8]
 800a0ec:	8181      	strh	r1, [r0, #12]
 800a0ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a0f0:	81c2      	strh	r2, [r0, #14]
 800a0f2:	6183      	str	r3, [r0, #24]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	2208      	movs	r2, #8
 800a0f8:	305c      	adds	r0, #92	; 0x5c
 800a0fa:	f000 f9f7 	bl	800a4ec <memset>
 800a0fe:	4b0d      	ldr	r3, [pc, #52]	; (800a134 <std+0x58>)
 800a100:	6263      	str	r3, [r4, #36]	; 0x24
 800a102:	4b0d      	ldr	r3, [pc, #52]	; (800a138 <std+0x5c>)
 800a104:	62a3      	str	r3, [r4, #40]	; 0x28
 800a106:	4b0d      	ldr	r3, [pc, #52]	; (800a13c <std+0x60>)
 800a108:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a10a:	4b0d      	ldr	r3, [pc, #52]	; (800a140 <std+0x64>)
 800a10c:	6323      	str	r3, [r4, #48]	; 0x30
 800a10e:	4b0d      	ldr	r3, [pc, #52]	; (800a144 <std+0x68>)
 800a110:	6224      	str	r4, [r4, #32]
 800a112:	429c      	cmp	r4, r3
 800a114:	d006      	beq.n	800a124 <std+0x48>
 800a116:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a11a:	4294      	cmp	r4, r2
 800a11c:	d002      	beq.n	800a124 <std+0x48>
 800a11e:	33d0      	adds	r3, #208	; 0xd0
 800a120:	429c      	cmp	r4, r3
 800a122:	d105      	bne.n	800a130 <std+0x54>
 800a124:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a12c:	f000 ba6e 	b.w	800a60c <__retarget_lock_init_recursive>
 800a130:	bd10      	pop	{r4, pc}
 800a132:	bf00      	nop
 800a134:	0800a309 	.word	0x0800a309
 800a138:	0800a32b 	.word	0x0800a32b
 800a13c:	0800a363 	.word	0x0800a363
 800a140:	0800a387 	.word	0x0800a387
 800a144:	200039c4 	.word	0x200039c4

0800a148 <stdio_exit_handler>:
 800a148:	4a02      	ldr	r2, [pc, #8]	; (800a154 <stdio_exit_handler+0xc>)
 800a14a:	4903      	ldr	r1, [pc, #12]	; (800a158 <stdio_exit_handler+0x10>)
 800a14c:	4803      	ldr	r0, [pc, #12]	; (800a15c <stdio_exit_handler+0x14>)
 800a14e:	f000 b869 	b.w	800a224 <_fwalk_sglue>
 800a152:	bf00      	nop
 800a154:	200006b0 	.word	0x200006b0
 800a158:	0800bfd9 	.word	0x0800bfd9
 800a15c:	200006bc 	.word	0x200006bc

0800a160 <cleanup_stdio>:
 800a160:	6841      	ldr	r1, [r0, #4]
 800a162:	4b0c      	ldr	r3, [pc, #48]	; (800a194 <cleanup_stdio+0x34>)
 800a164:	4299      	cmp	r1, r3
 800a166:	b510      	push	{r4, lr}
 800a168:	4604      	mov	r4, r0
 800a16a:	d001      	beq.n	800a170 <cleanup_stdio+0x10>
 800a16c:	f001 ff34 	bl	800bfd8 <_fflush_r>
 800a170:	68a1      	ldr	r1, [r4, #8]
 800a172:	4b09      	ldr	r3, [pc, #36]	; (800a198 <cleanup_stdio+0x38>)
 800a174:	4299      	cmp	r1, r3
 800a176:	d002      	beq.n	800a17e <cleanup_stdio+0x1e>
 800a178:	4620      	mov	r0, r4
 800a17a:	f001 ff2d 	bl	800bfd8 <_fflush_r>
 800a17e:	68e1      	ldr	r1, [r4, #12]
 800a180:	4b06      	ldr	r3, [pc, #24]	; (800a19c <cleanup_stdio+0x3c>)
 800a182:	4299      	cmp	r1, r3
 800a184:	d004      	beq.n	800a190 <cleanup_stdio+0x30>
 800a186:	4620      	mov	r0, r4
 800a188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a18c:	f001 bf24 	b.w	800bfd8 <_fflush_r>
 800a190:	bd10      	pop	{r4, pc}
 800a192:	bf00      	nop
 800a194:	200039c4 	.word	0x200039c4
 800a198:	20003a2c 	.word	0x20003a2c
 800a19c:	20003a94 	.word	0x20003a94

0800a1a0 <global_stdio_init.part.0>:
 800a1a0:	b510      	push	{r4, lr}
 800a1a2:	4b0b      	ldr	r3, [pc, #44]	; (800a1d0 <global_stdio_init.part.0+0x30>)
 800a1a4:	4c0b      	ldr	r4, [pc, #44]	; (800a1d4 <global_stdio_init.part.0+0x34>)
 800a1a6:	4a0c      	ldr	r2, [pc, #48]	; (800a1d8 <global_stdio_init.part.0+0x38>)
 800a1a8:	601a      	str	r2, [r3, #0]
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	2104      	movs	r1, #4
 800a1b0:	f7ff ff94 	bl	800a0dc <std>
 800a1b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	2109      	movs	r1, #9
 800a1bc:	f7ff ff8e 	bl	800a0dc <std>
 800a1c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1ca:	2112      	movs	r1, #18
 800a1cc:	f7ff bf86 	b.w	800a0dc <std>
 800a1d0:	20003afc 	.word	0x20003afc
 800a1d4:	200039c4 	.word	0x200039c4
 800a1d8:	0800a149 	.word	0x0800a149

0800a1dc <__sfp_lock_acquire>:
 800a1dc:	4801      	ldr	r0, [pc, #4]	; (800a1e4 <__sfp_lock_acquire+0x8>)
 800a1de:	f000 ba16 	b.w	800a60e <__retarget_lock_acquire_recursive>
 800a1e2:	bf00      	nop
 800a1e4:	20003b05 	.word	0x20003b05

0800a1e8 <__sfp_lock_release>:
 800a1e8:	4801      	ldr	r0, [pc, #4]	; (800a1f0 <__sfp_lock_release+0x8>)
 800a1ea:	f000 ba11 	b.w	800a610 <__retarget_lock_release_recursive>
 800a1ee:	bf00      	nop
 800a1f0:	20003b05 	.word	0x20003b05

0800a1f4 <__sinit>:
 800a1f4:	b510      	push	{r4, lr}
 800a1f6:	4604      	mov	r4, r0
 800a1f8:	f7ff fff0 	bl	800a1dc <__sfp_lock_acquire>
 800a1fc:	6a23      	ldr	r3, [r4, #32]
 800a1fe:	b11b      	cbz	r3, 800a208 <__sinit+0x14>
 800a200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a204:	f7ff bff0 	b.w	800a1e8 <__sfp_lock_release>
 800a208:	4b04      	ldr	r3, [pc, #16]	; (800a21c <__sinit+0x28>)
 800a20a:	6223      	str	r3, [r4, #32]
 800a20c:	4b04      	ldr	r3, [pc, #16]	; (800a220 <__sinit+0x2c>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d1f5      	bne.n	800a200 <__sinit+0xc>
 800a214:	f7ff ffc4 	bl	800a1a0 <global_stdio_init.part.0>
 800a218:	e7f2      	b.n	800a200 <__sinit+0xc>
 800a21a:	bf00      	nop
 800a21c:	0800a161 	.word	0x0800a161
 800a220:	20003afc 	.word	0x20003afc

0800a224 <_fwalk_sglue>:
 800a224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a228:	4607      	mov	r7, r0
 800a22a:	4688      	mov	r8, r1
 800a22c:	4614      	mov	r4, r2
 800a22e:	2600      	movs	r6, #0
 800a230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a234:	f1b9 0901 	subs.w	r9, r9, #1
 800a238:	d505      	bpl.n	800a246 <_fwalk_sglue+0x22>
 800a23a:	6824      	ldr	r4, [r4, #0]
 800a23c:	2c00      	cmp	r4, #0
 800a23e:	d1f7      	bne.n	800a230 <_fwalk_sglue+0xc>
 800a240:	4630      	mov	r0, r6
 800a242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a246:	89ab      	ldrh	r3, [r5, #12]
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d907      	bls.n	800a25c <_fwalk_sglue+0x38>
 800a24c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a250:	3301      	adds	r3, #1
 800a252:	d003      	beq.n	800a25c <_fwalk_sglue+0x38>
 800a254:	4629      	mov	r1, r5
 800a256:	4638      	mov	r0, r7
 800a258:	47c0      	blx	r8
 800a25a:	4306      	orrs	r6, r0
 800a25c:	3568      	adds	r5, #104	; 0x68
 800a25e:	e7e9      	b.n	800a234 <_fwalk_sglue+0x10>

0800a260 <sniprintf>:
 800a260:	b40c      	push	{r2, r3}
 800a262:	b530      	push	{r4, r5, lr}
 800a264:	4b17      	ldr	r3, [pc, #92]	; (800a2c4 <sniprintf+0x64>)
 800a266:	1e0c      	subs	r4, r1, #0
 800a268:	681d      	ldr	r5, [r3, #0]
 800a26a:	b09d      	sub	sp, #116	; 0x74
 800a26c:	da08      	bge.n	800a280 <sniprintf+0x20>
 800a26e:	238b      	movs	r3, #139	; 0x8b
 800a270:	602b      	str	r3, [r5, #0]
 800a272:	f04f 30ff 	mov.w	r0, #4294967295
 800a276:	b01d      	add	sp, #116	; 0x74
 800a278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a27c:	b002      	add	sp, #8
 800a27e:	4770      	bx	lr
 800a280:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a284:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a288:	bf14      	ite	ne
 800a28a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a28e:	4623      	moveq	r3, r4
 800a290:	9304      	str	r3, [sp, #16]
 800a292:	9307      	str	r3, [sp, #28]
 800a294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a298:	9002      	str	r0, [sp, #8]
 800a29a:	9006      	str	r0, [sp, #24]
 800a29c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a2a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a2a2:	ab21      	add	r3, sp, #132	; 0x84
 800a2a4:	a902      	add	r1, sp, #8
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	9301      	str	r3, [sp, #4]
 800a2aa:	f001 fd11 	bl	800bcd0 <_svfiprintf_r>
 800a2ae:	1c43      	adds	r3, r0, #1
 800a2b0:	bfbc      	itt	lt
 800a2b2:	238b      	movlt	r3, #139	; 0x8b
 800a2b4:	602b      	strlt	r3, [r5, #0]
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	d0dd      	beq.n	800a276 <sniprintf+0x16>
 800a2ba:	9b02      	ldr	r3, [sp, #8]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	701a      	strb	r2, [r3, #0]
 800a2c0:	e7d9      	b.n	800a276 <sniprintf+0x16>
 800a2c2:	bf00      	nop
 800a2c4:	20000708 	.word	0x20000708

0800a2c8 <siprintf>:
 800a2c8:	b40e      	push	{r1, r2, r3}
 800a2ca:	b500      	push	{lr}
 800a2cc:	b09c      	sub	sp, #112	; 0x70
 800a2ce:	ab1d      	add	r3, sp, #116	; 0x74
 800a2d0:	9002      	str	r0, [sp, #8]
 800a2d2:	9006      	str	r0, [sp, #24]
 800a2d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a2d8:	4809      	ldr	r0, [pc, #36]	; (800a300 <siprintf+0x38>)
 800a2da:	9107      	str	r1, [sp, #28]
 800a2dc:	9104      	str	r1, [sp, #16]
 800a2de:	4909      	ldr	r1, [pc, #36]	; (800a304 <siprintf+0x3c>)
 800a2e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2e4:	9105      	str	r1, [sp, #20]
 800a2e6:	6800      	ldr	r0, [r0, #0]
 800a2e8:	9301      	str	r3, [sp, #4]
 800a2ea:	a902      	add	r1, sp, #8
 800a2ec:	f001 fcf0 	bl	800bcd0 <_svfiprintf_r>
 800a2f0:	9b02      	ldr	r3, [sp, #8]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	701a      	strb	r2, [r3, #0]
 800a2f6:	b01c      	add	sp, #112	; 0x70
 800a2f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2fc:	b003      	add	sp, #12
 800a2fe:	4770      	bx	lr
 800a300:	20000708 	.word	0x20000708
 800a304:	ffff0208 	.word	0xffff0208

0800a308 <__sread>:
 800a308:	b510      	push	{r4, lr}
 800a30a:	460c      	mov	r4, r1
 800a30c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a310:	f000 f92e 	bl	800a570 <_read_r>
 800a314:	2800      	cmp	r0, #0
 800a316:	bfab      	itete	ge
 800a318:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a31a:	89a3      	ldrhlt	r3, [r4, #12]
 800a31c:	181b      	addge	r3, r3, r0
 800a31e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a322:	bfac      	ite	ge
 800a324:	6563      	strge	r3, [r4, #84]	; 0x54
 800a326:	81a3      	strhlt	r3, [r4, #12]
 800a328:	bd10      	pop	{r4, pc}

0800a32a <__swrite>:
 800a32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a32e:	461f      	mov	r7, r3
 800a330:	898b      	ldrh	r3, [r1, #12]
 800a332:	05db      	lsls	r3, r3, #23
 800a334:	4605      	mov	r5, r0
 800a336:	460c      	mov	r4, r1
 800a338:	4616      	mov	r6, r2
 800a33a:	d505      	bpl.n	800a348 <__swrite+0x1e>
 800a33c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a340:	2302      	movs	r3, #2
 800a342:	2200      	movs	r2, #0
 800a344:	f000 f902 	bl	800a54c <_lseek_r>
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a34e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a352:	81a3      	strh	r3, [r4, #12]
 800a354:	4632      	mov	r2, r6
 800a356:	463b      	mov	r3, r7
 800a358:	4628      	mov	r0, r5
 800a35a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a35e:	f000 b919 	b.w	800a594 <_write_r>

0800a362 <__sseek>:
 800a362:	b510      	push	{r4, lr}
 800a364:	460c      	mov	r4, r1
 800a366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a36a:	f000 f8ef 	bl	800a54c <_lseek_r>
 800a36e:	1c43      	adds	r3, r0, #1
 800a370:	89a3      	ldrh	r3, [r4, #12]
 800a372:	bf15      	itete	ne
 800a374:	6560      	strne	r0, [r4, #84]	; 0x54
 800a376:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a37a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a37e:	81a3      	strheq	r3, [r4, #12]
 800a380:	bf18      	it	ne
 800a382:	81a3      	strhne	r3, [r4, #12]
 800a384:	bd10      	pop	{r4, pc}

0800a386 <__sclose>:
 800a386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a38a:	f000 b8cf 	b.w	800a52c <_close_r>

0800a38e <__swbuf_r>:
 800a38e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a390:	460e      	mov	r6, r1
 800a392:	4614      	mov	r4, r2
 800a394:	4605      	mov	r5, r0
 800a396:	b118      	cbz	r0, 800a3a0 <__swbuf_r+0x12>
 800a398:	6a03      	ldr	r3, [r0, #32]
 800a39a:	b90b      	cbnz	r3, 800a3a0 <__swbuf_r+0x12>
 800a39c:	f7ff ff2a 	bl	800a1f4 <__sinit>
 800a3a0:	69a3      	ldr	r3, [r4, #24]
 800a3a2:	60a3      	str	r3, [r4, #8]
 800a3a4:	89a3      	ldrh	r3, [r4, #12]
 800a3a6:	071a      	lsls	r2, r3, #28
 800a3a8:	d525      	bpl.n	800a3f6 <__swbuf_r+0x68>
 800a3aa:	6923      	ldr	r3, [r4, #16]
 800a3ac:	b31b      	cbz	r3, 800a3f6 <__swbuf_r+0x68>
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	6922      	ldr	r2, [r4, #16]
 800a3b2:	1a98      	subs	r0, r3, r2
 800a3b4:	6963      	ldr	r3, [r4, #20]
 800a3b6:	b2f6      	uxtb	r6, r6
 800a3b8:	4283      	cmp	r3, r0
 800a3ba:	4637      	mov	r7, r6
 800a3bc:	dc04      	bgt.n	800a3c8 <__swbuf_r+0x3a>
 800a3be:	4621      	mov	r1, r4
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	f001 fe09 	bl	800bfd8 <_fflush_r>
 800a3c6:	b9e0      	cbnz	r0, 800a402 <__swbuf_r+0x74>
 800a3c8:	68a3      	ldr	r3, [r4, #8]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	60a3      	str	r3, [r4, #8]
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	1c5a      	adds	r2, r3, #1
 800a3d2:	6022      	str	r2, [r4, #0]
 800a3d4:	701e      	strb	r6, [r3, #0]
 800a3d6:	6962      	ldr	r2, [r4, #20]
 800a3d8:	1c43      	adds	r3, r0, #1
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d004      	beq.n	800a3e8 <__swbuf_r+0x5a>
 800a3de:	89a3      	ldrh	r3, [r4, #12]
 800a3e0:	07db      	lsls	r3, r3, #31
 800a3e2:	d506      	bpl.n	800a3f2 <__swbuf_r+0x64>
 800a3e4:	2e0a      	cmp	r6, #10
 800a3e6:	d104      	bne.n	800a3f2 <__swbuf_r+0x64>
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	f001 fdf4 	bl	800bfd8 <_fflush_r>
 800a3f0:	b938      	cbnz	r0, 800a402 <__swbuf_r+0x74>
 800a3f2:	4638      	mov	r0, r7
 800a3f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	f000 f805 	bl	800a408 <__swsetup_r>
 800a3fe:	2800      	cmp	r0, #0
 800a400:	d0d5      	beq.n	800a3ae <__swbuf_r+0x20>
 800a402:	f04f 37ff 	mov.w	r7, #4294967295
 800a406:	e7f4      	b.n	800a3f2 <__swbuf_r+0x64>

0800a408 <__swsetup_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4b2a      	ldr	r3, [pc, #168]	; (800a4b4 <__swsetup_r+0xac>)
 800a40c:	4605      	mov	r5, r0
 800a40e:	6818      	ldr	r0, [r3, #0]
 800a410:	460c      	mov	r4, r1
 800a412:	b118      	cbz	r0, 800a41c <__swsetup_r+0x14>
 800a414:	6a03      	ldr	r3, [r0, #32]
 800a416:	b90b      	cbnz	r3, 800a41c <__swsetup_r+0x14>
 800a418:	f7ff feec 	bl	800a1f4 <__sinit>
 800a41c:	89a3      	ldrh	r3, [r4, #12]
 800a41e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a422:	0718      	lsls	r0, r3, #28
 800a424:	d422      	bmi.n	800a46c <__swsetup_r+0x64>
 800a426:	06d9      	lsls	r1, r3, #27
 800a428:	d407      	bmi.n	800a43a <__swsetup_r+0x32>
 800a42a:	2309      	movs	r3, #9
 800a42c:	602b      	str	r3, [r5, #0]
 800a42e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a432:	81a3      	strh	r3, [r4, #12]
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	e034      	b.n	800a4a4 <__swsetup_r+0x9c>
 800a43a:	0758      	lsls	r0, r3, #29
 800a43c:	d512      	bpl.n	800a464 <__swsetup_r+0x5c>
 800a43e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a440:	b141      	cbz	r1, 800a454 <__swsetup_r+0x4c>
 800a442:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a446:	4299      	cmp	r1, r3
 800a448:	d002      	beq.n	800a450 <__swsetup_r+0x48>
 800a44a:	4628      	mov	r0, r5
 800a44c:	f000 ff6a 	bl	800b324 <_free_r>
 800a450:	2300      	movs	r3, #0
 800a452:	6363      	str	r3, [r4, #52]	; 0x34
 800a454:	89a3      	ldrh	r3, [r4, #12]
 800a456:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a45a:	81a3      	strh	r3, [r4, #12]
 800a45c:	2300      	movs	r3, #0
 800a45e:	6063      	str	r3, [r4, #4]
 800a460:	6923      	ldr	r3, [r4, #16]
 800a462:	6023      	str	r3, [r4, #0]
 800a464:	89a3      	ldrh	r3, [r4, #12]
 800a466:	f043 0308 	orr.w	r3, r3, #8
 800a46a:	81a3      	strh	r3, [r4, #12]
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	b94b      	cbnz	r3, 800a484 <__swsetup_r+0x7c>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a47a:	d003      	beq.n	800a484 <__swsetup_r+0x7c>
 800a47c:	4621      	mov	r1, r4
 800a47e:	4628      	mov	r0, r5
 800a480:	f001 fdf8 	bl	800c074 <__smakebuf_r>
 800a484:	89a0      	ldrh	r0, [r4, #12]
 800a486:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a48a:	f010 0301 	ands.w	r3, r0, #1
 800a48e:	d00a      	beq.n	800a4a6 <__swsetup_r+0x9e>
 800a490:	2300      	movs	r3, #0
 800a492:	60a3      	str	r3, [r4, #8]
 800a494:	6963      	ldr	r3, [r4, #20]
 800a496:	425b      	negs	r3, r3
 800a498:	61a3      	str	r3, [r4, #24]
 800a49a:	6923      	ldr	r3, [r4, #16]
 800a49c:	b943      	cbnz	r3, 800a4b0 <__swsetup_r+0xa8>
 800a49e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a4a2:	d1c4      	bne.n	800a42e <__swsetup_r+0x26>
 800a4a4:	bd38      	pop	{r3, r4, r5, pc}
 800a4a6:	0781      	lsls	r1, r0, #30
 800a4a8:	bf58      	it	pl
 800a4aa:	6963      	ldrpl	r3, [r4, #20]
 800a4ac:	60a3      	str	r3, [r4, #8]
 800a4ae:	e7f4      	b.n	800a49a <__swsetup_r+0x92>
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e7f7      	b.n	800a4a4 <__swsetup_r+0x9c>
 800a4b4:	20000708 	.word	0x20000708

0800a4b8 <memmove>:
 800a4b8:	4288      	cmp	r0, r1
 800a4ba:	b510      	push	{r4, lr}
 800a4bc:	eb01 0402 	add.w	r4, r1, r2
 800a4c0:	d902      	bls.n	800a4c8 <memmove+0x10>
 800a4c2:	4284      	cmp	r4, r0
 800a4c4:	4623      	mov	r3, r4
 800a4c6:	d807      	bhi.n	800a4d8 <memmove+0x20>
 800a4c8:	1e43      	subs	r3, r0, #1
 800a4ca:	42a1      	cmp	r1, r4
 800a4cc:	d008      	beq.n	800a4e0 <memmove+0x28>
 800a4ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4d6:	e7f8      	b.n	800a4ca <memmove+0x12>
 800a4d8:	4402      	add	r2, r0
 800a4da:	4601      	mov	r1, r0
 800a4dc:	428a      	cmp	r2, r1
 800a4de:	d100      	bne.n	800a4e2 <memmove+0x2a>
 800a4e0:	bd10      	pop	{r4, pc}
 800a4e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4ea:	e7f7      	b.n	800a4dc <memmove+0x24>

0800a4ec <memset>:
 800a4ec:	4402      	add	r2, r0
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d100      	bne.n	800a4f6 <memset+0xa>
 800a4f4:	4770      	bx	lr
 800a4f6:	f803 1b01 	strb.w	r1, [r3], #1
 800a4fa:	e7f9      	b.n	800a4f0 <memset+0x4>

0800a4fc <strncpy>:
 800a4fc:	b510      	push	{r4, lr}
 800a4fe:	3901      	subs	r1, #1
 800a500:	4603      	mov	r3, r0
 800a502:	b132      	cbz	r2, 800a512 <strncpy+0x16>
 800a504:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a508:	f803 4b01 	strb.w	r4, [r3], #1
 800a50c:	3a01      	subs	r2, #1
 800a50e:	2c00      	cmp	r4, #0
 800a510:	d1f7      	bne.n	800a502 <strncpy+0x6>
 800a512:	441a      	add	r2, r3
 800a514:	2100      	movs	r1, #0
 800a516:	4293      	cmp	r3, r2
 800a518:	d100      	bne.n	800a51c <strncpy+0x20>
 800a51a:	bd10      	pop	{r4, pc}
 800a51c:	f803 1b01 	strb.w	r1, [r3], #1
 800a520:	e7f9      	b.n	800a516 <strncpy+0x1a>
	...

0800a524 <_localeconv_r>:
 800a524:	4800      	ldr	r0, [pc, #0]	; (800a528 <_localeconv_r+0x4>)
 800a526:	4770      	bx	lr
 800a528:	200007fc 	.word	0x200007fc

0800a52c <_close_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	4d06      	ldr	r5, [pc, #24]	; (800a548 <_close_r+0x1c>)
 800a530:	2300      	movs	r3, #0
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	602b      	str	r3, [r5, #0]
 800a538:	f7f8 fd83 	bl	8003042 <_close>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_close_r+0x1a>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_close_r+0x1a>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	20003b00 	.word	0x20003b00

0800a54c <_lseek_r>:
 800a54c:	b538      	push	{r3, r4, r5, lr}
 800a54e:	4d07      	ldr	r5, [pc, #28]	; (800a56c <_lseek_r+0x20>)
 800a550:	4604      	mov	r4, r0
 800a552:	4608      	mov	r0, r1
 800a554:	4611      	mov	r1, r2
 800a556:	2200      	movs	r2, #0
 800a558:	602a      	str	r2, [r5, #0]
 800a55a:	461a      	mov	r2, r3
 800a55c:	f7f8 fd98 	bl	8003090 <_lseek>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	d102      	bne.n	800a56a <_lseek_r+0x1e>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	b103      	cbz	r3, 800a56a <_lseek_r+0x1e>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	20003b00 	.word	0x20003b00

0800a570 <_read_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4d07      	ldr	r5, [pc, #28]	; (800a590 <_read_r+0x20>)
 800a574:	4604      	mov	r4, r0
 800a576:	4608      	mov	r0, r1
 800a578:	4611      	mov	r1, r2
 800a57a:	2200      	movs	r2, #0
 800a57c:	602a      	str	r2, [r5, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	f7f8 fd26 	bl	8002fd0 <_read>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_read_r+0x1e>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_read_r+0x1e>
 800a58c:	6023      	str	r3, [r4, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	20003b00 	.word	0x20003b00

0800a594 <_write_r>:
 800a594:	b538      	push	{r3, r4, r5, lr}
 800a596:	4d07      	ldr	r5, [pc, #28]	; (800a5b4 <_write_r+0x20>)
 800a598:	4604      	mov	r4, r0
 800a59a:	4608      	mov	r0, r1
 800a59c:	4611      	mov	r1, r2
 800a59e:	2200      	movs	r2, #0
 800a5a0:	602a      	str	r2, [r5, #0]
 800a5a2:	461a      	mov	r2, r3
 800a5a4:	f7f8 fd31 	bl	800300a <_write>
 800a5a8:	1c43      	adds	r3, r0, #1
 800a5aa:	d102      	bne.n	800a5b2 <_write_r+0x1e>
 800a5ac:	682b      	ldr	r3, [r5, #0]
 800a5ae:	b103      	cbz	r3, 800a5b2 <_write_r+0x1e>
 800a5b0:	6023      	str	r3, [r4, #0]
 800a5b2:	bd38      	pop	{r3, r4, r5, pc}
 800a5b4:	20003b00 	.word	0x20003b00

0800a5b8 <__errno>:
 800a5b8:	4b01      	ldr	r3, [pc, #4]	; (800a5c0 <__errno+0x8>)
 800a5ba:	6818      	ldr	r0, [r3, #0]
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop
 800a5c0:	20000708 	.word	0x20000708

0800a5c4 <__libc_init_array>:
 800a5c4:	b570      	push	{r4, r5, r6, lr}
 800a5c6:	4d0d      	ldr	r5, [pc, #52]	; (800a5fc <__libc_init_array+0x38>)
 800a5c8:	4c0d      	ldr	r4, [pc, #52]	; (800a600 <__libc_init_array+0x3c>)
 800a5ca:	1b64      	subs	r4, r4, r5
 800a5cc:	10a4      	asrs	r4, r4, #2
 800a5ce:	2600      	movs	r6, #0
 800a5d0:	42a6      	cmp	r6, r4
 800a5d2:	d109      	bne.n	800a5e8 <__libc_init_array+0x24>
 800a5d4:	4d0b      	ldr	r5, [pc, #44]	; (800a604 <__libc_init_array+0x40>)
 800a5d6:	4c0c      	ldr	r4, [pc, #48]	; (800a608 <__libc_init_array+0x44>)
 800a5d8:	f001 ffe4 	bl	800c5a4 <_init>
 800a5dc:	1b64      	subs	r4, r4, r5
 800a5de:	10a4      	asrs	r4, r4, #2
 800a5e0:	2600      	movs	r6, #0
 800a5e2:	42a6      	cmp	r6, r4
 800a5e4:	d105      	bne.n	800a5f2 <__libc_init_array+0x2e>
 800a5e6:	bd70      	pop	{r4, r5, r6, pc}
 800a5e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5ec:	4798      	blx	r3
 800a5ee:	3601      	adds	r6, #1
 800a5f0:	e7ee      	b.n	800a5d0 <__libc_init_array+0xc>
 800a5f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f6:	4798      	blx	r3
 800a5f8:	3601      	adds	r6, #1
 800a5fa:	e7f2      	b.n	800a5e2 <__libc_init_array+0x1e>
 800a5fc:	0800e694 	.word	0x0800e694
 800a600:	0800e694 	.word	0x0800e694
 800a604:	0800e694 	.word	0x0800e694
 800a608:	0800e698 	.word	0x0800e698

0800a60c <__retarget_lock_init_recursive>:
 800a60c:	4770      	bx	lr

0800a60e <__retarget_lock_acquire_recursive>:
 800a60e:	4770      	bx	lr

0800a610 <__retarget_lock_release_recursive>:
 800a610:	4770      	bx	lr

0800a612 <memcpy>:
 800a612:	440a      	add	r2, r1
 800a614:	4291      	cmp	r1, r2
 800a616:	f100 33ff 	add.w	r3, r0, #4294967295
 800a61a:	d100      	bne.n	800a61e <memcpy+0xc>
 800a61c:	4770      	bx	lr
 800a61e:	b510      	push	{r4, lr}
 800a620:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a624:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a628:	4291      	cmp	r1, r2
 800a62a:	d1f9      	bne.n	800a620 <memcpy+0xe>
 800a62c:	bd10      	pop	{r4, pc}

0800a62e <quorem>:
 800a62e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a632:	6903      	ldr	r3, [r0, #16]
 800a634:	690c      	ldr	r4, [r1, #16]
 800a636:	42a3      	cmp	r3, r4
 800a638:	4607      	mov	r7, r0
 800a63a:	db7e      	blt.n	800a73a <quorem+0x10c>
 800a63c:	3c01      	subs	r4, #1
 800a63e:	f101 0814 	add.w	r8, r1, #20
 800a642:	f100 0514 	add.w	r5, r0, #20
 800a646:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a64a:	9301      	str	r3, [sp, #4]
 800a64c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a650:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a654:	3301      	adds	r3, #1
 800a656:	429a      	cmp	r2, r3
 800a658:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a65c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a660:	fbb2 f6f3 	udiv	r6, r2, r3
 800a664:	d331      	bcc.n	800a6ca <quorem+0x9c>
 800a666:	f04f 0e00 	mov.w	lr, #0
 800a66a:	4640      	mov	r0, r8
 800a66c:	46ac      	mov	ip, r5
 800a66e:	46f2      	mov	sl, lr
 800a670:	f850 2b04 	ldr.w	r2, [r0], #4
 800a674:	b293      	uxth	r3, r2
 800a676:	fb06 e303 	mla	r3, r6, r3, lr
 800a67a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a67e:	0c1a      	lsrs	r2, r3, #16
 800a680:	b29b      	uxth	r3, r3
 800a682:	ebaa 0303 	sub.w	r3, sl, r3
 800a686:	f8dc a000 	ldr.w	sl, [ip]
 800a68a:	fa13 f38a 	uxtah	r3, r3, sl
 800a68e:	fb06 220e 	mla	r2, r6, lr, r2
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	9b00      	ldr	r3, [sp, #0]
 800a696:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a69a:	b292      	uxth	r2, r2
 800a69c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a6a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6a4:	f8bd 3000 	ldrh.w	r3, [sp]
 800a6a8:	4581      	cmp	r9, r0
 800a6aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6ae:	f84c 3b04 	str.w	r3, [ip], #4
 800a6b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a6b6:	d2db      	bcs.n	800a670 <quorem+0x42>
 800a6b8:	f855 300b 	ldr.w	r3, [r5, fp]
 800a6bc:	b92b      	cbnz	r3, 800a6ca <quorem+0x9c>
 800a6be:	9b01      	ldr	r3, [sp, #4]
 800a6c0:	3b04      	subs	r3, #4
 800a6c2:	429d      	cmp	r5, r3
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	d32c      	bcc.n	800a722 <quorem+0xf4>
 800a6c8:	613c      	str	r4, [r7, #16]
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	f001 f9a6 	bl	800ba1c <__mcmp>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	db22      	blt.n	800a71a <quorem+0xec>
 800a6d4:	3601      	adds	r6, #1
 800a6d6:	4629      	mov	r1, r5
 800a6d8:	2000      	movs	r0, #0
 800a6da:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6de:	f8d1 c000 	ldr.w	ip, [r1]
 800a6e2:	b293      	uxth	r3, r2
 800a6e4:	1ac3      	subs	r3, r0, r3
 800a6e6:	0c12      	lsrs	r2, r2, #16
 800a6e8:	fa13 f38c 	uxtah	r3, r3, ip
 800a6ec:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a6f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6fa:	45c1      	cmp	r9, r8
 800a6fc:	f841 3b04 	str.w	r3, [r1], #4
 800a700:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a704:	d2e9      	bcs.n	800a6da <quorem+0xac>
 800a706:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a70a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a70e:	b922      	cbnz	r2, 800a71a <quorem+0xec>
 800a710:	3b04      	subs	r3, #4
 800a712:	429d      	cmp	r5, r3
 800a714:	461a      	mov	r2, r3
 800a716:	d30a      	bcc.n	800a72e <quorem+0x100>
 800a718:	613c      	str	r4, [r7, #16]
 800a71a:	4630      	mov	r0, r6
 800a71c:	b003      	add	sp, #12
 800a71e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a722:	6812      	ldr	r2, [r2, #0]
 800a724:	3b04      	subs	r3, #4
 800a726:	2a00      	cmp	r2, #0
 800a728:	d1ce      	bne.n	800a6c8 <quorem+0x9a>
 800a72a:	3c01      	subs	r4, #1
 800a72c:	e7c9      	b.n	800a6c2 <quorem+0x94>
 800a72e:	6812      	ldr	r2, [r2, #0]
 800a730:	3b04      	subs	r3, #4
 800a732:	2a00      	cmp	r2, #0
 800a734:	d1f0      	bne.n	800a718 <quorem+0xea>
 800a736:	3c01      	subs	r4, #1
 800a738:	e7eb      	b.n	800a712 <quorem+0xe4>
 800a73a:	2000      	movs	r0, #0
 800a73c:	e7ee      	b.n	800a71c <quorem+0xee>
	...

0800a740 <_dtoa_r>:
 800a740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a744:	ed2d 8b04 	vpush	{d8-d9}
 800a748:	69c5      	ldr	r5, [r0, #28]
 800a74a:	b093      	sub	sp, #76	; 0x4c
 800a74c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a750:	ec57 6b10 	vmov	r6, r7, d0
 800a754:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a758:	9107      	str	r1, [sp, #28]
 800a75a:	4604      	mov	r4, r0
 800a75c:	920a      	str	r2, [sp, #40]	; 0x28
 800a75e:	930d      	str	r3, [sp, #52]	; 0x34
 800a760:	b975      	cbnz	r5, 800a780 <_dtoa_r+0x40>
 800a762:	2010      	movs	r0, #16
 800a764:	f000 fe2a 	bl	800b3bc <malloc>
 800a768:	4602      	mov	r2, r0
 800a76a:	61e0      	str	r0, [r4, #28]
 800a76c:	b920      	cbnz	r0, 800a778 <_dtoa_r+0x38>
 800a76e:	4bae      	ldr	r3, [pc, #696]	; (800aa28 <_dtoa_r+0x2e8>)
 800a770:	21ef      	movs	r1, #239	; 0xef
 800a772:	48ae      	ldr	r0, [pc, #696]	; (800aa2c <_dtoa_r+0x2ec>)
 800a774:	f001 fcec 	bl	800c150 <__assert_func>
 800a778:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a77c:	6005      	str	r5, [r0, #0]
 800a77e:	60c5      	str	r5, [r0, #12]
 800a780:	69e3      	ldr	r3, [r4, #28]
 800a782:	6819      	ldr	r1, [r3, #0]
 800a784:	b151      	cbz	r1, 800a79c <_dtoa_r+0x5c>
 800a786:	685a      	ldr	r2, [r3, #4]
 800a788:	604a      	str	r2, [r1, #4]
 800a78a:	2301      	movs	r3, #1
 800a78c:	4093      	lsls	r3, r2
 800a78e:	608b      	str	r3, [r1, #8]
 800a790:	4620      	mov	r0, r4
 800a792:	f000 ff07 	bl	800b5a4 <_Bfree>
 800a796:	69e3      	ldr	r3, [r4, #28]
 800a798:	2200      	movs	r2, #0
 800a79a:	601a      	str	r2, [r3, #0]
 800a79c:	1e3b      	subs	r3, r7, #0
 800a79e:	bfbb      	ittet	lt
 800a7a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a7a4:	9303      	strlt	r3, [sp, #12]
 800a7a6:	2300      	movge	r3, #0
 800a7a8:	2201      	movlt	r2, #1
 800a7aa:	bfac      	ite	ge
 800a7ac:	f8c8 3000 	strge.w	r3, [r8]
 800a7b0:	f8c8 2000 	strlt.w	r2, [r8]
 800a7b4:	4b9e      	ldr	r3, [pc, #632]	; (800aa30 <_dtoa_r+0x2f0>)
 800a7b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a7ba:	ea33 0308 	bics.w	r3, r3, r8
 800a7be:	d11b      	bne.n	800a7f8 <_dtoa_r+0xb8>
 800a7c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7c2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a7c6:	6013      	str	r3, [r2, #0]
 800a7c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a7cc:	4333      	orrs	r3, r6
 800a7ce:	f000 8593 	beq.w	800b2f8 <_dtoa_r+0xbb8>
 800a7d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7d4:	b963      	cbnz	r3, 800a7f0 <_dtoa_r+0xb0>
 800a7d6:	4b97      	ldr	r3, [pc, #604]	; (800aa34 <_dtoa_r+0x2f4>)
 800a7d8:	e027      	b.n	800a82a <_dtoa_r+0xea>
 800a7da:	4b97      	ldr	r3, [pc, #604]	; (800aa38 <_dtoa_r+0x2f8>)
 800a7dc:	9300      	str	r3, [sp, #0]
 800a7de:	3308      	adds	r3, #8
 800a7e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7e2:	6013      	str	r3, [r2, #0]
 800a7e4:	9800      	ldr	r0, [sp, #0]
 800a7e6:	b013      	add	sp, #76	; 0x4c
 800a7e8:	ecbd 8b04 	vpop	{d8-d9}
 800a7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f0:	4b90      	ldr	r3, [pc, #576]	; (800aa34 <_dtoa_r+0x2f4>)
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	3303      	adds	r3, #3
 800a7f6:	e7f3      	b.n	800a7e0 <_dtoa_r+0xa0>
 800a7f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	ec51 0b17 	vmov	r0, r1, d7
 800a802:	eeb0 8a47 	vmov.f32	s16, s14
 800a806:	eef0 8a67 	vmov.f32	s17, s15
 800a80a:	2300      	movs	r3, #0
 800a80c:	f7f6 f964 	bl	8000ad8 <__aeabi_dcmpeq>
 800a810:	4681      	mov	r9, r0
 800a812:	b160      	cbz	r0, 800a82e <_dtoa_r+0xee>
 800a814:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a816:	2301      	movs	r3, #1
 800a818:	6013      	str	r3, [r2, #0]
 800a81a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f000 8568 	beq.w	800b2f2 <_dtoa_r+0xbb2>
 800a822:	4b86      	ldr	r3, [pc, #536]	; (800aa3c <_dtoa_r+0x2fc>)
 800a824:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a826:	6013      	str	r3, [r2, #0]
 800a828:	3b01      	subs	r3, #1
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	e7da      	b.n	800a7e4 <_dtoa_r+0xa4>
 800a82e:	aa10      	add	r2, sp, #64	; 0x40
 800a830:	a911      	add	r1, sp, #68	; 0x44
 800a832:	4620      	mov	r0, r4
 800a834:	eeb0 0a48 	vmov.f32	s0, s16
 800a838:	eef0 0a68 	vmov.f32	s1, s17
 800a83c:	f001 f994 	bl	800bb68 <__d2b>
 800a840:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a844:	4682      	mov	sl, r0
 800a846:	2d00      	cmp	r5, #0
 800a848:	d07f      	beq.n	800a94a <_dtoa_r+0x20a>
 800a84a:	ee18 3a90 	vmov	r3, s17
 800a84e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a852:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a856:	ec51 0b18 	vmov	r0, r1, d8
 800a85a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a85e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a862:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a866:	4619      	mov	r1, r3
 800a868:	2200      	movs	r2, #0
 800a86a:	4b75      	ldr	r3, [pc, #468]	; (800aa40 <_dtoa_r+0x300>)
 800a86c:	f7f5 fd14 	bl	8000298 <__aeabi_dsub>
 800a870:	a367      	add	r3, pc, #412	; (adr r3, 800aa10 <_dtoa_r+0x2d0>)
 800a872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a876:	f7f5 fec7 	bl	8000608 <__aeabi_dmul>
 800a87a:	a367      	add	r3, pc, #412	; (adr r3, 800aa18 <_dtoa_r+0x2d8>)
 800a87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a880:	f7f5 fd0c 	bl	800029c <__adddf3>
 800a884:	4606      	mov	r6, r0
 800a886:	4628      	mov	r0, r5
 800a888:	460f      	mov	r7, r1
 800a88a:	f7f5 fe53 	bl	8000534 <__aeabi_i2d>
 800a88e:	a364      	add	r3, pc, #400	; (adr r3, 800aa20 <_dtoa_r+0x2e0>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	f7f5 feb8 	bl	8000608 <__aeabi_dmul>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4630      	mov	r0, r6
 800a89e:	4639      	mov	r1, r7
 800a8a0:	f7f5 fcfc 	bl	800029c <__adddf3>
 800a8a4:	4606      	mov	r6, r0
 800a8a6:	460f      	mov	r7, r1
 800a8a8:	f7f6 f95e 	bl	8000b68 <__aeabi_d2iz>
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4683      	mov	fp, r0
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	f7f6 f919 	bl	8000aec <__aeabi_dcmplt>
 800a8ba:	b148      	cbz	r0, 800a8d0 <_dtoa_r+0x190>
 800a8bc:	4658      	mov	r0, fp
 800a8be:	f7f5 fe39 	bl	8000534 <__aeabi_i2d>
 800a8c2:	4632      	mov	r2, r6
 800a8c4:	463b      	mov	r3, r7
 800a8c6:	f7f6 f907 	bl	8000ad8 <__aeabi_dcmpeq>
 800a8ca:	b908      	cbnz	r0, 800a8d0 <_dtoa_r+0x190>
 800a8cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8d0:	f1bb 0f16 	cmp.w	fp, #22
 800a8d4:	d857      	bhi.n	800a986 <_dtoa_r+0x246>
 800a8d6:	4b5b      	ldr	r3, [pc, #364]	; (800aa44 <_dtoa_r+0x304>)
 800a8d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e0:	ec51 0b18 	vmov	r0, r1, d8
 800a8e4:	f7f6 f902 	bl	8000aec <__aeabi_dcmplt>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	d04e      	beq.n	800a98a <_dtoa_r+0x24a>
 800a8ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	930c      	str	r3, [sp, #48]	; 0x30
 800a8f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8f6:	1b5b      	subs	r3, r3, r5
 800a8f8:	1e5a      	subs	r2, r3, #1
 800a8fa:	bf45      	ittet	mi
 800a8fc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a900:	9305      	strmi	r3, [sp, #20]
 800a902:	2300      	movpl	r3, #0
 800a904:	2300      	movmi	r3, #0
 800a906:	9206      	str	r2, [sp, #24]
 800a908:	bf54      	ite	pl
 800a90a:	9305      	strpl	r3, [sp, #20]
 800a90c:	9306      	strmi	r3, [sp, #24]
 800a90e:	f1bb 0f00 	cmp.w	fp, #0
 800a912:	db3c      	blt.n	800a98e <_dtoa_r+0x24e>
 800a914:	9b06      	ldr	r3, [sp, #24]
 800a916:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a91a:	445b      	add	r3, fp
 800a91c:	9306      	str	r3, [sp, #24]
 800a91e:	2300      	movs	r3, #0
 800a920:	9308      	str	r3, [sp, #32]
 800a922:	9b07      	ldr	r3, [sp, #28]
 800a924:	2b09      	cmp	r3, #9
 800a926:	d868      	bhi.n	800a9fa <_dtoa_r+0x2ba>
 800a928:	2b05      	cmp	r3, #5
 800a92a:	bfc4      	itt	gt
 800a92c:	3b04      	subgt	r3, #4
 800a92e:	9307      	strgt	r3, [sp, #28]
 800a930:	9b07      	ldr	r3, [sp, #28]
 800a932:	f1a3 0302 	sub.w	r3, r3, #2
 800a936:	bfcc      	ite	gt
 800a938:	2500      	movgt	r5, #0
 800a93a:	2501      	movle	r5, #1
 800a93c:	2b03      	cmp	r3, #3
 800a93e:	f200 8085 	bhi.w	800aa4c <_dtoa_r+0x30c>
 800a942:	e8df f003 	tbb	[pc, r3]
 800a946:	3b2e      	.short	0x3b2e
 800a948:	5839      	.short	0x5839
 800a94a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a94e:	441d      	add	r5, r3
 800a950:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a954:	2b20      	cmp	r3, #32
 800a956:	bfc1      	itttt	gt
 800a958:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a95c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a960:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a964:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a968:	bfd6      	itet	le
 800a96a:	f1c3 0320 	rsble	r3, r3, #32
 800a96e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a972:	fa06 f003 	lslle.w	r0, r6, r3
 800a976:	f7f5 fdcd 	bl	8000514 <__aeabi_ui2d>
 800a97a:	2201      	movs	r2, #1
 800a97c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a980:	3d01      	subs	r5, #1
 800a982:	920e      	str	r2, [sp, #56]	; 0x38
 800a984:	e76f      	b.n	800a866 <_dtoa_r+0x126>
 800a986:	2301      	movs	r3, #1
 800a988:	e7b3      	b.n	800a8f2 <_dtoa_r+0x1b2>
 800a98a:	900c      	str	r0, [sp, #48]	; 0x30
 800a98c:	e7b2      	b.n	800a8f4 <_dtoa_r+0x1b4>
 800a98e:	9b05      	ldr	r3, [sp, #20]
 800a990:	eba3 030b 	sub.w	r3, r3, fp
 800a994:	9305      	str	r3, [sp, #20]
 800a996:	f1cb 0300 	rsb	r3, fp, #0
 800a99a:	9308      	str	r3, [sp, #32]
 800a99c:	2300      	movs	r3, #0
 800a99e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9a0:	e7bf      	b.n	800a922 <_dtoa_r+0x1e2>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	dc52      	bgt.n	800aa52 <_dtoa_r+0x312>
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	9301      	str	r3, [sp, #4]
 800a9b0:	9304      	str	r3, [sp, #16]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	920a      	str	r2, [sp, #40]	; 0x28
 800a9b6:	e00b      	b.n	800a9d0 <_dtoa_r+0x290>
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	e7f3      	b.n	800a9a4 <_dtoa_r+0x264>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c2:	445b      	add	r3, fp
 800a9c4:	9301      	str	r3, [sp, #4]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	9304      	str	r3, [sp, #16]
 800a9cc:	bfb8      	it	lt
 800a9ce:	2301      	movlt	r3, #1
 800a9d0:	69e0      	ldr	r0, [r4, #28]
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	2204      	movs	r2, #4
 800a9d6:	f102 0614 	add.w	r6, r2, #20
 800a9da:	429e      	cmp	r6, r3
 800a9dc:	d93d      	bls.n	800aa5a <_dtoa_r+0x31a>
 800a9de:	6041      	str	r1, [r0, #4]
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	f000 fd9f 	bl	800b524 <_Balloc>
 800a9e6:	9000      	str	r0, [sp, #0]
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	d139      	bne.n	800aa60 <_dtoa_r+0x320>
 800a9ec:	4b16      	ldr	r3, [pc, #88]	; (800aa48 <_dtoa_r+0x308>)
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	f240 11af 	movw	r1, #431	; 0x1af
 800a9f4:	e6bd      	b.n	800a772 <_dtoa_r+0x32>
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	e7e1      	b.n	800a9be <_dtoa_r+0x27e>
 800a9fa:	2501      	movs	r5, #1
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	9307      	str	r3, [sp, #28]
 800aa00:	9509      	str	r5, [sp, #36]	; 0x24
 800aa02:	f04f 33ff 	mov.w	r3, #4294967295
 800aa06:	9301      	str	r3, [sp, #4]
 800aa08:	9304      	str	r3, [sp, #16]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	2312      	movs	r3, #18
 800aa0e:	e7d1      	b.n	800a9b4 <_dtoa_r+0x274>
 800aa10:	636f4361 	.word	0x636f4361
 800aa14:	3fd287a7 	.word	0x3fd287a7
 800aa18:	8b60c8b3 	.word	0x8b60c8b3
 800aa1c:	3fc68a28 	.word	0x3fc68a28
 800aa20:	509f79fb 	.word	0x509f79fb
 800aa24:	3fd34413 	.word	0x3fd34413
 800aa28:	0800e35d 	.word	0x0800e35d
 800aa2c:	0800e374 	.word	0x0800e374
 800aa30:	7ff00000 	.word	0x7ff00000
 800aa34:	0800e359 	.word	0x0800e359
 800aa38:	0800e350 	.word	0x0800e350
 800aa3c:	0800e32d 	.word	0x0800e32d
 800aa40:	3ff80000 	.word	0x3ff80000
 800aa44:	0800e460 	.word	0x0800e460
 800aa48:	0800e3cc 	.word	0x0800e3cc
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa50:	e7d7      	b.n	800aa02 <_dtoa_r+0x2c2>
 800aa52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa54:	9301      	str	r3, [sp, #4]
 800aa56:	9304      	str	r3, [sp, #16]
 800aa58:	e7ba      	b.n	800a9d0 <_dtoa_r+0x290>
 800aa5a:	3101      	adds	r1, #1
 800aa5c:	0052      	lsls	r2, r2, #1
 800aa5e:	e7ba      	b.n	800a9d6 <_dtoa_r+0x296>
 800aa60:	69e3      	ldr	r3, [r4, #28]
 800aa62:	9a00      	ldr	r2, [sp, #0]
 800aa64:	601a      	str	r2, [r3, #0]
 800aa66:	9b04      	ldr	r3, [sp, #16]
 800aa68:	2b0e      	cmp	r3, #14
 800aa6a:	f200 80a8 	bhi.w	800abbe <_dtoa_r+0x47e>
 800aa6e:	2d00      	cmp	r5, #0
 800aa70:	f000 80a5 	beq.w	800abbe <_dtoa_r+0x47e>
 800aa74:	f1bb 0f00 	cmp.w	fp, #0
 800aa78:	dd38      	ble.n	800aaec <_dtoa_r+0x3ac>
 800aa7a:	4bc0      	ldr	r3, [pc, #768]	; (800ad7c <_dtoa_r+0x63c>)
 800aa7c:	f00b 020f 	and.w	r2, fp, #15
 800aa80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa84:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aa88:	e9d3 6700 	ldrd	r6, r7, [r3]
 800aa8c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800aa90:	d019      	beq.n	800aac6 <_dtoa_r+0x386>
 800aa92:	4bbb      	ldr	r3, [pc, #748]	; (800ad80 <_dtoa_r+0x640>)
 800aa94:	ec51 0b18 	vmov	r0, r1, d8
 800aa98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa9c:	f7f5 fede 	bl	800085c <__aeabi_ddiv>
 800aaa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aaa4:	f008 080f 	and.w	r8, r8, #15
 800aaa8:	2503      	movs	r5, #3
 800aaaa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ad80 <_dtoa_r+0x640>
 800aaae:	f1b8 0f00 	cmp.w	r8, #0
 800aab2:	d10a      	bne.n	800aaca <_dtoa_r+0x38a>
 800aab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab8:	4632      	mov	r2, r6
 800aaba:	463b      	mov	r3, r7
 800aabc:	f7f5 fece 	bl	800085c <__aeabi_ddiv>
 800aac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aac4:	e02b      	b.n	800ab1e <_dtoa_r+0x3de>
 800aac6:	2502      	movs	r5, #2
 800aac8:	e7ef      	b.n	800aaaa <_dtoa_r+0x36a>
 800aaca:	f018 0f01 	tst.w	r8, #1
 800aace:	d008      	beq.n	800aae2 <_dtoa_r+0x3a2>
 800aad0:	4630      	mov	r0, r6
 800aad2:	4639      	mov	r1, r7
 800aad4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800aad8:	f7f5 fd96 	bl	8000608 <__aeabi_dmul>
 800aadc:	3501      	adds	r5, #1
 800aade:	4606      	mov	r6, r0
 800aae0:	460f      	mov	r7, r1
 800aae2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aae6:	f109 0908 	add.w	r9, r9, #8
 800aaea:	e7e0      	b.n	800aaae <_dtoa_r+0x36e>
 800aaec:	f000 809f 	beq.w	800ac2e <_dtoa_r+0x4ee>
 800aaf0:	f1cb 0600 	rsb	r6, fp, #0
 800aaf4:	4ba1      	ldr	r3, [pc, #644]	; (800ad7c <_dtoa_r+0x63c>)
 800aaf6:	4fa2      	ldr	r7, [pc, #648]	; (800ad80 <_dtoa_r+0x640>)
 800aaf8:	f006 020f 	and.w	r2, r6, #15
 800aafc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab04:	ec51 0b18 	vmov	r0, r1, d8
 800ab08:	f7f5 fd7e 	bl	8000608 <__aeabi_dmul>
 800ab0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab10:	1136      	asrs	r6, r6, #4
 800ab12:	2300      	movs	r3, #0
 800ab14:	2502      	movs	r5, #2
 800ab16:	2e00      	cmp	r6, #0
 800ab18:	d17e      	bne.n	800ac18 <_dtoa_r+0x4d8>
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d1d0      	bne.n	800aac0 <_dtoa_r+0x380>
 800ab1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab20:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	f000 8084 	beq.w	800ac32 <_dtoa_r+0x4f2>
 800ab2a:	4b96      	ldr	r3, [pc, #600]	; (800ad84 <_dtoa_r+0x644>)
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	4640      	mov	r0, r8
 800ab30:	4649      	mov	r1, r9
 800ab32:	f7f5 ffdb 	bl	8000aec <__aeabi_dcmplt>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	d07b      	beq.n	800ac32 <_dtoa_r+0x4f2>
 800ab3a:	9b04      	ldr	r3, [sp, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d078      	beq.n	800ac32 <_dtoa_r+0x4f2>
 800ab40:	9b01      	ldr	r3, [sp, #4]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	dd39      	ble.n	800abba <_dtoa_r+0x47a>
 800ab46:	4b90      	ldr	r3, [pc, #576]	; (800ad88 <_dtoa_r+0x648>)
 800ab48:	2200      	movs	r2, #0
 800ab4a:	4640      	mov	r0, r8
 800ab4c:	4649      	mov	r1, r9
 800ab4e:	f7f5 fd5b 	bl	8000608 <__aeabi_dmul>
 800ab52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab56:	9e01      	ldr	r6, [sp, #4]
 800ab58:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ab5c:	3501      	adds	r5, #1
 800ab5e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab62:	4628      	mov	r0, r5
 800ab64:	f7f5 fce6 	bl	8000534 <__aeabi_i2d>
 800ab68:	4642      	mov	r2, r8
 800ab6a:	464b      	mov	r3, r9
 800ab6c:	f7f5 fd4c 	bl	8000608 <__aeabi_dmul>
 800ab70:	4b86      	ldr	r3, [pc, #536]	; (800ad8c <_dtoa_r+0x64c>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	f7f5 fb92 	bl	800029c <__adddf3>
 800ab78:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ab7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab80:	9303      	str	r3, [sp, #12]
 800ab82:	2e00      	cmp	r6, #0
 800ab84:	d158      	bne.n	800ac38 <_dtoa_r+0x4f8>
 800ab86:	4b82      	ldr	r3, [pc, #520]	; (800ad90 <_dtoa_r+0x650>)
 800ab88:	2200      	movs	r2, #0
 800ab8a:	4640      	mov	r0, r8
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	f7f5 fb83 	bl	8000298 <__aeabi_dsub>
 800ab92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab96:	4680      	mov	r8, r0
 800ab98:	4689      	mov	r9, r1
 800ab9a:	f7f5 ffc5 	bl	8000b28 <__aeabi_dcmpgt>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	f040 8296 	bne.w	800b0d0 <_dtoa_r+0x990>
 800aba4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800aba8:	4640      	mov	r0, r8
 800abaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abae:	4649      	mov	r1, r9
 800abb0:	f7f5 ff9c 	bl	8000aec <__aeabi_dcmplt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f040 8289 	bne.w	800b0cc <_dtoa_r+0x98c>
 800abba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800abbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	f2c0 814e 	blt.w	800ae62 <_dtoa_r+0x722>
 800abc6:	f1bb 0f0e 	cmp.w	fp, #14
 800abca:	f300 814a 	bgt.w	800ae62 <_dtoa_r+0x722>
 800abce:	4b6b      	ldr	r3, [pc, #428]	; (800ad7c <_dtoa_r+0x63c>)
 800abd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800abd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f280 80dc 	bge.w	800ad98 <_dtoa_r+0x658>
 800abe0:	9b04      	ldr	r3, [sp, #16]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	f300 80d8 	bgt.w	800ad98 <_dtoa_r+0x658>
 800abe8:	f040 826f 	bne.w	800b0ca <_dtoa_r+0x98a>
 800abec:	4b68      	ldr	r3, [pc, #416]	; (800ad90 <_dtoa_r+0x650>)
 800abee:	2200      	movs	r2, #0
 800abf0:	4640      	mov	r0, r8
 800abf2:	4649      	mov	r1, r9
 800abf4:	f7f5 fd08 	bl	8000608 <__aeabi_dmul>
 800abf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abfc:	f7f5 ff8a 	bl	8000b14 <__aeabi_dcmpge>
 800ac00:	9e04      	ldr	r6, [sp, #16]
 800ac02:	4637      	mov	r7, r6
 800ac04:	2800      	cmp	r0, #0
 800ac06:	f040 8245 	bne.w	800b094 <_dtoa_r+0x954>
 800ac0a:	9d00      	ldr	r5, [sp, #0]
 800ac0c:	2331      	movs	r3, #49	; 0x31
 800ac0e:	f805 3b01 	strb.w	r3, [r5], #1
 800ac12:	f10b 0b01 	add.w	fp, fp, #1
 800ac16:	e241      	b.n	800b09c <_dtoa_r+0x95c>
 800ac18:	07f2      	lsls	r2, r6, #31
 800ac1a:	d505      	bpl.n	800ac28 <_dtoa_r+0x4e8>
 800ac1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac20:	f7f5 fcf2 	bl	8000608 <__aeabi_dmul>
 800ac24:	3501      	adds	r5, #1
 800ac26:	2301      	movs	r3, #1
 800ac28:	1076      	asrs	r6, r6, #1
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	e773      	b.n	800ab16 <_dtoa_r+0x3d6>
 800ac2e:	2502      	movs	r5, #2
 800ac30:	e775      	b.n	800ab1e <_dtoa_r+0x3de>
 800ac32:	9e04      	ldr	r6, [sp, #16]
 800ac34:	465f      	mov	r7, fp
 800ac36:	e792      	b.n	800ab5e <_dtoa_r+0x41e>
 800ac38:	9900      	ldr	r1, [sp, #0]
 800ac3a:	4b50      	ldr	r3, [pc, #320]	; (800ad7c <_dtoa_r+0x63c>)
 800ac3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac40:	4431      	add	r1, r6
 800ac42:	9102      	str	r1, [sp, #8]
 800ac44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac46:	eeb0 9a47 	vmov.f32	s18, s14
 800ac4a:	eef0 9a67 	vmov.f32	s19, s15
 800ac4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ac52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac56:	2900      	cmp	r1, #0
 800ac58:	d044      	beq.n	800ace4 <_dtoa_r+0x5a4>
 800ac5a:	494e      	ldr	r1, [pc, #312]	; (800ad94 <_dtoa_r+0x654>)
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	f7f5 fdfd 	bl	800085c <__aeabi_ddiv>
 800ac62:	ec53 2b19 	vmov	r2, r3, d9
 800ac66:	f7f5 fb17 	bl	8000298 <__aeabi_dsub>
 800ac6a:	9d00      	ldr	r5, [sp, #0]
 800ac6c:	ec41 0b19 	vmov	d9, r0, r1
 800ac70:	4649      	mov	r1, r9
 800ac72:	4640      	mov	r0, r8
 800ac74:	f7f5 ff78 	bl	8000b68 <__aeabi_d2iz>
 800ac78:	4606      	mov	r6, r0
 800ac7a:	f7f5 fc5b 	bl	8000534 <__aeabi_i2d>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	4640      	mov	r0, r8
 800ac84:	4649      	mov	r1, r9
 800ac86:	f7f5 fb07 	bl	8000298 <__aeabi_dsub>
 800ac8a:	3630      	adds	r6, #48	; 0x30
 800ac8c:	f805 6b01 	strb.w	r6, [r5], #1
 800ac90:	ec53 2b19 	vmov	r2, r3, d9
 800ac94:	4680      	mov	r8, r0
 800ac96:	4689      	mov	r9, r1
 800ac98:	f7f5 ff28 	bl	8000aec <__aeabi_dcmplt>
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	d164      	bne.n	800ad6a <_dtoa_r+0x62a>
 800aca0:	4642      	mov	r2, r8
 800aca2:	464b      	mov	r3, r9
 800aca4:	4937      	ldr	r1, [pc, #220]	; (800ad84 <_dtoa_r+0x644>)
 800aca6:	2000      	movs	r0, #0
 800aca8:	f7f5 faf6 	bl	8000298 <__aeabi_dsub>
 800acac:	ec53 2b19 	vmov	r2, r3, d9
 800acb0:	f7f5 ff1c 	bl	8000aec <__aeabi_dcmplt>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	f040 80b6 	bne.w	800ae26 <_dtoa_r+0x6e6>
 800acba:	9b02      	ldr	r3, [sp, #8]
 800acbc:	429d      	cmp	r5, r3
 800acbe:	f43f af7c 	beq.w	800abba <_dtoa_r+0x47a>
 800acc2:	4b31      	ldr	r3, [pc, #196]	; (800ad88 <_dtoa_r+0x648>)
 800acc4:	ec51 0b19 	vmov	r0, r1, d9
 800acc8:	2200      	movs	r2, #0
 800acca:	f7f5 fc9d 	bl	8000608 <__aeabi_dmul>
 800acce:	4b2e      	ldr	r3, [pc, #184]	; (800ad88 <_dtoa_r+0x648>)
 800acd0:	ec41 0b19 	vmov	d9, r0, r1
 800acd4:	2200      	movs	r2, #0
 800acd6:	4640      	mov	r0, r8
 800acd8:	4649      	mov	r1, r9
 800acda:	f7f5 fc95 	bl	8000608 <__aeabi_dmul>
 800acde:	4680      	mov	r8, r0
 800ace0:	4689      	mov	r9, r1
 800ace2:	e7c5      	b.n	800ac70 <_dtoa_r+0x530>
 800ace4:	ec51 0b17 	vmov	r0, r1, d7
 800ace8:	f7f5 fc8e 	bl	8000608 <__aeabi_dmul>
 800acec:	9b02      	ldr	r3, [sp, #8]
 800acee:	9d00      	ldr	r5, [sp, #0]
 800acf0:	930f      	str	r3, [sp, #60]	; 0x3c
 800acf2:	ec41 0b19 	vmov	d9, r0, r1
 800acf6:	4649      	mov	r1, r9
 800acf8:	4640      	mov	r0, r8
 800acfa:	f7f5 ff35 	bl	8000b68 <__aeabi_d2iz>
 800acfe:	4606      	mov	r6, r0
 800ad00:	f7f5 fc18 	bl	8000534 <__aeabi_i2d>
 800ad04:	3630      	adds	r6, #48	; 0x30
 800ad06:	4602      	mov	r2, r0
 800ad08:	460b      	mov	r3, r1
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	f7f5 fac3 	bl	8000298 <__aeabi_dsub>
 800ad12:	f805 6b01 	strb.w	r6, [r5], #1
 800ad16:	9b02      	ldr	r3, [sp, #8]
 800ad18:	429d      	cmp	r5, r3
 800ad1a:	4680      	mov	r8, r0
 800ad1c:	4689      	mov	r9, r1
 800ad1e:	f04f 0200 	mov.w	r2, #0
 800ad22:	d124      	bne.n	800ad6e <_dtoa_r+0x62e>
 800ad24:	4b1b      	ldr	r3, [pc, #108]	; (800ad94 <_dtoa_r+0x654>)
 800ad26:	ec51 0b19 	vmov	r0, r1, d9
 800ad2a:	f7f5 fab7 	bl	800029c <__adddf3>
 800ad2e:	4602      	mov	r2, r0
 800ad30:	460b      	mov	r3, r1
 800ad32:	4640      	mov	r0, r8
 800ad34:	4649      	mov	r1, r9
 800ad36:	f7f5 fef7 	bl	8000b28 <__aeabi_dcmpgt>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	d173      	bne.n	800ae26 <_dtoa_r+0x6e6>
 800ad3e:	ec53 2b19 	vmov	r2, r3, d9
 800ad42:	4914      	ldr	r1, [pc, #80]	; (800ad94 <_dtoa_r+0x654>)
 800ad44:	2000      	movs	r0, #0
 800ad46:	f7f5 faa7 	bl	8000298 <__aeabi_dsub>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	4640      	mov	r0, r8
 800ad50:	4649      	mov	r1, r9
 800ad52:	f7f5 fecb 	bl	8000aec <__aeabi_dcmplt>
 800ad56:	2800      	cmp	r0, #0
 800ad58:	f43f af2f 	beq.w	800abba <_dtoa_r+0x47a>
 800ad5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ad5e:	1e6b      	subs	r3, r5, #1
 800ad60:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad66:	2b30      	cmp	r3, #48	; 0x30
 800ad68:	d0f8      	beq.n	800ad5c <_dtoa_r+0x61c>
 800ad6a:	46bb      	mov	fp, r7
 800ad6c:	e04a      	b.n	800ae04 <_dtoa_r+0x6c4>
 800ad6e:	4b06      	ldr	r3, [pc, #24]	; (800ad88 <_dtoa_r+0x648>)
 800ad70:	f7f5 fc4a 	bl	8000608 <__aeabi_dmul>
 800ad74:	4680      	mov	r8, r0
 800ad76:	4689      	mov	r9, r1
 800ad78:	e7bd      	b.n	800acf6 <_dtoa_r+0x5b6>
 800ad7a:	bf00      	nop
 800ad7c:	0800e460 	.word	0x0800e460
 800ad80:	0800e438 	.word	0x0800e438
 800ad84:	3ff00000 	.word	0x3ff00000
 800ad88:	40240000 	.word	0x40240000
 800ad8c:	401c0000 	.word	0x401c0000
 800ad90:	40140000 	.word	0x40140000
 800ad94:	3fe00000 	.word	0x3fe00000
 800ad98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ad9c:	9d00      	ldr	r5, [sp, #0]
 800ad9e:	4642      	mov	r2, r8
 800ada0:	464b      	mov	r3, r9
 800ada2:	4630      	mov	r0, r6
 800ada4:	4639      	mov	r1, r7
 800ada6:	f7f5 fd59 	bl	800085c <__aeabi_ddiv>
 800adaa:	f7f5 fedd 	bl	8000b68 <__aeabi_d2iz>
 800adae:	9001      	str	r0, [sp, #4]
 800adb0:	f7f5 fbc0 	bl	8000534 <__aeabi_i2d>
 800adb4:	4642      	mov	r2, r8
 800adb6:	464b      	mov	r3, r9
 800adb8:	f7f5 fc26 	bl	8000608 <__aeabi_dmul>
 800adbc:	4602      	mov	r2, r0
 800adbe:	460b      	mov	r3, r1
 800adc0:	4630      	mov	r0, r6
 800adc2:	4639      	mov	r1, r7
 800adc4:	f7f5 fa68 	bl	8000298 <__aeabi_dsub>
 800adc8:	9e01      	ldr	r6, [sp, #4]
 800adca:	9f04      	ldr	r7, [sp, #16]
 800adcc:	3630      	adds	r6, #48	; 0x30
 800adce:	f805 6b01 	strb.w	r6, [r5], #1
 800add2:	9e00      	ldr	r6, [sp, #0]
 800add4:	1bae      	subs	r6, r5, r6
 800add6:	42b7      	cmp	r7, r6
 800add8:	4602      	mov	r2, r0
 800adda:	460b      	mov	r3, r1
 800addc:	d134      	bne.n	800ae48 <_dtoa_r+0x708>
 800adde:	f7f5 fa5d 	bl	800029c <__adddf3>
 800ade2:	4642      	mov	r2, r8
 800ade4:	464b      	mov	r3, r9
 800ade6:	4606      	mov	r6, r0
 800ade8:	460f      	mov	r7, r1
 800adea:	f7f5 fe9d 	bl	8000b28 <__aeabi_dcmpgt>
 800adee:	b9c8      	cbnz	r0, 800ae24 <_dtoa_r+0x6e4>
 800adf0:	4642      	mov	r2, r8
 800adf2:	464b      	mov	r3, r9
 800adf4:	4630      	mov	r0, r6
 800adf6:	4639      	mov	r1, r7
 800adf8:	f7f5 fe6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800adfc:	b110      	cbz	r0, 800ae04 <_dtoa_r+0x6c4>
 800adfe:	9b01      	ldr	r3, [sp, #4]
 800ae00:	07db      	lsls	r3, r3, #31
 800ae02:	d40f      	bmi.n	800ae24 <_dtoa_r+0x6e4>
 800ae04:	4651      	mov	r1, sl
 800ae06:	4620      	mov	r0, r4
 800ae08:	f000 fbcc 	bl	800b5a4 <_Bfree>
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae10:	702b      	strb	r3, [r5, #0]
 800ae12:	f10b 0301 	add.w	r3, fp, #1
 800ae16:	6013      	str	r3, [r2, #0]
 800ae18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f43f ace2 	beq.w	800a7e4 <_dtoa_r+0xa4>
 800ae20:	601d      	str	r5, [r3, #0]
 800ae22:	e4df      	b.n	800a7e4 <_dtoa_r+0xa4>
 800ae24:	465f      	mov	r7, fp
 800ae26:	462b      	mov	r3, r5
 800ae28:	461d      	mov	r5, r3
 800ae2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae2e:	2a39      	cmp	r2, #57	; 0x39
 800ae30:	d106      	bne.n	800ae40 <_dtoa_r+0x700>
 800ae32:	9a00      	ldr	r2, [sp, #0]
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d1f7      	bne.n	800ae28 <_dtoa_r+0x6e8>
 800ae38:	9900      	ldr	r1, [sp, #0]
 800ae3a:	2230      	movs	r2, #48	; 0x30
 800ae3c:	3701      	adds	r7, #1
 800ae3e:	700a      	strb	r2, [r1, #0]
 800ae40:	781a      	ldrb	r2, [r3, #0]
 800ae42:	3201      	adds	r2, #1
 800ae44:	701a      	strb	r2, [r3, #0]
 800ae46:	e790      	b.n	800ad6a <_dtoa_r+0x62a>
 800ae48:	4ba3      	ldr	r3, [pc, #652]	; (800b0d8 <_dtoa_r+0x998>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f7f5 fbdc 	bl	8000608 <__aeabi_dmul>
 800ae50:	2200      	movs	r2, #0
 800ae52:	2300      	movs	r3, #0
 800ae54:	4606      	mov	r6, r0
 800ae56:	460f      	mov	r7, r1
 800ae58:	f7f5 fe3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	d09e      	beq.n	800ad9e <_dtoa_r+0x65e>
 800ae60:	e7d0      	b.n	800ae04 <_dtoa_r+0x6c4>
 800ae62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae64:	2a00      	cmp	r2, #0
 800ae66:	f000 80ca 	beq.w	800affe <_dtoa_r+0x8be>
 800ae6a:	9a07      	ldr	r2, [sp, #28]
 800ae6c:	2a01      	cmp	r2, #1
 800ae6e:	f300 80ad 	bgt.w	800afcc <_dtoa_r+0x88c>
 800ae72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae74:	2a00      	cmp	r2, #0
 800ae76:	f000 80a5 	beq.w	800afc4 <_dtoa_r+0x884>
 800ae7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae7e:	9e08      	ldr	r6, [sp, #32]
 800ae80:	9d05      	ldr	r5, [sp, #20]
 800ae82:	9a05      	ldr	r2, [sp, #20]
 800ae84:	441a      	add	r2, r3
 800ae86:	9205      	str	r2, [sp, #20]
 800ae88:	9a06      	ldr	r2, [sp, #24]
 800ae8a:	2101      	movs	r1, #1
 800ae8c:	441a      	add	r2, r3
 800ae8e:	4620      	mov	r0, r4
 800ae90:	9206      	str	r2, [sp, #24]
 800ae92:	f000 fc3d 	bl	800b710 <__i2b>
 800ae96:	4607      	mov	r7, r0
 800ae98:	b165      	cbz	r5, 800aeb4 <_dtoa_r+0x774>
 800ae9a:	9b06      	ldr	r3, [sp, #24]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	dd09      	ble.n	800aeb4 <_dtoa_r+0x774>
 800aea0:	42ab      	cmp	r3, r5
 800aea2:	9a05      	ldr	r2, [sp, #20]
 800aea4:	bfa8      	it	ge
 800aea6:	462b      	movge	r3, r5
 800aea8:	1ad2      	subs	r2, r2, r3
 800aeaa:	9205      	str	r2, [sp, #20]
 800aeac:	9a06      	ldr	r2, [sp, #24]
 800aeae:	1aed      	subs	r5, r5, r3
 800aeb0:	1ad3      	subs	r3, r2, r3
 800aeb2:	9306      	str	r3, [sp, #24]
 800aeb4:	9b08      	ldr	r3, [sp, #32]
 800aeb6:	b1f3      	cbz	r3, 800aef6 <_dtoa_r+0x7b6>
 800aeb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f000 80a3 	beq.w	800b006 <_dtoa_r+0x8c6>
 800aec0:	2e00      	cmp	r6, #0
 800aec2:	dd10      	ble.n	800aee6 <_dtoa_r+0x7a6>
 800aec4:	4639      	mov	r1, r7
 800aec6:	4632      	mov	r2, r6
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fce1 	bl	800b890 <__pow5mult>
 800aece:	4652      	mov	r2, sl
 800aed0:	4601      	mov	r1, r0
 800aed2:	4607      	mov	r7, r0
 800aed4:	4620      	mov	r0, r4
 800aed6:	f000 fc31 	bl	800b73c <__multiply>
 800aeda:	4651      	mov	r1, sl
 800aedc:	4680      	mov	r8, r0
 800aede:	4620      	mov	r0, r4
 800aee0:	f000 fb60 	bl	800b5a4 <_Bfree>
 800aee4:	46c2      	mov	sl, r8
 800aee6:	9b08      	ldr	r3, [sp, #32]
 800aee8:	1b9a      	subs	r2, r3, r6
 800aeea:	d004      	beq.n	800aef6 <_dtoa_r+0x7b6>
 800aeec:	4651      	mov	r1, sl
 800aeee:	4620      	mov	r0, r4
 800aef0:	f000 fcce 	bl	800b890 <__pow5mult>
 800aef4:	4682      	mov	sl, r0
 800aef6:	2101      	movs	r1, #1
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 fc09 	bl	800b710 <__i2b>
 800aefe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af00:	2b00      	cmp	r3, #0
 800af02:	4606      	mov	r6, r0
 800af04:	f340 8081 	ble.w	800b00a <_dtoa_r+0x8ca>
 800af08:	461a      	mov	r2, r3
 800af0a:	4601      	mov	r1, r0
 800af0c:	4620      	mov	r0, r4
 800af0e:	f000 fcbf 	bl	800b890 <__pow5mult>
 800af12:	9b07      	ldr	r3, [sp, #28]
 800af14:	2b01      	cmp	r3, #1
 800af16:	4606      	mov	r6, r0
 800af18:	dd7a      	ble.n	800b010 <_dtoa_r+0x8d0>
 800af1a:	f04f 0800 	mov.w	r8, #0
 800af1e:	6933      	ldr	r3, [r6, #16]
 800af20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af24:	6918      	ldr	r0, [r3, #16]
 800af26:	f000 fba5 	bl	800b674 <__hi0bits>
 800af2a:	f1c0 0020 	rsb	r0, r0, #32
 800af2e:	9b06      	ldr	r3, [sp, #24]
 800af30:	4418      	add	r0, r3
 800af32:	f010 001f 	ands.w	r0, r0, #31
 800af36:	f000 8094 	beq.w	800b062 <_dtoa_r+0x922>
 800af3a:	f1c0 0320 	rsb	r3, r0, #32
 800af3e:	2b04      	cmp	r3, #4
 800af40:	f340 8085 	ble.w	800b04e <_dtoa_r+0x90e>
 800af44:	9b05      	ldr	r3, [sp, #20]
 800af46:	f1c0 001c 	rsb	r0, r0, #28
 800af4a:	4403      	add	r3, r0
 800af4c:	9305      	str	r3, [sp, #20]
 800af4e:	9b06      	ldr	r3, [sp, #24]
 800af50:	4403      	add	r3, r0
 800af52:	4405      	add	r5, r0
 800af54:	9306      	str	r3, [sp, #24]
 800af56:	9b05      	ldr	r3, [sp, #20]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	dd05      	ble.n	800af68 <_dtoa_r+0x828>
 800af5c:	4651      	mov	r1, sl
 800af5e:	461a      	mov	r2, r3
 800af60:	4620      	mov	r0, r4
 800af62:	f000 fcef 	bl	800b944 <__lshift>
 800af66:	4682      	mov	sl, r0
 800af68:	9b06      	ldr	r3, [sp, #24]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	dd05      	ble.n	800af7a <_dtoa_r+0x83a>
 800af6e:	4631      	mov	r1, r6
 800af70:	461a      	mov	r2, r3
 800af72:	4620      	mov	r0, r4
 800af74:	f000 fce6 	bl	800b944 <__lshift>
 800af78:	4606      	mov	r6, r0
 800af7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d072      	beq.n	800b066 <_dtoa_r+0x926>
 800af80:	4631      	mov	r1, r6
 800af82:	4650      	mov	r0, sl
 800af84:	f000 fd4a 	bl	800ba1c <__mcmp>
 800af88:	2800      	cmp	r0, #0
 800af8a:	da6c      	bge.n	800b066 <_dtoa_r+0x926>
 800af8c:	2300      	movs	r3, #0
 800af8e:	4651      	mov	r1, sl
 800af90:	220a      	movs	r2, #10
 800af92:	4620      	mov	r0, r4
 800af94:	f000 fb28 	bl	800b5e8 <__multadd>
 800af98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af9e:	4682      	mov	sl, r0
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 81b0 	beq.w	800b306 <_dtoa_r+0xbc6>
 800afa6:	2300      	movs	r3, #0
 800afa8:	4639      	mov	r1, r7
 800afaa:	220a      	movs	r2, #10
 800afac:	4620      	mov	r0, r4
 800afae:	f000 fb1b 	bl	800b5e8 <__multadd>
 800afb2:	9b01      	ldr	r3, [sp, #4]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	4607      	mov	r7, r0
 800afb8:	f300 8096 	bgt.w	800b0e8 <_dtoa_r+0x9a8>
 800afbc:	9b07      	ldr	r3, [sp, #28]
 800afbe:	2b02      	cmp	r3, #2
 800afc0:	dc59      	bgt.n	800b076 <_dtoa_r+0x936>
 800afc2:	e091      	b.n	800b0e8 <_dtoa_r+0x9a8>
 800afc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800afca:	e758      	b.n	800ae7e <_dtoa_r+0x73e>
 800afcc:	9b04      	ldr	r3, [sp, #16]
 800afce:	1e5e      	subs	r6, r3, #1
 800afd0:	9b08      	ldr	r3, [sp, #32]
 800afd2:	42b3      	cmp	r3, r6
 800afd4:	bfbf      	itttt	lt
 800afd6:	9b08      	ldrlt	r3, [sp, #32]
 800afd8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800afda:	9608      	strlt	r6, [sp, #32]
 800afdc:	1af3      	sublt	r3, r6, r3
 800afde:	bfb4      	ite	lt
 800afe0:	18d2      	addlt	r2, r2, r3
 800afe2:	1b9e      	subge	r6, r3, r6
 800afe4:	9b04      	ldr	r3, [sp, #16]
 800afe6:	bfbc      	itt	lt
 800afe8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800afea:	2600      	movlt	r6, #0
 800afec:	2b00      	cmp	r3, #0
 800afee:	bfb7      	itett	lt
 800aff0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800aff4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800aff8:	1a9d      	sublt	r5, r3, r2
 800affa:	2300      	movlt	r3, #0
 800affc:	e741      	b.n	800ae82 <_dtoa_r+0x742>
 800affe:	9e08      	ldr	r6, [sp, #32]
 800b000:	9d05      	ldr	r5, [sp, #20]
 800b002:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b004:	e748      	b.n	800ae98 <_dtoa_r+0x758>
 800b006:	9a08      	ldr	r2, [sp, #32]
 800b008:	e770      	b.n	800aeec <_dtoa_r+0x7ac>
 800b00a:	9b07      	ldr	r3, [sp, #28]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	dc19      	bgt.n	800b044 <_dtoa_r+0x904>
 800b010:	9b02      	ldr	r3, [sp, #8]
 800b012:	b9bb      	cbnz	r3, 800b044 <_dtoa_r+0x904>
 800b014:	9b03      	ldr	r3, [sp, #12]
 800b016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b01a:	b99b      	cbnz	r3, 800b044 <_dtoa_r+0x904>
 800b01c:	9b03      	ldr	r3, [sp, #12]
 800b01e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b022:	0d1b      	lsrs	r3, r3, #20
 800b024:	051b      	lsls	r3, r3, #20
 800b026:	b183      	cbz	r3, 800b04a <_dtoa_r+0x90a>
 800b028:	9b05      	ldr	r3, [sp, #20]
 800b02a:	3301      	adds	r3, #1
 800b02c:	9305      	str	r3, [sp, #20]
 800b02e:	9b06      	ldr	r3, [sp, #24]
 800b030:	3301      	adds	r3, #1
 800b032:	9306      	str	r3, [sp, #24]
 800b034:	f04f 0801 	mov.w	r8, #1
 800b038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	f47f af6f 	bne.w	800af1e <_dtoa_r+0x7de>
 800b040:	2001      	movs	r0, #1
 800b042:	e774      	b.n	800af2e <_dtoa_r+0x7ee>
 800b044:	f04f 0800 	mov.w	r8, #0
 800b048:	e7f6      	b.n	800b038 <_dtoa_r+0x8f8>
 800b04a:	4698      	mov	r8, r3
 800b04c:	e7f4      	b.n	800b038 <_dtoa_r+0x8f8>
 800b04e:	d082      	beq.n	800af56 <_dtoa_r+0x816>
 800b050:	9a05      	ldr	r2, [sp, #20]
 800b052:	331c      	adds	r3, #28
 800b054:	441a      	add	r2, r3
 800b056:	9205      	str	r2, [sp, #20]
 800b058:	9a06      	ldr	r2, [sp, #24]
 800b05a:	441a      	add	r2, r3
 800b05c:	441d      	add	r5, r3
 800b05e:	9206      	str	r2, [sp, #24]
 800b060:	e779      	b.n	800af56 <_dtoa_r+0x816>
 800b062:	4603      	mov	r3, r0
 800b064:	e7f4      	b.n	800b050 <_dtoa_r+0x910>
 800b066:	9b04      	ldr	r3, [sp, #16]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	dc37      	bgt.n	800b0dc <_dtoa_r+0x99c>
 800b06c:	9b07      	ldr	r3, [sp, #28]
 800b06e:	2b02      	cmp	r3, #2
 800b070:	dd34      	ble.n	800b0dc <_dtoa_r+0x99c>
 800b072:	9b04      	ldr	r3, [sp, #16]
 800b074:	9301      	str	r3, [sp, #4]
 800b076:	9b01      	ldr	r3, [sp, #4]
 800b078:	b963      	cbnz	r3, 800b094 <_dtoa_r+0x954>
 800b07a:	4631      	mov	r1, r6
 800b07c:	2205      	movs	r2, #5
 800b07e:	4620      	mov	r0, r4
 800b080:	f000 fab2 	bl	800b5e8 <__multadd>
 800b084:	4601      	mov	r1, r0
 800b086:	4606      	mov	r6, r0
 800b088:	4650      	mov	r0, sl
 800b08a:	f000 fcc7 	bl	800ba1c <__mcmp>
 800b08e:	2800      	cmp	r0, #0
 800b090:	f73f adbb 	bgt.w	800ac0a <_dtoa_r+0x4ca>
 800b094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b096:	9d00      	ldr	r5, [sp, #0]
 800b098:	ea6f 0b03 	mvn.w	fp, r3
 800b09c:	f04f 0800 	mov.w	r8, #0
 800b0a0:	4631      	mov	r1, r6
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f000 fa7e 	bl	800b5a4 <_Bfree>
 800b0a8:	2f00      	cmp	r7, #0
 800b0aa:	f43f aeab 	beq.w	800ae04 <_dtoa_r+0x6c4>
 800b0ae:	f1b8 0f00 	cmp.w	r8, #0
 800b0b2:	d005      	beq.n	800b0c0 <_dtoa_r+0x980>
 800b0b4:	45b8      	cmp	r8, r7
 800b0b6:	d003      	beq.n	800b0c0 <_dtoa_r+0x980>
 800b0b8:	4641      	mov	r1, r8
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f000 fa72 	bl	800b5a4 <_Bfree>
 800b0c0:	4639      	mov	r1, r7
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	f000 fa6e 	bl	800b5a4 <_Bfree>
 800b0c8:	e69c      	b.n	800ae04 <_dtoa_r+0x6c4>
 800b0ca:	2600      	movs	r6, #0
 800b0cc:	4637      	mov	r7, r6
 800b0ce:	e7e1      	b.n	800b094 <_dtoa_r+0x954>
 800b0d0:	46bb      	mov	fp, r7
 800b0d2:	4637      	mov	r7, r6
 800b0d4:	e599      	b.n	800ac0a <_dtoa_r+0x4ca>
 800b0d6:	bf00      	nop
 800b0d8:	40240000 	.word	0x40240000
 800b0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	f000 80c8 	beq.w	800b274 <_dtoa_r+0xb34>
 800b0e4:	9b04      	ldr	r3, [sp, #16]
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	2d00      	cmp	r5, #0
 800b0ea:	dd05      	ble.n	800b0f8 <_dtoa_r+0x9b8>
 800b0ec:	4639      	mov	r1, r7
 800b0ee:	462a      	mov	r2, r5
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f000 fc27 	bl	800b944 <__lshift>
 800b0f6:	4607      	mov	r7, r0
 800b0f8:	f1b8 0f00 	cmp.w	r8, #0
 800b0fc:	d05b      	beq.n	800b1b6 <_dtoa_r+0xa76>
 800b0fe:	6879      	ldr	r1, [r7, #4]
 800b100:	4620      	mov	r0, r4
 800b102:	f000 fa0f 	bl	800b524 <_Balloc>
 800b106:	4605      	mov	r5, r0
 800b108:	b928      	cbnz	r0, 800b116 <_dtoa_r+0x9d6>
 800b10a:	4b83      	ldr	r3, [pc, #524]	; (800b318 <_dtoa_r+0xbd8>)
 800b10c:	4602      	mov	r2, r0
 800b10e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b112:	f7ff bb2e 	b.w	800a772 <_dtoa_r+0x32>
 800b116:	693a      	ldr	r2, [r7, #16]
 800b118:	3202      	adds	r2, #2
 800b11a:	0092      	lsls	r2, r2, #2
 800b11c:	f107 010c 	add.w	r1, r7, #12
 800b120:	300c      	adds	r0, #12
 800b122:	f7ff fa76 	bl	800a612 <memcpy>
 800b126:	2201      	movs	r2, #1
 800b128:	4629      	mov	r1, r5
 800b12a:	4620      	mov	r0, r4
 800b12c:	f000 fc0a 	bl	800b944 <__lshift>
 800b130:	9b00      	ldr	r3, [sp, #0]
 800b132:	3301      	adds	r3, #1
 800b134:	9304      	str	r3, [sp, #16]
 800b136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b13a:	4413      	add	r3, r2
 800b13c:	9308      	str	r3, [sp, #32]
 800b13e:	9b02      	ldr	r3, [sp, #8]
 800b140:	f003 0301 	and.w	r3, r3, #1
 800b144:	46b8      	mov	r8, r7
 800b146:	9306      	str	r3, [sp, #24]
 800b148:	4607      	mov	r7, r0
 800b14a:	9b04      	ldr	r3, [sp, #16]
 800b14c:	4631      	mov	r1, r6
 800b14e:	3b01      	subs	r3, #1
 800b150:	4650      	mov	r0, sl
 800b152:	9301      	str	r3, [sp, #4]
 800b154:	f7ff fa6b 	bl	800a62e <quorem>
 800b158:	4641      	mov	r1, r8
 800b15a:	9002      	str	r0, [sp, #8]
 800b15c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b160:	4650      	mov	r0, sl
 800b162:	f000 fc5b 	bl	800ba1c <__mcmp>
 800b166:	463a      	mov	r2, r7
 800b168:	9005      	str	r0, [sp, #20]
 800b16a:	4631      	mov	r1, r6
 800b16c:	4620      	mov	r0, r4
 800b16e:	f000 fc71 	bl	800ba54 <__mdiff>
 800b172:	68c2      	ldr	r2, [r0, #12]
 800b174:	4605      	mov	r5, r0
 800b176:	bb02      	cbnz	r2, 800b1ba <_dtoa_r+0xa7a>
 800b178:	4601      	mov	r1, r0
 800b17a:	4650      	mov	r0, sl
 800b17c:	f000 fc4e 	bl	800ba1c <__mcmp>
 800b180:	4602      	mov	r2, r0
 800b182:	4629      	mov	r1, r5
 800b184:	4620      	mov	r0, r4
 800b186:	9209      	str	r2, [sp, #36]	; 0x24
 800b188:	f000 fa0c 	bl	800b5a4 <_Bfree>
 800b18c:	9b07      	ldr	r3, [sp, #28]
 800b18e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b190:	9d04      	ldr	r5, [sp, #16]
 800b192:	ea43 0102 	orr.w	r1, r3, r2
 800b196:	9b06      	ldr	r3, [sp, #24]
 800b198:	4319      	orrs	r1, r3
 800b19a:	d110      	bne.n	800b1be <_dtoa_r+0xa7e>
 800b19c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1a0:	d029      	beq.n	800b1f6 <_dtoa_r+0xab6>
 800b1a2:	9b05      	ldr	r3, [sp, #20]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	dd02      	ble.n	800b1ae <_dtoa_r+0xa6e>
 800b1a8:	9b02      	ldr	r3, [sp, #8]
 800b1aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b1ae:	9b01      	ldr	r3, [sp, #4]
 800b1b0:	f883 9000 	strb.w	r9, [r3]
 800b1b4:	e774      	b.n	800b0a0 <_dtoa_r+0x960>
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	e7ba      	b.n	800b130 <_dtoa_r+0x9f0>
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	e7e1      	b.n	800b182 <_dtoa_r+0xa42>
 800b1be:	9b05      	ldr	r3, [sp, #20]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	db04      	blt.n	800b1ce <_dtoa_r+0xa8e>
 800b1c4:	9907      	ldr	r1, [sp, #28]
 800b1c6:	430b      	orrs	r3, r1
 800b1c8:	9906      	ldr	r1, [sp, #24]
 800b1ca:	430b      	orrs	r3, r1
 800b1cc:	d120      	bne.n	800b210 <_dtoa_r+0xad0>
 800b1ce:	2a00      	cmp	r2, #0
 800b1d0:	dded      	ble.n	800b1ae <_dtoa_r+0xa6e>
 800b1d2:	4651      	mov	r1, sl
 800b1d4:	2201      	movs	r2, #1
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f000 fbb4 	bl	800b944 <__lshift>
 800b1dc:	4631      	mov	r1, r6
 800b1de:	4682      	mov	sl, r0
 800b1e0:	f000 fc1c 	bl	800ba1c <__mcmp>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	dc03      	bgt.n	800b1f0 <_dtoa_r+0xab0>
 800b1e8:	d1e1      	bne.n	800b1ae <_dtoa_r+0xa6e>
 800b1ea:	f019 0f01 	tst.w	r9, #1
 800b1ee:	d0de      	beq.n	800b1ae <_dtoa_r+0xa6e>
 800b1f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1f4:	d1d8      	bne.n	800b1a8 <_dtoa_r+0xa68>
 800b1f6:	9a01      	ldr	r2, [sp, #4]
 800b1f8:	2339      	movs	r3, #57	; 0x39
 800b1fa:	7013      	strb	r3, [r2, #0]
 800b1fc:	462b      	mov	r3, r5
 800b1fe:	461d      	mov	r5, r3
 800b200:	3b01      	subs	r3, #1
 800b202:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b206:	2a39      	cmp	r2, #57	; 0x39
 800b208:	d06c      	beq.n	800b2e4 <_dtoa_r+0xba4>
 800b20a:	3201      	adds	r2, #1
 800b20c:	701a      	strb	r2, [r3, #0]
 800b20e:	e747      	b.n	800b0a0 <_dtoa_r+0x960>
 800b210:	2a00      	cmp	r2, #0
 800b212:	dd07      	ble.n	800b224 <_dtoa_r+0xae4>
 800b214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b218:	d0ed      	beq.n	800b1f6 <_dtoa_r+0xab6>
 800b21a:	9a01      	ldr	r2, [sp, #4]
 800b21c:	f109 0301 	add.w	r3, r9, #1
 800b220:	7013      	strb	r3, [r2, #0]
 800b222:	e73d      	b.n	800b0a0 <_dtoa_r+0x960>
 800b224:	9b04      	ldr	r3, [sp, #16]
 800b226:	9a08      	ldr	r2, [sp, #32]
 800b228:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d043      	beq.n	800b2b8 <_dtoa_r+0xb78>
 800b230:	4651      	mov	r1, sl
 800b232:	2300      	movs	r3, #0
 800b234:	220a      	movs	r2, #10
 800b236:	4620      	mov	r0, r4
 800b238:	f000 f9d6 	bl	800b5e8 <__multadd>
 800b23c:	45b8      	cmp	r8, r7
 800b23e:	4682      	mov	sl, r0
 800b240:	f04f 0300 	mov.w	r3, #0
 800b244:	f04f 020a 	mov.w	r2, #10
 800b248:	4641      	mov	r1, r8
 800b24a:	4620      	mov	r0, r4
 800b24c:	d107      	bne.n	800b25e <_dtoa_r+0xb1e>
 800b24e:	f000 f9cb 	bl	800b5e8 <__multadd>
 800b252:	4680      	mov	r8, r0
 800b254:	4607      	mov	r7, r0
 800b256:	9b04      	ldr	r3, [sp, #16]
 800b258:	3301      	adds	r3, #1
 800b25a:	9304      	str	r3, [sp, #16]
 800b25c:	e775      	b.n	800b14a <_dtoa_r+0xa0a>
 800b25e:	f000 f9c3 	bl	800b5e8 <__multadd>
 800b262:	4639      	mov	r1, r7
 800b264:	4680      	mov	r8, r0
 800b266:	2300      	movs	r3, #0
 800b268:	220a      	movs	r2, #10
 800b26a:	4620      	mov	r0, r4
 800b26c:	f000 f9bc 	bl	800b5e8 <__multadd>
 800b270:	4607      	mov	r7, r0
 800b272:	e7f0      	b.n	800b256 <_dtoa_r+0xb16>
 800b274:	9b04      	ldr	r3, [sp, #16]
 800b276:	9301      	str	r3, [sp, #4]
 800b278:	9d00      	ldr	r5, [sp, #0]
 800b27a:	4631      	mov	r1, r6
 800b27c:	4650      	mov	r0, sl
 800b27e:	f7ff f9d6 	bl	800a62e <quorem>
 800b282:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b286:	9b00      	ldr	r3, [sp, #0]
 800b288:	f805 9b01 	strb.w	r9, [r5], #1
 800b28c:	1aea      	subs	r2, r5, r3
 800b28e:	9b01      	ldr	r3, [sp, #4]
 800b290:	4293      	cmp	r3, r2
 800b292:	dd07      	ble.n	800b2a4 <_dtoa_r+0xb64>
 800b294:	4651      	mov	r1, sl
 800b296:	2300      	movs	r3, #0
 800b298:	220a      	movs	r2, #10
 800b29a:	4620      	mov	r0, r4
 800b29c:	f000 f9a4 	bl	800b5e8 <__multadd>
 800b2a0:	4682      	mov	sl, r0
 800b2a2:	e7ea      	b.n	800b27a <_dtoa_r+0xb3a>
 800b2a4:	9b01      	ldr	r3, [sp, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	bfc8      	it	gt
 800b2aa:	461d      	movgt	r5, r3
 800b2ac:	9b00      	ldr	r3, [sp, #0]
 800b2ae:	bfd8      	it	le
 800b2b0:	2501      	movle	r5, #1
 800b2b2:	441d      	add	r5, r3
 800b2b4:	f04f 0800 	mov.w	r8, #0
 800b2b8:	4651      	mov	r1, sl
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	4620      	mov	r0, r4
 800b2be:	f000 fb41 	bl	800b944 <__lshift>
 800b2c2:	4631      	mov	r1, r6
 800b2c4:	4682      	mov	sl, r0
 800b2c6:	f000 fba9 	bl	800ba1c <__mcmp>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	dc96      	bgt.n	800b1fc <_dtoa_r+0xabc>
 800b2ce:	d102      	bne.n	800b2d6 <_dtoa_r+0xb96>
 800b2d0:	f019 0f01 	tst.w	r9, #1
 800b2d4:	d192      	bne.n	800b1fc <_dtoa_r+0xabc>
 800b2d6:	462b      	mov	r3, r5
 800b2d8:	461d      	mov	r5, r3
 800b2da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2de:	2a30      	cmp	r2, #48	; 0x30
 800b2e0:	d0fa      	beq.n	800b2d8 <_dtoa_r+0xb98>
 800b2e2:	e6dd      	b.n	800b0a0 <_dtoa_r+0x960>
 800b2e4:	9a00      	ldr	r2, [sp, #0]
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d189      	bne.n	800b1fe <_dtoa_r+0xabe>
 800b2ea:	f10b 0b01 	add.w	fp, fp, #1
 800b2ee:	2331      	movs	r3, #49	; 0x31
 800b2f0:	e796      	b.n	800b220 <_dtoa_r+0xae0>
 800b2f2:	4b0a      	ldr	r3, [pc, #40]	; (800b31c <_dtoa_r+0xbdc>)
 800b2f4:	f7ff ba99 	b.w	800a82a <_dtoa_r+0xea>
 800b2f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f47f aa6d 	bne.w	800a7da <_dtoa_r+0x9a>
 800b300:	4b07      	ldr	r3, [pc, #28]	; (800b320 <_dtoa_r+0xbe0>)
 800b302:	f7ff ba92 	b.w	800a82a <_dtoa_r+0xea>
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	dcb5      	bgt.n	800b278 <_dtoa_r+0xb38>
 800b30c:	9b07      	ldr	r3, [sp, #28]
 800b30e:	2b02      	cmp	r3, #2
 800b310:	f73f aeb1 	bgt.w	800b076 <_dtoa_r+0x936>
 800b314:	e7b0      	b.n	800b278 <_dtoa_r+0xb38>
 800b316:	bf00      	nop
 800b318:	0800e3cc 	.word	0x0800e3cc
 800b31c:	0800e32c 	.word	0x0800e32c
 800b320:	0800e350 	.word	0x0800e350

0800b324 <_free_r>:
 800b324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b326:	2900      	cmp	r1, #0
 800b328:	d044      	beq.n	800b3b4 <_free_r+0x90>
 800b32a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b32e:	9001      	str	r0, [sp, #4]
 800b330:	2b00      	cmp	r3, #0
 800b332:	f1a1 0404 	sub.w	r4, r1, #4
 800b336:	bfb8      	it	lt
 800b338:	18e4      	addlt	r4, r4, r3
 800b33a:	f000 f8e7 	bl	800b50c <__malloc_lock>
 800b33e:	4a1e      	ldr	r2, [pc, #120]	; (800b3b8 <_free_r+0x94>)
 800b340:	9801      	ldr	r0, [sp, #4]
 800b342:	6813      	ldr	r3, [r2, #0]
 800b344:	b933      	cbnz	r3, 800b354 <_free_r+0x30>
 800b346:	6063      	str	r3, [r4, #4]
 800b348:	6014      	str	r4, [r2, #0]
 800b34a:	b003      	add	sp, #12
 800b34c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b350:	f000 b8e2 	b.w	800b518 <__malloc_unlock>
 800b354:	42a3      	cmp	r3, r4
 800b356:	d908      	bls.n	800b36a <_free_r+0x46>
 800b358:	6825      	ldr	r5, [r4, #0]
 800b35a:	1961      	adds	r1, r4, r5
 800b35c:	428b      	cmp	r3, r1
 800b35e:	bf01      	itttt	eq
 800b360:	6819      	ldreq	r1, [r3, #0]
 800b362:	685b      	ldreq	r3, [r3, #4]
 800b364:	1949      	addeq	r1, r1, r5
 800b366:	6021      	streq	r1, [r4, #0]
 800b368:	e7ed      	b.n	800b346 <_free_r+0x22>
 800b36a:	461a      	mov	r2, r3
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	b10b      	cbz	r3, 800b374 <_free_r+0x50>
 800b370:	42a3      	cmp	r3, r4
 800b372:	d9fa      	bls.n	800b36a <_free_r+0x46>
 800b374:	6811      	ldr	r1, [r2, #0]
 800b376:	1855      	adds	r5, r2, r1
 800b378:	42a5      	cmp	r5, r4
 800b37a:	d10b      	bne.n	800b394 <_free_r+0x70>
 800b37c:	6824      	ldr	r4, [r4, #0]
 800b37e:	4421      	add	r1, r4
 800b380:	1854      	adds	r4, r2, r1
 800b382:	42a3      	cmp	r3, r4
 800b384:	6011      	str	r1, [r2, #0]
 800b386:	d1e0      	bne.n	800b34a <_free_r+0x26>
 800b388:	681c      	ldr	r4, [r3, #0]
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	6053      	str	r3, [r2, #4]
 800b38e:	440c      	add	r4, r1
 800b390:	6014      	str	r4, [r2, #0]
 800b392:	e7da      	b.n	800b34a <_free_r+0x26>
 800b394:	d902      	bls.n	800b39c <_free_r+0x78>
 800b396:	230c      	movs	r3, #12
 800b398:	6003      	str	r3, [r0, #0]
 800b39a:	e7d6      	b.n	800b34a <_free_r+0x26>
 800b39c:	6825      	ldr	r5, [r4, #0]
 800b39e:	1961      	adds	r1, r4, r5
 800b3a0:	428b      	cmp	r3, r1
 800b3a2:	bf04      	itt	eq
 800b3a4:	6819      	ldreq	r1, [r3, #0]
 800b3a6:	685b      	ldreq	r3, [r3, #4]
 800b3a8:	6063      	str	r3, [r4, #4]
 800b3aa:	bf04      	itt	eq
 800b3ac:	1949      	addeq	r1, r1, r5
 800b3ae:	6021      	streq	r1, [r4, #0]
 800b3b0:	6054      	str	r4, [r2, #4]
 800b3b2:	e7ca      	b.n	800b34a <_free_r+0x26>
 800b3b4:	b003      	add	sp, #12
 800b3b6:	bd30      	pop	{r4, r5, pc}
 800b3b8:	20003b08 	.word	0x20003b08

0800b3bc <malloc>:
 800b3bc:	4b02      	ldr	r3, [pc, #8]	; (800b3c8 <malloc+0xc>)
 800b3be:	4601      	mov	r1, r0
 800b3c0:	6818      	ldr	r0, [r3, #0]
 800b3c2:	f000 b823 	b.w	800b40c <_malloc_r>
 800b3c6:	bf00      	nop
 800b3c8:	20000708 	.word	0x20000708

0800b3cc <sbrk_aligned>:
 800b3cc:	b570      	push	{r4, r5, r6, lr}
 800b3ce:	4e0e      	ldr	r6, [pc, #56]	; (800b408 <sbrk_aligned+0x3c>)
 800b3d0:	460c      	mov	r4, r1
 800b3d2:	6831      	ldr	r1, [r6, #0]
 800b3d4:	4605      	mov	r5, r0
 800b3d6:	b911      	cbnz	r1, 800b3de <sbrk_aligned+0x12>
 800b3d8:	f000 feaa 	bl	800c130 <_sbrk_r>
 800b3dc:	6030      	str	r0, [r6, #0]
 800b3de:	4621      	mov	r1, r4
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	f000 fea5 	bl	800c130 <_sbrk_r>
 800b3e6:	1c43      	adds	r3, r0, #1
 800b3e8:	d00a      	beq.n	800b400 <sbrk_aligned+0x34>
 800b3ea:	1cc4      	adds	r4, r0, #3
 800b3ec:	f024 0403 	bic.w	r4, r4, #3
 800b3f0:	42a0      	cmp	r0, r4
 800b3f2:	d007      	beq.n	800b404 <sbrk_aligned+0x38>
 800b3f4:	1a21      	subs	r1, r4, r0
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	f000 fe9a 	bl	800c130 <_sbrk_r>
 800b3fc:	3001      	adds	r0, #1
 800b3fe:	d101      	bne.n	800b404 <sbrk_aligned+0x38>
 800b400:	f04f 34ff 	mov.w	r4, #4294967295
 800b404:	4620      	mov	r0, r4
 800b406:	bd70      	pop	{r4, r5, r6, pc}
 800b408:	20003b0c 	.word	0x20003b0c

0800b40c <_malloc_r>:
 800b40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b410:	1ccd      	adds	r5, r1, #3
 800b412:	f025 0503 	bic.w	r5, r5, #3
 800b416:	3508      	adds	r5, #8
 800b418:	2d0c      	cmp	r5, #12
 800b41a:	bf38      	it	cc
 800b41c:	250c      	movcc	r5, #12
 800b41e:	2d00      	cmp	r5, #0
 800b420:	4607      	mov	r7, r0
 800b422:	db01      	blt.n	800b428 <_malloc_r+0x1c>
 800b424:	42a9      	cmp	r1, r5
 800b426:	d905      	bls.n	800b434 <_malloc_r+0x28>
 800b428:	230c      	movs	r3, #12
 800b42a:	603b      	str	r3, [r7, #0]
 800b42c:	2600      	movs	r6, #0
 800b42e:	4630      	mov	r0, r6
 800b430:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b434:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b508 <_malloc_r+0xfc>
 800b438:	f000 f868 	bl	800b50c <__malloc_lock>
 800b43c:	f8d8 3000 	ldr.w	r3, [r8]
 800b440:	461c      	mov	r4, r3
 800b442:	bb5c      	cbnz	r4, 800b49c <_malloc_r+0x90>
 800b444:	4629      	mov	r1, r5
 800b446:	4638      	mov	r0, r7
 800b448:	f7ff ffc0 	bl	800b3cc <sbrk_aligned>
 800b44c:	1c43      	adds	r3, r0, #1
 800b44e:	4604      	mov	r4, r0
 800b450:	d155      	bne.n	800b4fe <_malloc_r+0xf2>
 800b452:	f8d8 4000 	ldr.w	r4, [r8]
 800b456:	4626      	mov	r6, r4
 800b458:	2e00      	cmp	r6, #0
 800b45a:	d145      	bne.n	800b4e8 <_malloc_r+0xdc>
 800b45c:	2c00      	cmp	r4, #0
 800b45e:	d048      	beq.n	800b4f2 <_malloc_r+0xe6>
 800b460:	6823      	ldr	r3, [r4, #0]
 800b462:	4631      	mov	r1, r6
 800b464:	4638      	mov	r0, r7
 800b466:	eb04 0903 	add.w	r9, r4, r3
 800b46a:	f000 fe61 	bl	800c130 <_sbrk_r>
 800b46e:	4581      	cmp	r9, r0
 800b470:	d13f      	bne.n	800b4f2 <_malloc_r+0xe6>
 800b472:	6821      	ldr	r1, [r4, #0]
 800b474:	1a6d      	subs	r5, r5, r1
 800b476:	4629      	mov	r1, r5
 800b478:	4638      	mov	r0, r7
 800b47a:	f7ff ffa7 	bl	800b3cc <sbrk_aligned>
 800b47e:	3001      	adds	r0, #1
 800b480:	d037      	beq.n	800b4f2 <_malloc_r+0xe6>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	442b      	add	r3, r5
 800b486:	6023      	str	r3, [r4, #0]
 800b488:	f8d8 3000 	ldr.w	r3, [r8]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d038      	beq.n	800b502 <_malloc_r+0xf6>
 800b490:	685a      	ldr	r2, [r3, #4]
 800b492:	42a2      	cmp	r2, r4
 800b494:	d12b      	bne.n	800b4ee <_malloc_r+0xe2>
 800b496:	2200      	movs	r2, #0
 800b498:	605a      	str	r2, [r3, #4]
 800b49a:	e00f      	b.n	800b4bc <_malloc_r+0xb0>
 800b49c:	6822      	ldr	r2, [r4, #0]
 800b49e:	1b52      	subs	r2, r2, r5
 800b4a0:	d41f      	bmi.n	800b4e2 <_malloc_r+0xd6>
 800b4a2:	2a0b      	cmp	r2, #11
 800b4a4:	d917      	bls.n	800b4d6 <_malloc_r+0xca>
 800b4a6:	1961      	adds	r1, r4, r5
 800b4a8:	42a3      	cmp	r3, r4
 800b4aa:	6025      	str	r5, [r4, #0]
 800b4ac:	bf18      	it	ne
 800b4ae:	6059      	strne	r1, [r3, #4]
 800b4b0:	6863      	ldr	r3, [r4, #4]
 800b4b2:	bf08      	it	eq
 800b4b4:	f8c8 1000 	streq.w	r1, [r8]
 800b4b8:	5162      	str	r2, [r4, r5]
 800b4ba:	604b      	str	r3, [r1, #4]
 800b4bc:	4638      	mov	r0, r7
 800b4be:	f104 060b 	add.w	r6, r4, #11
 800b4c2:	f000 f829 	bl	800b518 <__malloc_unlock>
 800b4c6:	f026 0607 	bic.w	r6, r6, #7
 800b4ca:	1d23      	adds	r3, r4, #4
 800b4cc:	1af2      	subs	r2, r6, r3
 800b4ce:	d0ae      	beq.n	800b42e <_malloc_r+0x22>
 800b4d0:	1b9b      	subs	r3, r3, r6
 800b4d2:	50a3      	str	r3, [r4, r2]
 800b4d4:	e7ab      	b.n	800b42e <_malloc_r+0x22>
 800b4d6:	42a3      	cmp	r3, r4
 800b4d8:	6862      	ldr	r2, [r4, #4]
 800b4da:	d1dd      	bne.n	800b498 <_malloc_r+0x8c>
 800b4dc:	f8c8 2000 	str.w	r2, [r8]
 800b4e0:	e7ec      	b.n	800b4bc <_malloc_r+0xb0>
 800b4e2:	4623      	mov	r3, r4
 800b4e4:	6864      	ldr	r4, [r4, #4]
 800b4e6:	e7ac      	b.n	800b442 <_malloc_r+0x36>
 800b4e8:	4634      	mov	r4, r6
 800b4ea:	6876      	ldr	r6, [r6, #4]
 800b4ec:	e7b4      	b.n	800b458 <_malloc_r+0x4c>
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	e7cc      	b.n	800b48c <_malloc_r+0x80>
 800b4f2:	230c      	movs	r3, #12
 800b4f4:	603b      	str	r3, [r7, #0]
 800b4f6:	4638      	mov	r0, r7
 800b4f8:	f000 f80e 	bl	800b518 <__malloc_unlock>
 800b4fc:	e797      	b.n	800b42e <_malloc_r+0x22>
 800b4fe:	6025      	str	r5, [r4, #0]
 800b500:	e7dc      	b.n	800b4bc <_malloc_r+0xb0>
 800b502:	605b      	str	r3, [r3, #4]
 800b504:	deff      	udf	#255	; 0xff
 800b506:	bf00      	nop
 800b508:	20003b08 	.word	0x20003b08

0800b50c <__malloc_lock>:
 800b50c:	4801      	ldr	r0, [pc, #4]	; (800b514 <__malloc_lock+0x8>)
 800b50e:	f7ff b87e 	b.w	800a60e <__retarget_lock_acquire_recursive>
 800b512:	bf00      	nop
 800b514:	20003b04 	.word	0x20003b04

0800b518 <__malloc_unlock>:
 800b518:	4801      	ldr	r0, [pc, #4]	; (800b520 <__malloc_unlock+0x8>)
 800b51a:	f7ff b879 	b.w	800a610 <__retarget_lock_release_recursive>
 800b51e:	bf00      	nop
 800b520:	20003b04 	.word	0x20003b04

0800b524 <_Balloc>:
 800b524:	b570      	push	{r4, r5, r6, lr}
 800b526:	69c6      	ldr	r6, [r0, #28]
 800b528:	4604      	mov	r4, r0
 800b52a:	460d      	mov	r5, r1
 800b52c:	b976      	cbnz	r6, 800b54c <_Balloc+0x28>
 800b52e:	2010      	movs	r0, #16
 800b530:	f7ff ff44 	bl	800b3bc <malloc>
 800b534:	4602      	mov	r2, r0
 800b536:	61e0      	str	r0, [r4, #28]
 800b538:	b920      	cbnz	r0, 800b544 <_Balloc+0x20>
 800b53a:	4b18      	ldr	r3, [pc, #96]	; (800b59c <_Balloc+0x78>)
 800b53c:	4818      	ldr	r0, [pc, #96]	; (800b5a0 <_Balloc+0x7c>)
 800b53e:	216b      	movs	r1, #107	; 0x6b
 800b540:	f000 fe06 	bl	800c150 <__assert_func>
 800b544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b548:	6006      	str	r6, [r0, #0]
 800b54a:	60c6      	str	r6, [r0, #12]
 800b54c:	69e6      	ldr	r6, [r4, #28]
 800b54e:	68f3      	ldr	r3, [r6, #12]
 800b550:	b183      	cbz	r3, 800b574 <_Balloc+0x50>
 800b552:	69e3      	ldr	r3, [r4, #28]
 800b554:	68db      	ldr	r3, [r3, #12]
 800b556:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b55a:	b9b8      	cbnz	r0, 800b58c <_Balloc+0x68>
 800b55c:	2101      	movs	r1, #1
 800b55e:	fa01 f605 	lsl.w	r6, r1, r5
 800b562:	1d72      	adds	r2, r6, #5
 800b564:	0092      	lsls	r2, r2, #2
 800b566:	4620      	mov	r0, r4
 800b568:	f000 fe10 	bl	800c18c <_calloc_r>
 800b56c:	b160      	cbz	r0, 800b588 <_Balloc+0x64>
 800b56e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b572:	e00e      	b.n	800b592 <_Balloc+0x6e>
 800b574:	2221      	movs	r2, #33	; 0x21
 800b576:	2104      	movs	r1, #4
 800b578:	4620      	mov	r0, r4
 800b57a:	f000 fe07 	bl	800c18c <_calloc_r>
 800b57e:	69e3      	ldr	r3, [r4, #28]
 800b580:	60f0      	str	r0, [r6, #12]
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d1e4      	bne.n	800b552 <_Balloc+0x2e>
 800b588:	2000      	movs	r0, #0
 800b58a:	bd70      	pop	{r4, r5, r6, pc}
 800b58c:	6802      	ldr	r2, [r0, #0]
 800b58e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b592:	2300      	movs	r3, #0
 800b594:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b598:	e7f7      	b.n	800b58a <_Balloc+0x66>
 800b59a:	bf00      	nop
 800b59c:	0800e35d 	.word	0x0800e35d
 800b5a0:	0800e3dd 	.word	0x0800e3dd

0800b5a4 <_Bfree>:
 800b5a4:	b570      	push	{r4, r5, r6, lr}
 800b5a6:	69c6      	ldr	r6, [r0, #28]
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	b976      	cbnz	r6, 800b5cc <_Bfree+0x28>
 800b5ae:	2010      	movs	r0, #16
 800b5b0:	f7ff ff04 	bl	800b3bc <malloc>
 800b5b4:	4602      	mov	r2, r0
 800b5b6:	61e8      	str	r0, [r5, #28]
 800b5b8:	b920      	cbnz	r0, 800b5c4 <_Bfree+0x20>
 800b5ba:	4b09      	ldr	r3, [pc, #36]	; (800b5e0 <_Bfree+0x3c>)
 800b5bc:	4809      	ldr	r0, [pc, #36]	; (800b5e4 <_Bfree+0x40>)
 800b5be:	218f      	movs	r1, #143	; 0x8f
 800b5c0:	f000 fdc6 	bl	800c150 <__assert_func>
 800b5c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5c8:	6006      	str	r6, [r0, #0]
 800b5ca:	60c6      	str	r6, [r0, #12]
 800b5cc:	b13c      	cbz	r4, 800b5de <_Bfree+0x3a>
 800b5ce:	69eb      	ldr	r3, [r5, #28]
 800b5d0:	6862      	ldr	r2, [r4, #4]
 800b5d2:	68db      	ldr	r3, [r3, #12]
 800b5d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b5d8:	6021      	str	r1, [r4, #0]
 800b5da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b5de:	bd70      	pop	{r4, r5, r6, pc}
 800b5e0:	0800e35d 	.word	0x0800e35d
 800b5e4:	0800e3dd 	.word	0x0800e3dd

0800b5e8 <__multadd>:
 800b5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ec:	690d      	ldr	r5, [r1, #16]
 800b5ee:	4607      	mov	r7, r0
 800b5f0:	460c      	mov	r4, r1
 800b5f2:	461e      	mov	r6, r3
 800b5f4:	f101 0c14 	add.w	ip, r1, #20
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	f8dc 3000 	ldr.w	r3, [ip]
 800b5fe:	b299      	uxth	r1, r3
 800b600:	fb02 6101 	mla	r1, r2, r1, r6
 800b604:	0c1e      	lsrs	r6, r3, #16
 800b606:	0c0b      	lsrs	r3, r1, #16
 800b608:	fb02 3306 	mla	r3, r2, r6, r3
 800b60c:	b289      	uxth	r1, r1
 800b60e:	3001      	adds	r0, #1
 800b610:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b614:	4285      	cmp	r5, r0
 800b616:	f84c 1b04 	str.w	r1, [ip], #4
 800b61a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b61e:	dcec      	bgt.n	800b5fa <__multadd+0x12>
 800b620:	b30e      	cbz	r6, 800b666 <__multadd+0x7e>
 800b622:	68a3      	ldr	r3, [r4, #8]
 800b624:	42ab      	cmp	r3, r5
 800b626:	dc19      	bgt.n	800b65c <__multadd+0x74>
 800b628:	6861      	ldr	r1, [r4, #4]
 800b62a:	4638      	mov	r0, r7
 800b62c:	3101      	adds	r1, #1
 800b62e:	f7ff ff79 	bl	800b524 <_Balloc>
 800b632:	4680      	mov	r8, r0
 800b634:	b928      	cbnz	r0, 800b642 <__multadd+0x5a>
 800b636:	4602      	mov	r2, r0
 800b638:	4b0c      	ldr	r3, [pc, #48]	; (800b66c <__multadd+0x84>)
 800b63a:	480d      	ldr	r0, [pc, #52]	; (800b670 <__multadd+0x88>)
 800b63c:	21ba      	movs	r1, #186	; 0xba
 800b63e:	f000 fd87 	bl	800c150 <__assert_func>
 800b642:	6922      	ldr	r2, [r4, #16]
 800b644:	3202      	adds	r2, #2
 800b646:	f104 010c 	add.w	r1, r4, #12
 800b64a:	0092      	lsls	r2, r2, #2
 800b64c:	300c      	adds	r0, #12
 800b64e:	f7fe ffe0 	bl	800a612 <memcpy>
 800b652:	4621      	mov	r1, r4
 800b654:	4638      	mov	r0, r7
 800b656:	f7ff ffa5 	bl	800b5a4 <_Bfree>
 800b65a:	4644      	mov	r4, r8
 800b65c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b660:	3501      	adds	r5, #1
 800b662:	615e      	str	r6, [r3, #20]
 800b664:	6125      	str	r5, [r4, #16]
 800b666:	4620      	mov	r0, r4
 800b668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b66c:	0800e3cc 	.word	0x0800e3cc
 800b670:	0800e3dd 	.word	0x0800e3dd

0800b674 <__hi0bits>:
 800b674:	0c03      	lsrs	r3, r0, #16
 800b676:	041b      	lsls	r3, r3, #16
 800b678:	b9d3      	cbnz	r3, 800b6b0 <__hi0bits+0x3c>
 800b67a:	0400      	lsls	r0, r0, #16
 800b67c:	2310      	movs	r3, #16
 800b67e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b682:	bf04      	itt	eq
 800b684:	0200      	lsleq	r0, r0, #8
 800b686:	3308      	addeq	r3, #8
 800b688:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b68c:	bf04      	itt	eq
 800b68e:	0100      	lsleq	r0, r0, #4
 800b690:	3304      	addeq	r3, #4
 800b692:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b696:	bf04      	itt	eq
 800b698:	0080      	lsleq	r0, r0, #2
 800b69a:	3302      	addeq	r3, #2
 800b69c:	2800      	cmp	r0, #0
 800b69e:	db05      	blt.n	800b6ac <__hi0bits+0x38>
 800b6a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b6a4:	f103 0301 	add.w	r3, r3, #1
 800b6a8:	bf08      	it	eq
 800b6aa:	2320      	moveq	r3, #32
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	4770      	bx	lr
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	e7e4      	b.n	800b67e <__hi0bits+0xa>

0800b6b4 <__lo0bits>:
 800b6b4:	6803      	ldr	r3, [r0, #0]
 800b6b6:	f013 0207 	ands.w	r2, r3, #7
 800b6ba:	d00c      	beq.n	800b6d6 <__lo0bits+0x22>
 800b6bc:	07d9      	lsls	r1, r3, #31
 800b6be:	d422      	bmi.n	800b706 <__lo0bits+0x52>
 800b6c0:	079a      	lsls	r2, r3, #30
 800b6c2:	bf49      	itett	mi
 800b6c4:	085b      	lsrmi	r3, r3, #1
 800b6c6:	089b      	lsrpl	r3, r3, #2
 800b6c8:	6003      	strmi	r3, [r0, #0]
 800b6ca:	2201      	movmi	r2, #1
 800b6cc:	bf5c      	itt	pl
 800b6ce:	6003      	strpl	r3, [r0, #0]
 800b6d0:	2202      	movpl	r2, #2
 800b6d2:	4610      	mov	r0, r2
 800b6d4:	4770      	bx	lr
 800b6d6:	b299      	uxth	r1, r3
 800b6d8:	b909      	cbnz	r1, 800b6de <__lo0bits+0x2a>
 800b6da:	0c1b      	lsrs	r3, r3, #16
 800b6dc:	2210      	movs	r2, #16
 800b6de:	b2d9      	uxtb	r1, r3
 800b6e0:	b909      	cbnz	r1, 800b6e6 <__lo0bits+0x32>
 800b6e2:	3208      	adds	r2, #8
 800b6e4:	0a1b      	lsrs	r3, r3, #8
 800b6e6:	0719      	lsls	r1, r3, #28
 800b6e8:	bf04      	itt	eq
 800b6ea:	091b      	lsreq	r3, r3, #4
 800b6ec:	3204      	addeq	r2, #4
 800b6ee:	0799      	lsls	r1, r3, #30
 800b6f0:	bf04      	itt	eq
 800b6f2:	089b      	lsreq	r3, r3, #2
 800b6f4:	3202      	addeq	r2, #2
 800b6f6:	07d9      	lsls	r1, r3, #31
 800b6f8:	d403      	bmi.n	800b702 <__lo0bits+0x4e>
 800b6fa:	085b      	lsrs	r3, r3, #1
 800b6fc:	f102 0201 	add.w	r2, r2, #1
 800b700:	d003      	beq.n	800b70a <__lo0bits+0x56>
 800b702:	6003      	str	r3, [r0, #0]
 800b704:	e7e5      	b.n	800b6d2 <__lo0bits+0x1e>
 800b706:	2200      	movs	r2, #0
 800b708:	e7e3      	b.n	800b6d2 <__lo0bits+0x1e>
 800b70a:	2220      	movs	r2, #32
 800b70c:	e7e1      	b.n	800b6d2 <__lo0bits+0x1e>
	...

0800b710 <__i2b>:
 800b710:	b510      	push	{r4, lr}
 800b712:	460c      	mov	r4, r1
 800b714:	2101      	movs	r1, #1
 800b716:	f7ff ff05 	bl	800b524 <_Balloc>
 800b71a:	4602      	mov	r2, r0
 800b71c:	b928      	cbnz	r0, 800b72a <__i2b+0x1a>
 800b71e:	4b05      	ldr	r3, [pc, #20]	; (800b734 <__i2b+0x24>)
 800b720:	4805      	ldr	r0, [pc, #20]	; (800b738 <__i2b+0x28>)
 800b722:	f240 1145 	movw	r1, #325	; 0x145
 800b726:	f000 fd13 	bl	800c150 <__assert_func>
 800b72a:	2301      	movs	r3, #1
 800b72c:	6144      	str	r4, [r0, #20]
 800b72e:	6103      	str	r3, [r0, #16]
 800b730:	bd10      	pop	{r4, pc}
 800b732:	bf00      	nop
 800b734:	0800e3cc 	.word	0x0800e3cc
 800b738:	0800e3dd 	.word	0x0800e3dd

0800b73c <__multiply>:
 800b73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b740:	4691      	mov	r9, r2
 800b742:	690a      	ldr	r2, [r1, #16]
 800b744:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b748:	429a      	cmp	r2, r3
 800b74a:	bfb8      	it	lt
 800b74c:	460b      	movlt	r3, r1
 800b74e:	460c      	mov	r4, r1
 800b750:	bfbc      	itt	lt
 800b752:	464c      	movlt	r4, r9
 800b754:	4699      	movlt	r9, r3
 800b756:	6927      	ldr	r7, [r4, #16]
 800b758:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b75c:	68a3      	ldr	r3, [r4, #8]
 800b75e:	6861      	ldr	r1, [r4, #4]
 800b760:	eb07 060a 	add.w	r6, r7, sl
 800b764:	42b3      	cmp	r3, r6
 800b766:	b085      	sub	sp, #20
 800b768:	bfb8      	it	lt
 800b76a:	3101      	addlt	r1, #1
 800b76c:	f7ff feda 	bl	800b524 <_Balloc>
 800b770:	b930      	cbnz	r0, 800b780 <__multiply+0x44>
 800b772:	4602      	mov	r2, r0
 800b774:	4b44      	ldr	r3, [pc, #272]	; (800b888 <__multiply+0x14c>)
 800b776:	4845      	ldr	r0, [pc, #276]	; (800b88c <__multiply+0x150>)
 800b778:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b77c:	f000 fce8 	bl	800c150 <__assert_func>
 800b780:	f100 0514 	add.w	r5, r0, #20
 800b784:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b788:	462b      	mov	r3, r5
 800b78a:	2200      	movs	r2, #0
 800b78c:	4543      	cmp	r3, r8
 800b78e:	d321      	bcc.n	800b7d4 <__multiply+0x98>
 800b790:	f104 0314 	add.w	r3, r4, #20
 800b794:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b798:	f109 0314 	add.w	r3, r9, #20
 800b79c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b7a0:	9202      	str	r2, [sp, #8]
 800b7a2:	1b3a      	subs	r2, r7, r4
 800b7a4:	3a15      	subs	r2, #21
 800b7a6:	f022 0203 	bic.w	r2, r2, #3
 800b7aa:	3204      	adds	r2, #4
 800b7ac:	f104 0115 	add.w	r1, r4, #21
 800b7b0:	428f      	cmp	r7, r1
 800b7b2:	bf38      	it	cc
 800b7b4:	2204      	movcc	r2, #4
 800b7b6:	9201      	str	r2, [sp, #4]
 800b7b8:	9a02      	ldr	r2, [sp, #8]
 800b7ba:	9303      	str	r3, [sp, #12]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d80c      	bhi.n	800b7da <__multiply+0x9e>
 800b7c0:	2e00      	cmp	r6, #0
 800b7c2:	dd03      	ble.n	800b7cc <__multiply+0x90>
 800b7c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d05b      	beq.n	800b884 <__multiply+0x148>
 800b7cc:	6106      	str	r6, [r0, #16]
 800b7ce:	b005      	add	sp, #20
 800b7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d4:	f843 2b04 	str.w	r2, [r3], #4
 800b7d8:	e7d8      	b.n	800b78c <__multiply+0x50>
 800b7da:	f8b3 a000 	ldrh.w	sl, [r3]
 800b7de:	f1ba 0f00 	cmp.w	sl, #0
 800b7e2:	d024      	beq.n	800b82e <__multiply+0xf2>
 800b7e4:	f104 0e14 	add.w	lr, r4, #20
 800b7e8:	46a9      	mov	r9, r5
 800b7ea:	f04f 0c00 	mov.w	ip, #0
 800b7ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b7f2:	f8d9 1000 	ldr.w	r1, [r9]
 800b7f6:	fa1f fb82 	uxth.w	fp, r2
 800b7fa:	b289      	uxth	r1, r1
 800b7fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b800:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b804:	f8d9 2000 	ldr.w	r2, [r9]
 800b808:	4461      	add	r1, ip
 800b80a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b80e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b812:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b816:	b289      	uxth	r1, r1
 800b818:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b81c:	4577      	cmp	r7, lr
 800b81e:	f849 1b04 	str.w	r1, [r9], #4
 800b822:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b826:	d8e2      	bhi.n	800b7ee <__multiply+0xb2>
 800b828:	9a01      	ldr	r2, [sp, #4]
 800b82a:	f845 c002 	str.w	ip, [r5, r2]
 800b82e:	9a03      	ldr	r2, [sp, #12]
 800b830:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b834:	3304      	adds	r3, #4
 800b836:	f1b9 0f00 	cmp.w	r9, #0
 800b83a:	d021      	beq.n	800b880 <__multiply+0x144>
 800b83c:	6829      	ldr	r1, [r5, #0]
 800b83e:	f104 0c14 	add.w	ip, r4, #20
 800b842:	46ae      	mov	lr, r5
 800b844:	f04f 0a00 	mov.w	sl, #0
 800b848:	f8bc b000 	ldrh.w	fp, [ip]
 800b84c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b850:	fb09 220b 	mla	r2, r9, fp, r2
 800b854:	4452      	add	r2, sl
 800b856:	b289      	uxth	r1, r1
 800b858:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b85c:	f84e 1b04 	str.w	r1, [lr], #4
 800b860:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b864:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b868:	f8be 1000 	ldrh.w	r1, [lr]
 800b86c:	fb09 110a 	mla	r1, r9, sl, r1
 800b870:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b874:	4567      	cmp	r7, ip
 800b876:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b87a:	d8e5      	bhi.n	800b848 <__multiply+0x10c>
 800b87c:	9a01      	ldr	r2, [sp, #4]
 800b87e:	50a9      	str	r1, [r5, r2]
 800b880:	3504      	adds	r5, #4
 800b882:	e799      	b.n	800b7b8 <__multiply+0x7c>
 800b884:	3e01      	subs	r6, #1
 800b886:	e79b      	b.n	800b7c0 <__multiply+0x84>
 800b888:	0800e3cc 	.word	0x0800e3cc
 800b88c:	0800e3dd 	.word	0x0800e3dd

0800b890 <__pow5mult>:
 800b890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b894:	4615      	mov	r5, r2
 800b896:	f012 0203 	ands.w	r2, r2, #3
 800b89a:	4606      	mov	r6, r0
 800b89c:	460f      	mov	r7, r1
 800b89e:	d007      	beq.n	800b8b0 <__pow5mult+0x20>
 800b8a0:	4c25      	ldr	r4, [pc, #148]	; (800b938 <__pow5mult+0xa8>)
 800b8a2:	3a01      	subs	r2, #1
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8aa:	f7ff fe9d 	bl	800b5e8 <__multadd>
 800b8ae:	4607      	mov	r7, r0
 800b8b0:	10ad      	asrs	r5, r5, #2
 800b8b2:	d03d      	beq.n	800b930 <__pow5mult+0xa0>
 800b8b4:	69f4      	ldr	r4, [r6, #28]
 800b8b6:	b97c      	cbnz	r4, 800b8d8 <__pow5mult+0x48>
 800b8b8:	2010      	movs	r0, #16
 800b8ba:	f7ff fd7f 	bl	800b3bc <malloc>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	61f0      	str	r0, [r6, #28]
 800b8c2:	b928      	cbnz	r0, 800b8d0 <__pow5mult+0x40>
 800b8c4:	4b1d      	ldr	r3, [pc, #116]	; (800b93c <__pow5mult+0xac>)
 800b8c6:	481e      	ldr	r0, [pc, #120]	; (800b940 <__pow5mult+0xb0>)
 800b8c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b8cc:	f000 fc40 	bl	800c150 <__assert_func>
 800b8d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8d4:	6004      	str	r4, [r0, #0]
 800b8d6:	60c4      	str	r4, [r0, #12]
 800b8d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b8dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b8e0:	b94c      	cbnz	r4, 800b8f6 <__pow5mult+0x66>
 800b8e2:	f240 2171 	movw	r1, #625	; 0x271
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f7ff ff12 	bl	800b710 <__i2b>
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800b8f2:	4604      	mov	r4, r0
 800b8f4:	6003      	str	r3, [r0, #0]
 800b8f6:	f04f 0900 	mov.w	r9, #0
 800b8fa:	07eb      	lsls	r3, r5, #31
 800b8fc:	d50a      	bpl.n	800b914 <__pow5mult+0x84>
 800b8fe:	4639      	mov	r1, r7
 800b900:	4622      	mov	r2, r4
 800b902:	4630      	mov	r0, r6
 800b904:	f7ff ff1a 	bl	800b73c <__multiply>
 800b908:	4639      	mov	r1, r7
 800b90a:	4680      	mov	r8, r0
 800b90c:	4630      	mov	r0, r6
 800b90e:	f7ff fe49 	bl	800b5a4 <_Bfree>
 800b912:	4647      	mov	r7, r8
 800b914:	106d      	asrs	r5, r5, #1
 800b916:	d00b      	beq.n	800b930 <__pow5mult+0xa0>
 800b918:	6820      	ldr	r0, [r4, #0]
 800b91a:	b938      	cbnz	r0, 800b92c <__pow5mult+0x9c>
 800b91c:	4622      	mov	r2, r4
 800b91e:	4621      	mov	r1, r4
 800b920:	4630      	mov	r0, r6
 800b922:	f7ff ff0b 	bl	800b73c <__multiply>
 800b926:	6020      	str	r0, [r4, #0]
 800b928:	f8c0 9000 	str.w	r9, [r0]
 800b92c:	4604      	mov	r4, r0
 800b92e:	e7e4      	b.n	800b8fa <__pow5mult+0x6a>
 800b930:	4638      	mov	r0, r7
 800b932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b936:	bf00      	nop
 800b938:	0800e528 	.word	0x0800e528
 800b93c:	0800e35d 	.word	0x0800e35d
 800b940:	0800e3dd 	.word	0x0800e3dd

0800b944 <__lshift>:
 800b944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b948:	460c      	mov	r4, r1
 800b94a:	6849      	ldr	r1, [r1, #4]
 800b94c:	6923      	ldr	r3, [r4, #16]
 800b94e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b952:	68a3      	ldr	r3, [r4, #8]
 800b954:	4607      	mov	r7, r0
 800b956:	4691      	mov	r9, r2
 800b958:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b95c:	f108 0601 	add.w	r6, r8, #1
 800b960:	42b3      	cmp	r3, r6
 800b962:	db0b      	blt.n	800b97c <__lshift+0x38>
 800b964:	4638      	mov	r0, r7
 800b966:	f7ff fddd 	bl	800b524 <_Balloc>
 800b96a:	4605      	mov	r5, r0
 800b96c:	b948      	cbnz	r0, 800b982 <__lshift+0x3e>
 800b96e:	4602      	mov	r2, r0
 800b970:	4b28      	ldr	r3, [pc, #160]	; (800ba14 <__lshift+0xd0>)
 800b972:	4829      	ldr	r0, [pc, #164]	; (800ba18 <__lshift+0xd4>)
 800b974:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b978:	f000 fbea 	bl	800c150 <__assert_func>
 800b97c:	3101      	adds	r1, #1
 800b97e:	005b      	lsls	r3, r3, #1
 800b980:	e7ee      	b.n	800b960 <__lshift+0x1c>
 800b982:	2300      	movs	r3, #0
 800b984:	f100 0114 	add.w	r1, r0, #20
 800b988:	f100 0210 	add.w	r2, r0, #16
 800b98c:	4618      	mov	r0, r3
 800b98e:	4553      	cmp	r3, sl
 800b990:	db33      	blt.n	800b9fa <__lshift+0xb6>
 800b992:	6920      	ldr	r0, [r4, #16]
 800b994:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b998:	f104 0314 	add.w	r3, r4, #20
 800b99c:	f019 091f 	ands.w	r9, r9, #31
 800b9a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b9a8:	d02b      	beq.n	800ba02 <__lshift+0xbe>
 800b9aa:	f1c9 0e20 	rsb	lr, r9, #32
 800b9ae:	468a      	mov	sl, r1
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	6818      	ldr	r0, [r3, #0]
 800b9b4:	fa00 f009 	lsl.w	r0, r0, r9
 800b9b8:	4310      	orrs	r0, r2
 800b9ba:	f84a 0b04 	str.w	r0, [sl], #4
 800b9be:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9c2:	459c      	cmp	ip, r3
 800b9c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b9c8:	d8f3      	bhi.n	800b9b2 <__lshift+0x6e>
 800b9ca:	ebac 0304 	sub.w	r3, ip, r4
 800b9ce:	3b15      	subs	r3, #21
 800b9d0:	f023 0303 	bic.w	r3, r3, #3
 800b9d4:	3304      	adds	r3, #4
 800b9d6:	f104 0015 	add.w	r0, r4, #21
 800b9da:	4584      	cmp	ip, r0
 800b9dc:	bf38      	it	cc
 800b9de:	2304      	movcc	r3, #4
 800b9e0:	50ca      	str	r2, [r1, r3]
 800b9e2:	b10a      	cbz	r2, 800b9e8 <__lshift+0xa4>
 800b9e4:	f108 0602 	add.w	r6, r8, #2
 800b9e8:	3e01      	subs	r6, #1
 800b9ea:	4638      	mov	r0, r7
 800b9ec:	612e      	str	r6, [r5, #16]
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	f7ff fdd8 	bl	800b5a4 <_Bfree>
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800b9fe:	3301      	adds	r3, #1
 800ba00:	e7c5      	b.n	800b98e <__lshift+0x4a>
 800ba02:	3904      	subs	r1, #4
 800ba04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba08:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba0c:	459c      	cmp	ip, r3
 800ba0e:	d8f9      	bhi.n	800ba04 <__lshift+0xc0>
 800ba10:	e7ea      	b.n	800b9e8 <__lshift+0xa4>
 800ba12:	bf00      	nop
 800ba14:	0800e3cc 	.word	0x0800e3cc
 800ba18:	0800e3dd 	.word	0x0800e3dd

0800ba1c <__mcmp>:
 800ba1c:	b530      	push	{r4, r5, lr}
 800ba1e:	6902      	ldr	r2, [r0, #16]
 800ba20:	690c      	ldr	r4, [r1, #16]
 800ba22:	1b12      	subs	r2, r2, r4
 800ba24:	d10e      	bne.n	800ba44 <__mcmp+0x28>
 800ba26:	f100 0314 	add.w	r3, r0, #20
 800ba2a:	3114      	adds	r1, #20
 800ba2c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ba30:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ba34:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ba38:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ba3c:	42a5      	cmp	r5, r4
 800ba3e:	d003      	beq.n	800ba48 <__mcmp+0x2c>
 800ba40:	d305      	bcc.n	800ba4e <__mcmp+0x32>
 800ba42:	2201      	movs	r2, #1
 800ba44:	4610      	mov	r0, r2
 800ba46:	bd30      	pop	{r4, r5, pc}
 800ba48:	4283      	cmp	r3, r0
 800ba4a:	d3f3      	bcc.n	800ba34 <__mcmp+0x18>
 800ba4c:	e7fa      	b.n	800ba44 <__mcmp+0x28>
 800ba4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba52:	e7f7      	b.n	800ba44 <__mcmp+0x28>

0800ba54 <__mdiff>:
 800ba54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba58:	460c      	mov	r4, r1
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	4611      	mov	r1, r2
 800ba5e:	4620      	mov	r0, r4
 800ba60:	4690      	mov	r8, r2
 800ba62:	f7ff ffdb 	bl	800ba1c <__mcmp>
 800ba66:	1e05      	subs	r5, r0, #0
 800ba68:	d110      	bne.n	800ba8c <__mdiff+0x38>
 800ba6a:	4629      	mov	r1, r5
 800ba6c:	4630      	mov	r0, r6
 800ba6e:	f7ff fd59 	bl	800b524 <_Balloc>
 800ba72:	b930      	cbnz	r0, 800ba82 <__mdiff+0x2e>
 800ba74:	4b3a      	ldr	r3, [pc, #232]	; (800bb60 <__mdiff+0x10c>)
 800ba76:	4602      	mov	r2, r0
 800ba78:	f240 2137 	movw	r1, #567	; 0x237
 800ba7c:	4839      	ldr	r0, [pc, #228]	; (800bb64 <__mdiff+0x110>)
 800ba7e:	f000 fb67 	bl	800c150 <__assert_func>
 800ba82:	2301      	movs	r3, #1
 800ba84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ba88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba8c:	bfa4      	itt	ge
 800ba8e:	4643      	movge	r3, r8
 800ba90:	46a0      	movge	r8, r4
 800ba92:	4630      	mov	r0, r6
 800ba94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ba98:	bfa6      	itte	ge
 800ba9a:	461c      	movge	r4, r3
 800ba9c:	2500      	movge	r5, #0
 800ba9e:	2501      	movlt	r5, #1
 800baa0:	f7ff fd40 	bl	800b524 <_Balloc>
 800baa4:	b920      	cbnz	r0, 800bab0 <__mdiff+0x5c>
 800baa6:	4b2e      	ldr	r3, [pc, #184]	; (800bb60 <__mdiff+0x10c>)
 800baa8:	4602      	mov	r2, r0
 800baaa:	f240 2145 	movw	r1, #581	; 0x245
 800baae:	e7e5      	b.n	800ba7c <__mdiff+0x28>
 800bab0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bab4:	6926      	ldr	r6, [r4, #16]
 800bab6:	60c5      	str	r5, [r0, #12]
 800bab8:	f104 0914 	add.w	r9, r4, #20
 800babc:	f108 0514 	add.w	r5, r8, #20
 800bac0:	f100 0e14 	add.w	lr, r0, #20
 800bac4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bac8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bacc:	f108 0210 	add.w	r2, r8, #16
 800bad0:	46f2      	mov	sl, lr
 800bad2:	2100      	movs	r1, #0
 800bad4:	f859 3b04 	ldr.w	r3, [r9], #4
 800bad8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800badc:	fa11 f88b 	uxtah	r8, r1, fp
 800bae0:	b299      	uxth	r1, r3
 800bae2:	0c1b      	lsrs	r3, r3, #16
 800bae4:	eba8 0801 	sub.w	r8, r8, r1
 800bae8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800baec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800baf0:	fa1f f888 	uxth.w	r8, r8
 800baf4:	1419      	asrs	r1, r3, #16
 800baf6:	454e      	cmp	r6, r9
 800baf8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bafc:	f84a 3b04 	str.w	r3, [sl], #4
 800bb00:	d8e8      	bhi.n	800bad4 <__mdiff+0x80>
 800bb02:	1b33      	subs	r3, r6, r4
 800bb04:	3b15      	subs	r3, #21
 800bb06:	f023 0303 	bic.w	r3, r3, #3
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	3415      	adds	r4, #21
 800bb0e:	42a6      	cmp	r6, r4
 800bb10:	bf38      	it	cc
 800bb12:	2304      	movcc	r3, #4
 800bb14:	441d      	add	r5, r3
 800bb16:	4473      	add	r3, lr
 800bb18:	469e      	mov	lr, r3
 800bb1a:	462e      	mov	r6, r5
 800bb1c:	4566      	cmp	r6, ip
 800bb1e:	d30e      	bcc.n	800bb3e <__mdiff+0xea>
 800bb20:	f10c 0203 	add.w	r2, ip, #3
 800bb24:	1b52      	subs	r2, r2, r5
 800bb26:	f022 0203 	bic.w	r2, r2, #3
 800bb2a:	3d03      	subs	r5, #3
 800bb2c:	45ac      	cmp	ip, r5
 800bb2e:	bf38      	it	cc
 800bb30:	2200      	movcc	r2, #0
 800bb32:	4413      	add	r3, r2
 800bb34:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bb38:	b17a      	cbz	r2, 800bb5a <__mdiff+0x106>
 800bb3a:	6107      	str	r7, [r0, #16]
 800bb3c:	e7a4      	b.n	800ba88 <__mdiff+0x34>
 800bb3e:	f856 8b04 	ldr.w	r8, [r6], #4
 800bb42:	fa11 f288 	uxtah	r2, r1, r8
 800bb46:	1414      	asrs	r4, r2, #16
 800bb48:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bb4c:	b292      	uxth	r2, r2
 800bb4e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bb52:	f84e 2b04 	str.w	r2, [lr], #4
 800bb56:	1421      	asrs	r1, r4, #16
 800bb58:	e7e0      	b.n	800bb1c <__mdiff+0xc8>
 800bb5a:	3f01      	subs	r7, #1
 800bb5c:	e7ea      	b.n	800bb34 <__mdiff+0xe0>
 800bb5e:	bf00      	nop
 800bb60:	0800e3cc 	.word	0x0800e3cc
 800bb64:	0800e3dd 	.word	0x0800e3dd

0800bb68 <__d2b>:
 800bb68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	460f      	mov	r7, r1
 800bb6e:	2101      	movs	r1, #1
 800bb70:	ec59 8b10 	vmov	r8, r9, d0
 800bb74:	4616      	mov	r6, r2
 800bb76:	f7ff fcd5 	bl	800b524 <_Balloc>
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	b930      	cbnz	r0, 800bb8c <__d2b+0x24>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	4b24      	ldr	r3, [pc, #144]	; (800bc14 <__d2b+0xac>)
 800bb82:	4825      	ldr	r0, [pc, #148]	; (800bc18 <__d2b+0xb0>)
 800bb84:	f240 310f 	movw	r1, #783	; 0x30f
 800bb88:	f000 fae2 	bl	800c150 <__assert_func>
 800bb8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bb90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb94:	bb2d      	cbnz	r5, 800bbe2 <__d2b+0x7a>
 800bb96:	9301      	str	r3, [sp, #4]
 800bb98:	f1b8 0300 	subs.w	r3, r8, #0
 800bb9c:	d026      	beq.n	800bbec <__d2b+0x84>
 800bb9e:	4668      	mov	r0, sp
 800bba0:	9300      	str	r3, [sp, #0]
 800bba2:	f7ff fd87 	bl	800b6b4 <__lo0bits>
 800bba6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bbaa:	b1e8      	cbz	r0, 800bbe8 <__d2b+0x80>
 800bbac:	f1c0 0320 	rsb	r3, r0, #32
 800bbb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bbb4:	430b      	orrs	r3, r1
 800bbb6:	40c2      	lsrs	r2, r0
 800bbb8:	6163      	str	r3, [r4, #20]
 800bbba:	9201      	str	r2, [sp, #4]
 800bbbc:	9b01      	ldr	r3, [sp, #4]
 800bbbe:	61a3      	str	r3, [r4, #24]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	bf14      	ite	ne
 800bbc4:	2202      	movne	r2, #2
 800bbc6:	2201      	moveq	r2, #1
 800bbc8:	6122      	str	r2, [r4, #16]
 800bbca:	b1bd      	cbz	r5, 800bbfc <__d2b+0x94>
 800bbcc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bbd0:	4405      	add	r5, r0
 800bbd2:	603d      	str	r5, [r7, #0]
 800bbd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bbd8:	6030      	str	r0, [r6, #0]
 800bbda:	4620      	mov	r0, r4
 800bbdc:	b003      	add	sp, #12
 800bbde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbe2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbe6:	e7d6      	b.n	800bb96 <__d2b+0x2e>
 800bbe8:	6161      	str	r1, [r4, #20]
 800bbea:	e7e7      	b.n	800bbbc <__d2b+0x54>
 800bbec:	a801      	add	r0, sp, #4
 800bbee:	f7ff fd61 	bl	800b6b4 <__lo0bits>
 800bbf2:	9b01      	ldr	r3, [sp, #4]
 800bbf4:	6163      	str	r3, [r4, #20]
 800bbf6:	3020      	adds	r0, #32
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	e7e5      	b.n	800bbc8 <__d2b+0x60>
 800bbfc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc04:	6038      	str	r0, [r7, #0]
 800bc06:	6918      	ldr	r0, [r3, #16]
 800bc08:	f7ff fd34 	bl	800b674 <__hi0bits>
 800bc0c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc10:	e7e2      	b.n	800bbd8 <__d2b+0x70>
 800bc12:	bf00      	nop
 800bc14:	0800e3cc 	.word	0x0800e3cc
 800bc18:	0800e3dd 	.word	0x0800e3dd

0800bc1c <__ssputs_r>:
 800bc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	688e      	ldr	r6, [r1, #8]
 800bc22:	461f      	mov	r7, r3
 800bc24:	42be      	cmp	r6, r7
 800bc26:	680b      	ldr	r3, [r1, #0]
 800bc28:	4682      	mov	sl, r0
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	4690      	mov	r8, r2
 800bc2e:	d82c      	bhi.n	800bc8a <__ssputs_r+0x6e>
 800bc30:	898a      	ldrh	r2, [r1, #12]
 800bc32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bc36:	d026      	beq.n	800bc86 <__ssputs_r+0x6a>
 800bc38:	6965      	ldr	r5, [r4, #20]
 800bc3a:	6909      	ldr	r1, [r1, #16]
 800bc3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc40:	eba3 0901 	sub.w	r9, r3, r1
 800bc44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc48:	1c7b      	adds	r3, r7, #1
 800bc4a:	444b      	add	r3, r9
 800bc4c:	106d      	asrs	r5, r5, #1
 800bc4e:	429d      	cmp	r5, r3
 800bc50:	bf38      	it	cc
 800bc52:	461d      	movcc	r5, r3
 800bc54:	0553      	lsls	r3, r2, #21
 800bc56:	d527      	bpl.n	800bca8 <__ssputs_r+0x8c>
 800bc58:	4629      	mov	r1, r5
 800bc5a:	f7ff fbd7 	bl	800b40c <_malloc_r>
 800bc5e:	4606      	mov	r6, r0
 800bc60:	b360      	cbz	r0, 800bcbc <__ssputs_r+0xa0>
 800bc62:	6921      	ldr	r1, [r4, #16]
 800bc64:	464a      	mov	r2, r9
 800bc66:	f7fe fcd4 	bl	800a612 <memcpy>
 800bc6a:	89a3      	ldrh	r3, [r4, #12]
 800bc6c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bc70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc74:	81a3      	strh	r3, [r4, #12]
 800bc76:	6126      	str	r6, [r4, #16]
 800bc78:	6165      	str	r5, [r4, #20]
 800bc7a:	444e      	add	r6, r9
 800bc7c:	eba5 0509 	sub.w	r5, r5, r9
 800bc80:	6026      	str	r6, [r4, #0]
 800bc82:	60a5      	str	r5, [r4, #8]
 800bc84:	463e      	mov	r6, r7
 800bc86:	42be      	cmp	r6, r7
 800bc88:	d900      	bls.n	800bc8c <__ssputs_r+0x70>
 800bc8a:	463e      	mov	r6, r7
 800bc8c:	6820      	ldr	r0, [r4, #0]
 800bc8e:	4632      	mov	r2, r6
 800bc90:	4641      	mov	r1, r8
 800bc92:	f7fe fc11 	bl	800a4b8 <memmove>
 800bc96:	68a3      	ldr	r3, [r4, #8]
 800bc98:	1b9b      	subs	r3, r3, r6
 800bc9a:	60a3      	str	r3, [r4, #8]
 800bc9c:	6823      	ldr	r3, [r4, #0]
 800bc9e:	4433      	add	r3, r6
 800bca0:	6023      	str	r3, [r4, #0]
 800bca2:	2000      	movs	r0, #0
 800bca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bca8:	462a      	mov	r2, r5
 800bcaa:	f000 fa97 	bl	800c1dc <_realloc_r>
 800bcae:	4606      	mov	r6, r0
 800bcb0:	2800      	cmp	r0, #0
 800bcb2:	d1e0      	bne.n	800bc76 <__ssputs_r+0x5a>
 800bcb4:	6921      	ldr	r1, [r4, #16]
 800bcb6:	4650      	mov	r0, sl
 800bcb8:	f7ff fb34 	bl	800b324 <_free_r>
 800bcbc:	230c      	movs	r3, #12
 800bcbe:	f8ca 3000 	str.w	r3, [sl]
 800bcc2:	89a3      	ldrh	r3, [r4, #12]
 800bcc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcc8:	81a3      	strh	r3, [r4, #12]
 800bcca:	f04f 30ff 	mov.w	r0, #4294967295
 800bcce:	e7e9      	b.n	800bca4 <__ssputs_r+0x88>

0800bcd0 <_svfiprintf_r>:
 800bcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd4:	4698      	mov	r8, r3
 800bcd6:	898b      	ldrh	r3, [r1, #12]
 800bcd8:	061b      	lsls	r3, r3, #24
 800bcda:	b09d      	sub	sp, #116	; 0x74
 800bcdc:	4607      	mov	r7, r0
 800bcde:	460d      	mov	r5, r1
 800bce0:	4614      	mov	r4, r2
 800bce2:	d50e      	bpl.n	800bd02 <_svfiprintf_r+0x32>
 800bce4:	690b      	ldr	r3, [r1, #16]
 800bce6:	b963      	cbnz	r3, 800bd02 <_svfiprintf_r+0x32>
 800bce8:	2140      	movs	r1, #64	; 0x40
 800bcea:	f7ff fb8f 	bl	800b40c <_malloc_r>
 800bcee:	6028      	str	r0, [r5, #0]
 800bcf0:	6128      	str	r0, [r5, #16]
 800bcf2:	b920      	cbnz	r0, 800bcfe <_svfiprintf_r+0x2e>
 800bcf4:	230c      	movs	r3, #12
 800bcf6:	603b      	str	r3, [r7, #0]
 800bcf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcfc:	e0d0      	b.n	800bea0 <_svfiprintf_r+0x1d0>
 800bcfe:	2340      	movs	r3, #64	; 0x40
 800bd00:	616b      	str	r3, [r5, #20]
 800bd02:	2300      	movs	r3, #0
 800bd04:	9309      	str	r3, [sp, #36]	; 0x24
 800bd06:	2320      	movs	r3, #32
 800bd08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd10:	2330      	movs	r3, #48	; 0x30
 800bd12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800beb8 <_svfiprintf_r+0x1e8>
 800bd16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd1a:	f04f 0901 	mov.w	r9, #1
 800bd1e:	4623      	mov	r3, r4
 800bd20:	469a      	mov	sl, r3
 800bd22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd26:	b10a      	cbz	r2, 800bd2c <_svfiprintf_r+0x5c>
 800bd28:	2a25      	cmp	r2, #37	; 0x25
 800bd2a:	d1f9      	bne.n	800bd20 <_svfiprintf_r+0x50>
 800bd2c:	ebba 0b04 	subs.w	fp, sl, r4
 800bd30:	d00b      	beq.n	800bd4a <_svfiprintf_r+0x7a>
 800bd32:	465b      	mov	r3, fp
 800bd34:	4622      	mov	r2, r4
 800bd36:	4629      	mov	r1, r5
 800bd38:	4638      	mov	r0, r7
 800bd3a:	f7ff ff6f 	bl	800bc1c <__ssputs_r>
 800bd3e:	3001      	adds	r0, #1
 800bd40:	f000 80a9 	beq.w	800be96 <_svfiprintf_r+0x1c6>
 800bd44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd46:	445a      	add	r2, fp
 800bd48:	9209      	str	r2, [sp, #36]	; 0x24
 800bd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	f000 80a1 	beq.w	800be96 <_svfiprintf_r+0x1c6>
 800bd54:	2300      	movs	r3, #0
 800bd56:	f04f 32ff 	mov.w	r2, #4294967295
 800bd5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd5e:	f10a 0a01 	add.w	sl, sl, #1
 800bd62:	9304      	str	r3, [sp, #16]
 800bd64:	9307      	str	r3, [sp, #28]
 800bd66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd6a:	931a      	str	r3, [sp, #104]	; 0x68
 800bd6c:	4654      	mov	r4, sl
 800bd6e:	2205      	movs	r2, #5
 800bd70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd74:	4850      	ldr	r0, [pc, #320]	; (800beb8 <_svfiprintf_r+0x1e8>)
 800bd76:	f7f4 fa33 	bl	80001e0 <memchr>
 800bd7a:	9a04      	ldr	r2, [sp, #16]
 800bd7c:	b9d8      	cbnz	r0, 800bdb6 <_svfiprintf_r+0xe6>
 800bd7e:	06d0      	lsls	r0, r2, #27
 800bd80:	bf44      	itt	mi
 800bd82:	2320      	movmi	r3, #32
 800bd84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd88:	0711      	lsls	r1, r2, #28
 800bd8a:	bf44      	itt	mi
 800bd8c:	232b      	movmi	r3, #43	; 0x2b
 800bd8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd92:	f89a 3000 	ldrb.w	r3, [sl]
 800bd96:	2b2a      	cmp	r3, #42	; 0x2a
 800bd98:	d015      	beq.n	800bdc6 <_svfiprintf_r+0xf6>
 800bd9a:	9a07      	ldr	r2, [sp, #28]
 800bd9c:	4654      	mov	r4, sl
 800bd9e:	2000      	movs	r0, #0
 800bda0:	f04f 0c0a 	mov.w	ip, #10
 800bda4:	4621      	mov	r1, r4
 800bda6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdaa:	3b30      	subs	r3, #48	; 0x30
 800bdac:	2b09      	cmp	r3, #9
 800bdae:	d94d      	bls.n	800be4c <_svfiprintf_r+0x17c>
 800bdb0:	b1b0      	cbz	r0, 800bde0 <_svfiprintf_r+0x110>
 800bdb2:	9207      	str	r2, [sp, #28]
 800bdb4:	e014      	b.n	800bde0 <_svfiprintf_r+0x110>
 800bdb6:	eba0 0308 	sub.w	r3, r0, r8
 800bdba:	fa09 f303 	lsl.w	r3, r9, r3
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	9304      	str	r3, [sp, #16]
 800bdc2:	46a2      	mov	sl, r4
 800bdc4:	e7d2      	b.n	800bd6c <_svfiprintf_r+0x9c>
 800bdc6:	9b03      	ldr	r3, [sp, #12]
 800bdc8:	1d19      	adds	r1, r3, #4
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	9103      	str	r1, [sp, #12]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	bfbb      	ittet	lt
 800bdd2:	425b      	neglt	r3, r3
 800bdd4:	f042 0202 	orrlt.w	r2, r2, #2
 800bdd8:	9307      	strge	r3, [sp, #28]
 800bdda:	9307      	strlt	r3, [sp, #28]
 800bddc:	bfb8      	it	lt
 800bdde:	9204      	strlt	r2, [sp, #16]
 800bde0:	7823      	ldrb	r3, [r4, #0]
 800bde2:	2b2e      	cmp	r3, #46	; 0x2e
 800bde4:	d10c      	bne.n	800be00 <_svfiprintf_r+0x130>
 800bde6:	7863      	ldrb	r3, [r4, #1]
 800bde8:	2b2a      	cmp	r3, #42	; 0x2a
 800bdea:	d134      	bne.n	800be56 <_svfiprintf_r+0x186>
 800bdec:	9b03      	ldr	r3, [sp, #12]
 800bdee:	1d1a      	adds	r2, r3, #4
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	9203      	str	r2, [sp, #12]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	bfb8      	it	lt
 800bdf8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bdfc:	3402      	adds	r4, #2
 800bdfe:	9305      	str	r3, [sp, #20]
 800be00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bec8 <_svfiprintf_r+0x1f8>
 800be04:	7821      	ldrb	r1, [r4, #0]
 800be06:	2203      	movs	r2, #3
 800be08:	4650      	mov	r0, sl
 800be0a:	f7f4 f9e9 	bl	80001e0 <memchr>
 800be0e:	b138      	cbz	r0, 800be20 <_svfiprintf_r+0x150>
 800be10:	9b04      	ldr	r3, [sp, #16]
 800be12:	eba0 000a 	sub.w	r0, r0, sl
 800be16:	2240      	movs	r2, #64	; 0x40
 800be18:	4082      	lsls	r2, r0
 800be1a:	4313      	orrs	r3, r2
 800be1c:	3401      	adds	r4, #1
 800be1e:	9304      	str	r3, [sp, #16]
 800be20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be24:	4825      	ldr	r0, [pc, #148]	; (800bebc <_svfiprintf_r+0x1ec>)
 800be26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be2a:	2206      	movs	r2, #6
 800be2c:	f7f4 f9d8 	bl	80001e0 <memchr>
 800be30:	2800      	cmp	r0, #0
 800be32:	d038      	beq.n	800bea6 <_svfiprintf_r+0x1d6>
 800be34:	4b22      	ldr	r3, [pc, #136]	; (800bec0 <_svfiprintf_r+0x1f0>)
 800be36:	bb1b      	cbnz	r3, 800be80 <_svfiprintf_r+0x1b0>
 800be38:	9b03      	ldr	r3, [sp, #12]
 800be3a:	3307      	adds	r3, #7
 800be3c:	f023 0307 	bic.w	r3, r3, #7
 800be40:	3308      	adds	r3, #8
 800be42:	9303      	str	r3, [sp, #12]
 800be44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be46:	4433      	add	r3, r6
 800be48:	9309      	str	r3, [sp, #36]	; 0x24
 800be4a:	e768      	b.n	800bd1e <_svfiprintf_r+0x4e>
 800be4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800be50:	460c      	mov	r4, r1
 800be52:	2001      	movs	r0, #1
 800be54:	e7a6      	b.n	800bda4 <_svfiprintf_r+0xd4>
 800be56:	2300      	movs	r3, #0
 800be58:	3401      	adds	r4, #1
 800be5a:	9305      	str	r3, [sp, #20]
 800be5c:	4619      	mov	r1, r3
 800be5e:	f04f 0c0a 	mov.w	ip, #10
 800be62:	4620      	mov	r0, r4
 800be64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be68:	3a30      	subs	r2, #48	; 0x30
 800be6a:	2a09      	cmp	r2, #9
 800be6c:	d903      	bls.n	800be76 <_svfiprintf_r+0x1a6>
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d0c6      	beq.n	800be00 <_svfiprintf_r+0x130>
 800be72:	9105      	str	r1, [sp, #20]
 800be74:	e7c4      	b.n	800be00 <_svfiprintf_r+0x130>
 800be76:	fb0c 2101 	mla	r1, ip, r1, r2
 800be7a:	4604      	mov	r4, r0
 800be7c:	2301      	movs	r3, #1
 800be7e:	e7f0      	b.n	800be62 <_svfiprintf_r+0x192>
 800be80:	ab03      	add	r3, sp, #12
 800be82:	9300      	str	r3, [sp, #0]
 800be84:	462a      	mov	r2, r5
 800be86:	4b0f      	ldr	r3, [pc, #60]	; (800bec4 <_svfiprintf_r+0x1f4>)
 800be88:	a904      	add	r1, sp, #16
 800be8a:	4638      	mov	r0, r7
 800be8c:	f7fd fd60 	bl	8009950 <_printf_float>
 800be90:	1c42      	adds	r2, r0, #1
 800be92:	4606      	mov	r6, r0
 800be94:	d1d6      	bne.n	800be44 <_svfiprintf_r+0x174>
 800be96:	89ab      	ldrh	r3, [r5, #12]
 800be98:	065b      	lsls	r3, r3, #25
 800be9a:	f53f af2d 	bmi.w	800bcf8 <_svfiprintf_r+0x28>
 800be9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bea0:	b01d      	add	sp, #116	; 0x74
 800bea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea6:	ab03      	add	r3, sp, #12
 800bea8:	9300      	str	r3, [sp, #0]
 800beaa:	462a      	mov	r2, r5
 800beac:	4b05      	ldr	r3, [pc, #20]	; (800bec4 <_svfiprintf_r+0x1f4>)
 800beae:	a904      	add	r1, sp, #16
 800beb0:	4638      	mov	r0, r7
 800beb2:	f7fd fff1 	bl	8009e98 <_printf_i>
 800beb6:	e7eb      	b.n	800be90 <_svfiprintf_r+0x1c0>
 800beb8:	0800e534 	.word	0x0800e534
 800bebc:	0800e53e 	.word	0x0800e53e
 800bec0:	08009951 	.word	0x08009951
 800bec4:	0800bc1d 	.word	0x0800bc1d
 800bec8:	0800e53a 	.word	0x0800e53a

0800becc <__sflush_r>:
 800becc:	898a      	ldrh	r2, [r1, #12]
 800bece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bed2:	4605      	mov	r5, r0
 800bed4:	0710      	lsls	r0, r2, #28
 800bed6:	460c      	mov	r4, r1
 800bed8:	d458      	bmi.n	800bf8c <__sflush_r+0xc0>
 800beda:	684b      	ldr	r3, [r1, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	dc05      	bgt.n	800beec <__sflush_r+0x20>
 800bee0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	dc02      	bgt.n	800beec <__sflush_r+0x20>
 800bee6:	2000      	movs	r0, #0
 800bee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800beee:	2e00      	cmp	r6, #0
 800bef0:	d0f9      	beq.n	800bee6 <__sflush_r+0x1a>
 800bef2:	2300      	movs	r3, #0
 800bef4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bef8:	682f      	ldr	r7, [r5, #0]
 800befa:	6a21      	ldr	r1, [r4, #32]
 800befc:	602b      	str	r3, [r5, #0]
 800befe:	d032      	beq.n	800bf66 <__sflush_r+0x9a>
 800bf00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf02:	89a3      	ldrh	r3, [r4, #12]
 800bf04:	075a      	lsls	r2, r3, #29
 800bf06:	d505      	bpl.n	800bf14 <__sflush_r+0x48>
 800bf08:	6863      	ldr	r3, [r4, #4]
 800bf0a:	1ac0      	subs	r0, r0, r3
 800bf0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf0e:	b10b      	cbz	r3, 800bf14 <__sflush_r+0x48>
 800bf10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf12:	1ac0      	subs	r0, r0, r3
 800bf14:	2300      	movs	r3, #0
 800bf16:	4602      	mov	r2, r0
 800bf18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf1a:	6a21      	ldr	r1, [r4, #32]
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	47b0      	blx	r6
 800bf20:	1c43      	adds	r3, r0, #1
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	d106      	bne.n	800bf34 <__sflush_r+0x68>
 800bf26:	6829      	ldr	r1, [r5, #0]
 800bf28:	291d      	cmp	r1, #29
 800bf2a:	d82b      	bhi.n	800bf84 <__sflush_r+0xb8>
 800bf2c:	4a29      	ldr	r2, [pc, #164]	; (800bfd4 <__sflush_r+0x108>)
 800bf2e:	410a      	asrs	r2, r1
 800bf30:	07d6      	lsls	r6, r2, #31
 800bf32:	d427      	bmi.n	800bf84 <__sflush_r+0xb8>
 800bf34:	2200      	movs	r2, #0
 800bf36:	6062      	str	r2, [r4, #4]
 800bf38:	04d9      	lsls	r1, r3, #19
 800bf3a:	6922      	ldr	r2, [r4, #16]
 800bf3c:	6022      	str	r2, [r4, #0]
 800bf3e:	d504      	bpl.n	800bf4a <__sflush_r+0x7e>
 800bf40:	1c42      	adds	r2, r0, #1
 800bf42:	d101      	bne.n	800bf48 <__sflush_r+0x7c>
 800bf44:	682b      	ldr	r3, [r5, #0]
 800bf46:	b903      	cbnz	r3, 800bf4a <__sflush_r+0x7e>
 800bf48:	6560      	str	r0, [r4, #84]	; 0x54
 800bf4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf4c:	602f      	str	r7, [r5, #0]
 800bf4e:	2900      	cmp	r1, #0
 800bf50:	d0c9      	beq.n	800bee6 <__sflush_r+0x1a>
 800bf52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf56:	4299      	cmp	r1, r3
 800bf58:	d002      	beq.n	800bf60 <__sflush_r+0x94>
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	f7ff f9e2 	bl	800b324 <_free_r>
 800bf60:	2000      	movs	r0, #0
 800bf62:	6360      	str	r0, [r4, #52]	; 0x34
 800bf64:	e7c0      	b.n	800bee8 <__sflush_r+0x1c>
 800bf66:	2301      	movs	r3, #1
 800bf68:	4628      	mov	r0, r5
 800bf6a:	47b0      	blx	r6
 800bf6c:	1c41      	adds	r1, r0, #1
 800bf6e:	d1c8      	bne.n	800bf02 <__sflush_r+0x36>
 800bf70:	682b      	ldr	r3, [r5, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d0c5      	beq.n	800bf02 <__sflush_r+0x36>
 800bf76:	2b1d      	cmp	r3, #29
 800bf78:	d001      	beq.n	800bf7e <__sflush_r+0xb2>
 800bf7a:	2b16      	cmp	r3, #22
 800bf7c:	d101      	bne.n	800bf82 <__sflush_r+0xb6>
 800bf7e:	602f      	str	r7, [r5, #0]
 800bf80:	e7b1      	b.n	800bee6 <__sflush_r+0x1a>
 800bf82:	89a3      	ldrh	r3, [r4, #12]
 800bf84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf88:	81a3      	strh	r3, [r4, #12]
 800bf8a:	e7ad      	b.n	800bee8 <__sflush_r+0x1c>
 800bf8c:	690f      	ldr	r7, [r1, #16]
 800bf8e:	2f00      	cmp	r7, #0
 800bf90:	d0a9      	beq.n	800bee6 <__sflush_r+0x1a>
 800bf92:	0793      	lsls	r3, r2, #30
 800bf94:	680e      	ldr	r6, [r1, #0]
 800bf96:	bf08      	it	eq
 800bf98:	694b      	ldreq	r3, [r1, #20]
 800bf9a:	600f      	str	r7, [r1, #0]
 800bf9c:	bf18      	it	ne
 800bf9e:	2300      	movne	r3, #0
 800bfa0:	eba6 0807 	sub.w	r8, r6, r7
 800bfa4:	608b      	str	r3, [r1, #8]
 800bfa6:	f1b8 0f00 	cmp.w	r8, #0
 800bfaa:	dd9c      	ble.n	800bee6 <__sflush_r+0x1a>
 800bfac:	6a21      	ldr	r1, [r4, #32]
 800bfae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bfb0:	4643      	mov	r3, r8
 800bfb2:	463a      	mov	r2, r7
 800bfb4:	4628      	mov	r0, r5
 800bfb6:	47b0      	blx	r6
 800bfb8:	2800      	cmp	r0, #0
 800bfba:	dc06      	bgt.n	800bfca <__sflush_r+0xfe>
 800bfbc:	89a3      	ldrh	r3, [r4, #12]
 800bfbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfc2:	81a3      	strh	r3, [r4, #12]
 800bfc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfc8:	e78e      	b.n	800bee8 <__sflush_r+0x1c>
 800bfca:	4407      	add	r7, r0
 800bfcc:	eba8 0800 	sub.w	r8, r8, r0
 800bfd0:	e7e9      	b.n	800bfa6 <__sflush_r+0xda>
 800bfd2:	bf00      	nop
 800bfd4:	dfbffffe 	.word	0xdfbffffe

0800bfd8 <_fflush_r>:
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	690b      	ldr	r3, [r1, #16]
 800bfdc:	4605      	mov	r5, r0
 800bfde:	460c      	mov	r4, r1
 800bfe0:	b913      	cbnz	r3, 800bfe8 <_fflush_r+0x10>
 800bfe2:	2500      	movs	r5, #0
 800bfe4:	4628      	mov	r0, r5
 800bfe6:	bd38      	pop	{r3, r4, r5, pc}
 800bfe8:	b118      	cbz	r0, 800bff2 <_fflush_r+0x1a>
 800bfea:	6a03      	ldr	r3, [r0, #32]
 800bfec:	b90b      	cbnz	r3, 800bff2 <_fflush_r+0x1a>
 800bfee:	f7fe f901 	bl	800a1f4 <__sinit>
 800bff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d0f3      	beq.n	800bfe2 <_fflush_r+0xa>
 800bffa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bffc:	07d0      	lsls	r0, r2, #31
 800bffe:	d404      	bmi.n	800c00a <_fflush_r+0x32>
 800c000:	0599      	lsls	r1, r3, #22
 800c002:	d402      	bmi.n	800c00a <_fflush_r+0x32>
 800c004:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c006:	f7fe fb02 	bl	800a60e <__retarget_lock_acquire_recursive>
 800c00a:	4628      	mov	r0, r5
 800c00c:	4621      	mov	r1, r4
 800c00e:	f7ff ff5d 	bl	800becc <__sflush_r>
 800c012:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c014:	07da      	lsls	r2, r3, #31
 800c016:	4605      	mov	r5, r0
 800c018:	d4e4      	bmi.n	800bfe4 <_fflush_r+0xc>
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	059b      	lsls	r3, r3, #22
 800c01e:	d4e1      	bmi.n	800bfe4 <_fflush_r+0xc>
 800c020:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c022:	f7fe faf5 	bl	800a610 <__retarget_lock_release_recursive>
 800c026:	e7dd      	b.n	800bfe4 <_fflush_r+0xc>

0800c028 <__swhatbuf_r>:
 800c028:	b570      	push	{r4, r5, r6, lr}
 800c02a:	460c      	mov	r4, r1
 800c02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c030:	2900      	cmp	r1, #0
 800c032:	b096      	sub	sp, #88	; 0x58
 800c034:	4615      	mov	r5, r2
 800c036:	461e      	mov	r6, r3
 800c038:	da0d      	bge.n	800c056 <__swhatbuf_r+0x2e>
 800c03a:	89a3      	ldrh	r3, [r4, #12]
 800c03c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c040:	f04f 0100 	mov.w	r1, #0
 800c044:	bf0c      	ite	eq
 800c046:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c04a:	2340      	movne	r3, #64	; 0x40
 800c04c:	2000      	movs	r0, #0
 800c04e:	6031      	str	r1, [r6, #0]
 800c050:	602b      	str	r3, [r5, #0]
 800c052:	b016      	add	sp, #88	; 0x58
 800c054:	bd70      	pop	{r4, r5, r6, pc}
 800c056:	466a      	mov	r2, sp
 800c058:	f000 f848 	bl	800c0ec <_fstat_r>
 800c05c:	2800      	cmp	r0, #0
 800c05e:	dbec      	blt.n	800c03a <__swhatbuf_r+0x12>
 800c060:	9901      	ldr	r1, [sp, #4]
 800c062:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c066:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c06a:	4259      	negs	r1, r3
 800c06c:	4159      	adcs	r1, r3
 800c06e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c072:	e7eb      	b.n	800c04c <__swhatbuf_r+0x24>

0800c074 <__smakebuf_r>:
 800c074:	898b      	ldrh	r3, [r1, #12]
 800c076:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c078:	079d      	lsls	r5, r3, #30
 800c07a:	4606      	mov	r6, r0
 800c07c:	460c      	mov	r4, r1
 800c07e:	d507      	bpl.n	800c090 <__smakebuf_r+0x1c>
 800c080:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c084:	6023      	str	r3, [r4, #0]
 800c086:	6123      	str	r3, [r4, #16]
 800c088:	2301      	movs	r3, #1
 800c08a:	6163      	str	r3, [r4, #20]
 800c08c:	b002      	add	sp, #8
 800c08e:	bd70      	pop	{r4, r5, r6, pc}
 800c090:	ab01      	add	r3, sp, #4
 800c092:	466a      	mov	r2, sp
 800c094:	f7ff ffc8 	bl	800c028 <__swhatbuf_r>
 800c098:	9900      	ldr	r1, [sp, #0]
 800c09a:	4605      	mov	r5, r0
 800c09c:	4630      	mov	r0, r6
 800c09e:	f7ff f9b5 	bl	800b40c <_malloc_r>
 800c0a2:	b948      	cbnz	r0, 800c0b8 <__smakebuf_r+0x44>
 800c0a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0a8:	059a      	lsls	r2, r3, #22
 800c0aa:	d4ef      	bmi.n	800c08c <__smakebuf_r+0x18>
 800c0ac:	f023 0303 	bic.w	r3, r3, #3
 800c0b0:	f043 0302 	orr.w	r3, r3, #2
 800c0b4:	81a3      	strh	r3, [r4, #12]
 800c0b6:	e7e3      	b.n	800c080 <__smakebuf_r+0xc>
 800c0b8:	89a3      	ldrh	r3, [r4, #12]
 800c0ba:	6020      	str	r0, [r4, #0]
 800c0bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0c0:	81a3      	strh	r3, [r4, #12]
 800c0c2:	9b00      	ldr	r3, [sp, #0]
 800c0c4:	6163      	str	r3, [r4, #20]
 800c0c6:	9b01      	ldr	r3, [sp, #4]
 800c0c8:	6120      	str	r0, [r4, #16]
 800c0ca:	b15b      	cbz	r3, 800c0e4 <__smakebuf_r+0x70>
 800c0cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0d0:	4630      	mov	r0, r6
 800c0d2:	f000 f81d 	bl	800c110 <_isatty_r>
 800c0d6:	b128      	cbz	r0, 800c0e4 <__smakebuf_r+0x70>
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	f023 0303 	bic.w	r3, r3, #3
 800c0de:	f043 0301 	orr.w	r3, r3, #1
 800c0e2:	81a3      	strh	r3, [r4, #12]
 800c0e4:	89a3      	ldrh	r3, [r4, #12]
 800c0e6:	431d      	orrs	r5, r3
 800c0e8:	81a5      	strh	r5, [r4, #12]
 800c0ea:	e7cf      	b.n	800c08c <__smakebuf_r+0x18>

0800c0ec <_fstat_r>:
 800c0ec:	b538      	push	{r3, r4, r5, lr}
 800c0ee:	4d07      	ldr	r5, [pc, #28]	; (800c10c <_fstat_r+0x20>)
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	4608      	mov	r0, r1
 800c0f6:	4611      	mov	r1, r2
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	f7f6 ffae 	bl	800305a <_fstat>
 800c0fe:	1c43      	adds	r3, r0, #1
 800c100:	d102      	bne.n	800c108 <_fstat_r+0x1c>
 800c102:	682b      	ldr	r3, [r5, #0]
 800c104:	b103      	cbz	r3, 800c108 <_fstat_r+0x1c>
 800c106:	6023      	str	r3, [r4, #0]
 800c108:	bd38      	pop	{r3, r4, r5, pc}
 800c10a:	bf00      	nop
 800c10c:	20003b00 	.word	0x20003b00

0800c110 <_isatty_r>:
 800c110:	b538      	push	{r3, r4, r5, lr}
 800c112:	4d06      	ldr	r5, [pc, #24]	; (800c12c <_isatty_r+0x1c>)
 800c114:	2300      	movs	r3, #0
 800c116:	4604      	mov	r4, r0
 800c118:	4608      	mov	r0, r1
 800c11a:	602b      	str	r3, [r5, #0]
 800c11c:	f7f6 ffad 	bl	800307a <_isatty>
 800c120:	1c43      	adds	r3, r0, #1
 800c122:	d102      	bne.n	800c12a <_isatty_r+0x1a>
 800c124:	682b      	ldr	r3, [r5, #0]
 800c126:	b103      	cbz	r3, 800c12a <_isatty_r+0x1a>
 800c128:	6023      	str	r3, [r4, #0]
 800c12a:	bd38      	pop	{r3, r4, r5, pc}
 800c12c:	20003b00 	.word	0x20003b00

0800c130 <_sbrk_r>:
 800c130:	b538      	push	{r3, r4, r5, lr}
 800c132:	4d06      	ldr	r5, [pc, #24]	; (800c14c <_sbrk_r+0x1c>)
 800c134:	2300      	movs	r3, #0
 800c136:	4604      	mov	r4, r0
 800c138:	4608      	mov	r0, r1
 800c13a:	602b      	str	r3, [r5, #0]
 800c13c:	f7f6 ffb6 	bl	80030ac <_sbrk>
 800c140:	1c43      	adds	r3, r0, #1
 800c142:	d102      	bne.n	800c14a <_sbrk_r+0x1a>
 800c144:	682b      	ldr	r3, [r5, #0]
 800c146:	b103      	cbz	r3, 800c14a <_sbrk_r+0x1a>
 800c148:	6023      	str	r3, [r4, #0]
 800c14a:	bd38      	pop	{r3, r4, r5, pc}
 800c14c:	20003b00 	.word	0x20003b00

0800c150 <__assert_func>:
 800c150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c152:	4614      	mov	r4, r2
 800c154:	461a      	mov	r2, r3
 800c156:	4b09      	ldr	r3, [pc, #36]	; (800c17c <__assert_func+0x2c>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4605      	mov	r5, r0
 800c15c:	68d8      	ldr	r0, [r3, #12]
 800c15e:	b14c      	cbz	r4, 800c174 <__assert_func+0x24>
 800c160:	4b07      	ldr	r3, [pc, #28]	; (800c180 <__assert_func+0x30>)
 800c162:	9100      	str	r1, [sp, #0]
 800c164:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c168:	4906      	ldr	r1, [pc, #24]	; (800c184 <__assert_func+0x34>)
 800c16a:	462b      	mov	r3, r5
 800c16c:	f000 f872 	bl	800c254 <fiprintf>
 800c170:	f000 f882 	bl	800c278 <abort>
 800c174:	4b04      	ldr	r3, [pc, #16]	; (800c188 <__assert_func+0x38>)
 800c176:	461c      	mov	r4, r3
 800c178:	e7f3      	b.n	800c162 <__assert_func+0x12>
 800c17a:	bf00      	nop
 800c17c:	20000708 	.word	0x20000708
 800c180:	0800e54f 	.word	0x0800e54f
 800c184:	0800e55c 	.word	0x0800e55c
 800c188:	0800e58a 	.word	0x0800e58a

0800c18c <_calloc_r>:
 800c18c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c18e:	fba1 2402 	umull	r2, r4, r1, r2
 800c192:	b94c      	cbnz	r4, 800c1a8 <_calloc_r+0x1c>
 800c194:	4611      	mov	r1, r2
 800c196:	9201      	str	r2, [sp, #4]
 800c198:	f7ff f938 	bl	800b40c <_malloc_r>
 800c19c:	9a01      	ldr	r2, [sp, #4]
 800c19e:	4605      	mov	r5, r0
 800c1a0:	b930      	cbnz	r0, 800c1b0 <_calloc_r+0x24>
 800c1a2:	4628      	mov	r0, r5
 800c1a4:	b003      	add	sp, #12
 800c1a6:	bd30      	pop	{r4, r5, pc}
 800c1a8:	220c      	movs	r2, #12
 800c1aa:	6002      	str	r2, [r0, #0]
 800c1ac:	2500      	movs	r5, #0
 800c1ae:	e7f8      	b.n	800c1a2 <_calloc_r+0x16>
 800c1b0:	4621      	mov	r1, r4
 800c1b2:	f7fe f99b 	bl	800a4ec <memset>
 800c1b6:	e7f4      	b.n	800c1a2 <_calloc_r+0x16>

0800c1b8 <__ascii_mbtowc>:
 800c1b8:	b082      	sub	sp, #8
 800c1ba:	b901      	cbnz	r1, 800c1be <__ascii_mbtowc+0x6>
 800c1bc:	a901      	add	r1, sp, #4
 800c1be:	b142      	cbz	r2, 800c1d2 <__ascii_mbtowc+0x1a>
 800c1c0:	b14b      	cbz	r3, 800c1d6 <__ascii_mbtowc+0x1e>
 800c1c2:	7813      	ldrb	r3, [r2, #0]
 800c1c4:	600b      	str	r3, [r1, #0]
 800c1c6:	7812      	ldrb	r2, [r2, #0]
 800c1c8:	1e10      	subs	r0, r2, #0
 800c1ca:	bf18      	it	ne
 800c1cc:	2001      	movne	r0, #1
 800c1ce:	b002      	add	sp, #8
 800c1d0:	4770      	bx	lr
 800c1d2:	4610      	mov	r0, r2
 800c1d4:	e7fb      	b.n	800c1ce <__ascii_mbtowc+0x16>
 800c1d6:	f06f 0001 	mvn.w	r0, #1
 800c1da:	e7f8      	b.n	800c1ce <__ascii_mbtowc+0x16>

0800c1dc <_realloc_r>:
 800c1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1e0:	4680      	mov	r8, r0
 800c1e2:	4614      	mov	r4, r2
 800c1e4:	460e      	mov	r6, r1
 800c1e6:	b921      	cbnz	r1, 800c1f2 <_realloc_r+0x16>
 800c1e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ec:	4611      	mov	r1, r2
 800c1ee:	f7ff b90d 	b.w	800b40c <_malloc_r>
 800c1f2:	b92a      	cbnz	r2, 800c200 <_realloc_r+0x24>
 800c1f4:	f7ff f896 	bl	800b324 <_free_r>
 800c1f8:	4625      	mov	r5, r4
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c200:	f000 f841 	bl	800c286 <_malloc_usable_size_r>
 800c204:	4284      	cmp	r4, r0
 800c206:	4607      	mov	r7, r0
 800c208:	d802      	bhi.n	800c210 <_realloc_r+0x34>
 800c20a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c20e:	d812      	bhi.n	800c236 <_realloc_r+0x5a>
 800c210:	4621      	mov	r1, r4
 800c212:	4640      	mov	r0, r8
 800c214:	f7ff f8fa 	bl	800b40c <_malloc_r>
 800c218:	4605      	mov	r5, r0
 800c21a:	2800      	cmp	r0, #0
 800c21c:	d0ed      	beq.n	800c1fa <_realloc_r+0x1e>
 800c21e:	42bc      	cmp	r4, r7
 800c220:	4622      	mov	r2, r4
 800c222:	4631      	mov	r1, r6
 800c224:	bf28      	it	cs
 800c226:	463a      	movcs	r2, r7
 800c228:	f7fe f9f3 	bl	800a612 <memcpy>
 800c22c:	4631      	mov	r1, r6
 800c22e:	4640      	mov	r0, r8
 800c230:	f7ff f878 	bl	800b324 <_free_r>
 800c234:	e7e1      	b.n	800c1fa <_realloc_r+0x1e>
 800c236:	4635      	mov	r5, r6
 800c238:	e7df      	b.n	800c1fa <_realloc_r+0x1e>

0800c23a <__ascii_wctomb>:
 800c23a:	b149      	cbz	r1, 800c250 <__ascii_wctomb+0x16>
 800c23c:	2aff      	cmp	r2, #255	; 0xff
 800c23e:	bf85      	ittet	hi
 800c240:	238a      	movhi	r3, #138	; 0x8a
 800c242:	6003      	strhi	r3, [r0, #0]
 800c244:	700a      	strbls	r2, [r1, #0]
 800c246:	f04f 30ff 	movhi.w	r0, #4294967295
 800c24a:	bf98      	it	ls
 800c24c:	2001      	movls	r0, #1
 800c24e:	4770      	bx	lr
 800c250:	4608      	mov	r0, r1
 800c252:	4770      	bx	lr

0800c254 <fiprintf>:
 800c254:	b40e      	push	{r1, r2, r3}
 800c256:	b503      	push	{r0, r1, lr}
 800c258:	4601      	mov	r1, r0
 800c25a:	ab03      	add	r3, sp, #12
 800c25c:	4805      	ldr	r0, [pc, #20]	; (800c274 <fiprintf+0x20>)
 800c25e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c262:	6800      	ldr	r0, [r0, #0]
 800c264:	9301      	str	r3, [sp, #4]
 800c266:	f000 f83f 	bl	800c2e8 <_vfiprintf_r>
 800c26a:	b002      	add	sp, #8
 800c26c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c270:	b003      	add	sp, #12
 800c272:	4770      	bx	lr
 800c274:	20000708 	.word	0x20000708

0800c278 <abort>:
 800c278:	b508      	push	{r3, lr}
 800c27a:	2006      	movs	r0, #6
 800c27c:	f000 f976 	bl	800c56c <raise>
 800c280:	2001      	movs	r0, #1
 800c282:	f7f6 fe9b 	bl	8002fbc <_exit>

0800c286 <_malloc_usable_size_r>:
 800c286:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c28a:	1f18      	subs	r0, r3, #4
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	bfbc      	itt	lt
 800c290:	580b      	ldrlt	r3, [r1, r0]
 800c292:	18c0      	addlt	r0, r0, r3
 800c294:	4770      	bx	lr

0800c296 <__sfputc_r>:
 800c296:	6893      	ldr	r3, [r2, #8]
 800c298:	3b01      	subs	r3, #1
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	b410      	push	{r4}
 800c29e:	6093      	str	r3, [r2, #8]
 800c2a0:	da08      	bge.n	800c2b4 <__sfputc_r+0x1e>
 800c2a2:	6994      	ldr	r4, [r2, #24]
 800c2a4:	42a3      	cmp	r3, r4
 800c2a6:	db01      	blt.n	800c2ac <__sfputc_r+0x16>
 800c2a8:	290a      	cmp	r1, #10
 800c2aa:	d103      	bne.n	800c2b4 <__sfputc_r+0x1e>
 800c2ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2b0:	f7fe b86d 	b.w	800a38e <__swbuf_r>
 800c2b4:	6813      	ldr	r3, [r2, #0]
 800c2b6:	1c58      	adds	r0, r3, #1
 800c2b8:	6010      	str	r0, [r2, #0]
 800c2ba:	7019      	strb	r1, [r3, #0]
 800c2bc:	4608      	mov	r0, r1
 800c2be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <__sfputs_r>:
 800c2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	460f      	mov	r7, r1
 800c2ca:	4614      	mov	r4, r2
 800c2cc:	18d5      	adds	r5, r2, r3
 800c2ce:	42ac      	cmp	r4, r5
 800c2d0:	d101      	bne.n	800c2d6 <__sfputs_r+0x12>
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	e007      	b.n	800c2e6 <__sfputs_r+0x22>
 800c2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2da:	463a      	mov	r2, r7
 800c2dc:	4630      	mov	r0, r6
 800c2de:	f7ff ffda 	bl	800c296 <__sfputc_r>
 800c2e2:	1c43      	adds	r3, r0, #1
 800c2e4:	d1f3      	bne.n	800c2ce <__sfputs_r+0xa>
 800c2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c2e8 <_vfiprintf_r>:
 800c2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ec:	460d      	mov	r5, r1
 800c2ee:	b09d      	sub	sp, #116	; 0x74
 800c2f0:	4614      	mov	r4, r2
 800c2f2:	4698      	mov	r8, r3
 800c2f4:	4606      	mov	r6, r0
 800c2f6:	b118      	cbz	r0, 800c300 <_vfiprintf_r+0x18>
 800c2f8:	6a03      	ldr	r3, [r0, #32]
 800c2fa:	b90b      	cbnz	r3, 800c300 <_vfiprintf_r+0x18>
 800c2fc:	f7fd ff7a 	bl	800a1f4 <__sinit>
 800c300:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c302:	07d9      	lsls	r1, r3, #31
 800c304:	d405      	bmi.n	800c312 <_vfiprintf_r+0x2a>
 800c306:	89ab      	ldrh	r3, [r5, #12]
 800c308:	059a      	lsls	r2, r3, #22
 800c30a:	d402      	bmi.n	800c312 <_vfiprintf_r+0x2a>
 800c30c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c30e:	f7fe f97e 	bl	800a60e <__retarget_lock_acquire_recursive>
 800c312:	89ab      	ldrh	r3, [r5, #12]
 800c314:	071b      	lsls	r3, r3, #28
 800c316:	d501      	bpl.n	800c31c <_vfiprintf_r+0x34>
 800c318:	692b      	ldr	r3, [r5, #16]
 800c31a:	b99b      	cbnz	r3, 800c344 <_vfiprintf_r+0x5c>
 800c31c:	4629      	mov	r1, r5
 800c31e:	4630      	mov	r0, r6
 800c320:	f7fe f872 	bl	800a408 <__swsetup_r>
 800c324:	b170      	cbz	r0, 800c344 <_vfiprintf_r+0x5c>
 800c326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c328:	07dc      	lsls	r4, r3, #31
 800c32a:	d504      	bpl.n	800c336 <_vfiprintf_r+0x4e>
 800c32c:	f04f 30ff 	mov.w	r0, #4294967295
 800c330:	b01d      	add	sp, #116	; 0x74
 800c332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c336:	89ab      	ldrh	r3, [r5, #12]
 800c338:	0598      	lsls	r0, r3, #22
 800c33a:	d4f7      	bmi.n	800c32c <_vfiprintf_r+0x44>
 800c33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c33e:	f7fe f967 	bl	800a610 <__retarget_lock_release_recursive>
 800c342:	e7f3      	b.n	800c32c <_vfiprintf_r+0x44>
 800c344:	2300      	movs	r3, #0
 800c346:	9309      	str	r3, [sp, #36]	; 0x24
 800c348:	2320      	movs	r3, #32
 800c34a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c34e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c352:	2330      	movs	r3, #48	; 0x30
 800c354:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c508 <_vfiprintf_r+0x220>
 800c358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c35c:	f04f 0901 	mov.w	r9, #1
 800c360:	4623      	mov	r3, r4
 800c362:	469a      	mov	sl, r3
 800c364:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c368:	b10a      	cbz	r2, 800c36e <_vfiprintf_r+0x86>
 800c36a:	2a25      	cmp	r2, #37	; 0x25
 800c36c:	d1f9      	bne.n	800c362 <_vfiprintf_r+0x7a>
 800c36e:	ebba 0b04 	subs.w	fp, sl, r4
 800c372:	d00b      	beq.n	800c38c <_vfiprintf_r+0xa4>
 800c374:	465b      	mov	r3, fp
 800c376:	4622      	mov	r2, r4
 800c378:	4629      	mov	r1, r5
 800c37a:	4630      	mov	r0, r6
 800c37c:	f7ff ffa2 	bl	800c2c4 <__sfputs_r>
 800c380:	3001      	adds	r0, #1
 800c382:	f000 80a9 	beq.w	800c4d8 <_vfiprintf_r+0x1f0>
 800c386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c388:	445a      	add	r2, fp
 800c38a:	9209      	str	r2, [sp, #36]	; 0x24
 800c38c:	f89a 3000 	ldrb.w	r3, [sl]
 800c390:	2b00      	cmp	r3, #0
 800c392:	f000 80a1 	beq.w	800c4d8 <_vfiprintf_r+0x1f0>
 800c396:	2300      	movs	r3, #0
 800c398:	f04f 32ff 	mov.w	r2, #4294967295
 800c39c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3a0:	f10a 0a01 	add.w	sl, sl, #1
 800c3a4:	9304      	str	r3, [sp, #16]
 800c3a6:	9307      	str	r3, [sp, #28]
 800c3a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3ac:	931a      	str	r3, [sp, #104]	; 0x68
 800c3ae:	4654      	mov	r4, sl
 800c3b0:	2205      	movs	r2, #5
 800c3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3b6:	4854      	ldr	r0, [pc, #336]	; (800c508 <_vfiprintf_r+0x220>)
 800c3b8:	f7f3 ff12 	bl	80001e0 <memchr>
 800c3bc:	9a04      	ldr	r2, [sp, #16]
 800c3be:	b9d8      	cbnz	r0, 800c3f8 <_vfiprintf_r+0x110>
 800c3c0:	06d1      	lsls	r1, r2, #27
 800c3c2:	bf44      	itt	mi
 800c3c4:	2320      	movmi	r3, #32
 800c3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3ca:	0713      	lsls	r3, r2, #28
 800c3cc:	bf44      	itt	mi
 800c3ce:	232b      	movmi	r3, #43	; 0x2b
 800c3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3d8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3da:	d015      	beq.n	800c408 <_vfiprintf_r+0x120>
 800c3dc:	9a07      	ldr	r2, [sp, #28]
 800c3de:	4654      	mov	r4, sl
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	f04f 0c0a 	mov.w	ip, #10
 800c3e6:	4621      	mov	r1, r4
 800c3e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3ec:	3b30      	subs	r3, #48	; 0x30
 800c3ee:	2b09      	cmp	r3, #9
 800c3f0:	d94d      	bls.n	800c48e <_vfiprintf_r+0x1a6>
 800c3f2:	b1b0      	cbz	r0, 800c422 <_vfiprintf_r+0x13a>
 800c3f4:	9207      	str	r2, [sp, #28]
 800c3f6:	e014      	b.n	800c422 <_vfiprintf_r+0x13a>
 800c3f8:	eba0 0308 	sub.w	r3, r0, r8
 800c3fc:	fa09 f303 	lsl.w	r3, r9, r3
 800c400:	4313      	orrs	r3, r2
 800c402:	9304      	str	r3, [sp, #16]
 800c404:	46a2      	mov	sl, r4
 800c406:	e7d2      	b.n	800c3ae <_vfiprintf_r+0xc6>
 800c408:	9b03      	ldr	r3, [sp, #12]
 800c40a:	1d19      	adds	r1, r3, #4
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	9103      	str	r1, [sp, #12]
 800c410:	2b00      	cmp	r3, #0
 800c412:	bfbb      	ittet	lt
 800c414:	425b      	neglt	r3, r3
 800c416:	f042 0202 	orrlt.w	r2, r2, #2
 800c41a:	9307      	strge	r3, [sp, #28]
 800c41c:	9307      	strlt	r3, [sp, #28]
 800c41e:	bfb8      	it	lt
 800c420:	9204      	strlt	r2, [sp, #16]
 800c422:	7823      	ldrb	r3, [r4, #0]
 800c424:	2b2e      	cmp	r3, #46	; 0x2e
 800c426:	d10c      	bne.n	800c442 <_vfiprintf_r+0x15a>
 800c428:	7863      	ldrb	r3, [r4, #1]
 800c42a:	2b2a      	cmp	r3, #42	; 0x2a
 800c42c:	d134      	bne.n	800c498 <_vfiprintf_r+0x1b0>
 800c42e:	9b03      	ldr	r3, [sp, #12]
 800c430:	1d1a      	adds	r2, r3, #4
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	9203      	str	r2, [sp, #12]
 800c436:	2b00      	cmp	r3, #0
 800c438:	bfb8      	it	lt
 800c43a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c43e:	3402      	adds	r4, #2
 800c440:	9305      	str	r3, [sp, #20]
 800c442:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c518 <_vfiprintf_r+0x230>
 800c446:	7821      	ldrb	r1, [r4, #0]
 800c448:	2203      	movs	r2, #3
 800c44a:	4650      	mov	r0, sl
 800c44c:	f7f3 fec8 	bl	80001e0 <memchr>
 800c450:	b138      	cbz	r0, 800c462 <_vfiprintf_r+0x17a>
 800c452:	9b04      	ldr	r3, [sp, #16]
 800c454:	eba0 000a 	sub.w	r0, r0, sl
 800c458:	2240      	movs	r2, #64	; 0x40
 800c45a:	4082      	lsls	r2, r0
 800c45c:	4313      	orrs	r3, r2
 800c45e:	3401      	adds	r4, #1
 800c460:	9304      	str	r3, [sp, #16]
 800c462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c466:	4829      	ldr	r0, [pc, #164]	; (800c50c <_vfiprintf_r+0x224>)
 800c468:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c46c:	2206      	movs	r2, #6
 800c46e:	f7f3 feb7 	bl	80001e0 <memchr>
 800c472:	2800      	cmp	r0, #0
 800c474:	d03f      	beq.n	800c4f6 <_vfiprintf_r+0x20e>
 800c476:	4b26      	ldr	r3, [pc, #152]	; (800c510 <_vfiprintf_r+0x228>)
 800c478:	bb1b      	cbnz	r3, 800c4c2 <_vfiprintf_r+0x1da>
 800c47a:	9b03      	ldr	r3, [sp, #12]
 800c47c:	3307      	adds	r3, #7
 800c47e:	f023 0307 	bic.w	r3, r3, #7
 800c482:	3308      	adds	r3, #8
 800c484:	9303      	str	r3, [sp, #12]
 800c486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c488:	443b      	add	r3, r7
 800c48a:	9309      	str	r3, [sp, #36]	; 0x24
 800c48c:	e768      	b.n	800c360 <_vfiprintf_r+0x78>
 800c48e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c492:	460c      	mov	r4, r1
 800c494:	2001      	movs	r0, #1
 800c496:	e7a6      	b.n	800c3e6 <_vfiprintf_r+0xfe>
 800c498:	2300      	movs	r3, #0
 800c49a:	3401      	adds	r4, #1
 800c49c:	9305      	str	r3, [sp, #20]
 800c49e:	4619      	mov	r1, r3
 800c4a0:	f04f 0c0a 	mov.w	ip, #10
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4aa:	3a30      	subs	r2, #48	; 0x30
 800c4ac:	2a09      	cmp	r2, #9
 800c4ae:	d903      	bls.n	800c4b8 <_vfiprintf_r+0x1d0>
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d0c6      	beq.n	800c442 <_vfiprintf_r+0x15a>
 800c4b4:	9105      	str	r1, [sp, #20]
 800c4b6:	e7c4      	b.n	800c442 <_vfiprintf_r+0x15a>
 800c4b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4bc:	4604      	mov	r4, r0
 800c4be:	2301      	movs	r3, #1
 800c4c0:	e7f0      	b.n	800c4a4 <_vfiprintf_r+0x1bc>
 800c4c2:	ab03      	add	r3, sp, #12
 800c4c4:	9300      	str	r3, [sp, #0]
 800c4c6:	462a      	mov	r2, r5
 800c4c8:	4b12      	ldr	r3, [pc, #72]	; (800c514 <_vfiprintf_r+0x22c>)
 800c4ca:	a904      	add	r1, sp, #16
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	f7fd fa3f 	bl	8009950 <_printf_float>
 800c4d2:	4607      	mov	r7, r0
 800c4d4:	1c78      	adds	r0, r7, #1
 800c4d6:	d1d6      	bne.n	800c486 <_vfiprintf_r+0x19e>
 800c4d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4da:	07d9      	lsls	r1, r3, #31
 800c4dc:	d405      	bmi.n	800c4ea <_vfiprintf_r+0x202>
 800c4de:	89ab      	ldrh	r3, [r5, #12]
 800c4e0:	059a      	lsls	r2, r3, #22
 800c4e2:	d402      	bmi.n	800c4ea <_vfiprintf_r+0x202>
 800c4e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4e6:	f7fe f893 	bl	800a610 <__retarget_lock_release_recursive>
 800c4ea:	89ab      	ldrh	r3, [r5, #12]
 800c4ec:	065b      	lsls	r3, r3, #25
 800c4ee:	f53f af1d 	bmi.w	800c32c <_vfiprintf_r+0x44>
 800c4f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4f4:	e71c      	b.n	800c330 <_vfiprintf_r+0x48>
 800c4f6:	ab03      	add	r3, sp, #12
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	462a      	mov	r2, r5
 800c4fc:	4b05      	ldr	r3, [pc, #20]	; (800c514 <_vfiprintf_r+0x22c>)
 800c4fe:	a904      	add	r1, sp, #16
 800c500:	4630      	mov	r0, r6
 800c502:	f7fd fcc9 	bl	8009e98 <_printf_i>
 800c506:	e7e4      	b.n	800c4d2 <_vfiprintf_r+0x1ea>
 800c508:	0800e534 	.word	0x0800e534
 800c50c:	0800e53e 	.word	0x0800e53e
 800c510:	08009951 	.word	0x08009951
 800c514:	0800c2c5 	.word	0x0800c2c5
 800c518:	0800e53a 	.word	0x0800e53a

0800c51c <_raise_r>:
 800c51c:	291f      	cmp	r1, #31
 800c51e:	b538      	push	{r3, r4, r5, lr}
 800c520:	4604      	mov	r4, r0
 800c522:	460d      	mov	r5, r1
 800c524:	d904      	bls.n	800c530 <_raise_r+0x14>
 800c526:	2316      	movs	r3, #22
 800c528:	6003      	str	r3, [r0, #0]
 800c52a:	f04f 30ff 	mov.w	r0, #4294967295
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c532:	b112      	cbz	r2, 800c53a <_raise_r+0x1e>
 800c534:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c538:	b94b      	cbnz	r3, 800c54e <_raise_r+0x32>
 800c53a:	4620      	mov	r0, r4
 800c53c:	f000 f830 	bl	800c5a0 <_getpid_r>
 800c540:	462a      	mov	r2, r5
 800c542:	4601      	mov	r1, r0
 800c544:	4620      	mov	r0, r4
 800c546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c54a:	f000 b817 	b.w	800c57c <_kill_r>
 800c54e:	2b01      	cmp	r3, #1
 800c550:	d00a      	beq.n	800c568 <_raise_r+0x4c>
 800c552:	1c59      	adds	r1, r3, #1
 800c554:	d103      	bne.n	800c55e <_raise_r+0x42>
 800c556:	2316      	movs	r3, #22
 800c558:	6003      	str	r3, [r0, #0]
 800c55a:	2001      	movs	r0, #1
 800c55c:	e7e7      	b.n	800c52e <_raise_r+0x12>
 800c55e:	2400      	movs	r4, #0
 800c560:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c564:	4628      	mov	r0, r5
 800c566:	4798      	blx	r3
 800c568:	2000      	movs	r0, #0
 800c56a:	e7e0      	b.n	800c52e <_raise_r+0x12>

0800c56c <raise>:
 800c56c:	4b02      	ldr	r3, [pc, #8]	; (800c578 <raise+0xc>)
 800c56e:	4601      	mov	r1, r0
 800c570:	6818      	ldr	r0, [r3, #0]
 800c572:	f7ff bfd3 	b.w	800c51c <_raise_r>
 800c576:	bf00      	nop
 800c578:	20000708 	.word	0x20000708

0800c57c <_kill_r>:
 800c57c:	b538      	push	{r3, r4, r5, lr}
 800c57e:	4d07      	ldr	r5, [pc, #28]	; (800c59c <_kill_r+0x20>)
 800c580:	2300      	movs	r3, #0
 800c582:	4604      	mov	r4, r0
 800c584:	4608      	mov	r0, r1
 800c586:	4611      	mov	r1, r2
 800c588:	602b      	str	r3, [r5, #0]
 800c58a:	f7f6 fd07 	bl	8002f9c <_kill>
 800c58e:	1c43      	adds	r3, r0, #1
 800c590:	d102      	bne.n	800c598 <_kill_r+0x1c>
 800c592:	682b      	ldr	r3, [r5, #0]
 800c594:	b103      	cbz	r3, 800c598 <_kill_r+0x1c>
 800c596:	6023      	str	r3, [r4, #0]
 800c598:	bd38      	pop	{r3, r4, r5, pc}
 800c59a:	bf00      	nop
 800c59c:	20003b00 	.word	0x20003b00

0800c5a0 <_getpid_r>:
 800c5a0:	f7f6 bcf4 	b.w	8002f8c <_getpid>

0800c5a4 <_init>:
 800c5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5a6:	bf00      	nop
 800c5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5aa:	bc08      	pop	{r3}
 800c5ac:	469e      	mov	lr, r3
 800c5ae:	4770      	bx	lr

0800c5b0 <_fini>:
 800c5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5b2:	bf00      	nop
 800c5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5b6:	bc08      	pop	{r3}
 800c5b8:	469e      	mov	lr, r3
 800c5ba:	4770      	bx	lr
