Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.13-s036_1, built Tue Dec 20 2016
Options: -legacy_ui 
Date:    Tue Jun 13 15:49:54 2023
Host:    CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB) (24491252KB)
OS:      CentOS release 6.8 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 2366 days old.
legacy_genus:/> source TOP2.tcl
Sourcing './TOP2.tcl' (Tue Jun 13 15:50:24 +0600 2023)...
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
cpu MHz		: 2397.150
Hostname : CadenceServer3.localdomain
  Setting attribute of root '/': 'information_level' = 7
            Reading file '/home/Team14/cds_digital/ALU_Project/ScanChain/fast_vdd1v0_basicCells.lib'
    Loading library fast_vdd1v0_basicCells.lib
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/Team14/cds_digital/ALU_Project/ScanChain/fast_vdd1v0_basicCells.lib, Line 67517)

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Could not find an attribute in the library. [LBR-436]: 574
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = fast_vdd1v0_basicCells.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
  Setting attribute of root '/': 'lef_library' = /home/Team14/cds_digital/ALU_Project/ScanChain/gsclib045_tech.lef
FINISHED Library setup
            Reading Verilog file 'SHIFTER.v'
            Reading Verilog file 'ALU.v'
            Reading Verilog file 'TOP.v'
FINISHED Load Design
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'TOP' from file 'TOP.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file 'ALU.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 12.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 21.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'F' [4] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 26.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'F' [4] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 35.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 39.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'F' [4] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 46.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'F' [4] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 55.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 57.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 64.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 66.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 73.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 75.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 81.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 87.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 93.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 99.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 105.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Cout' [1] doesn't match the width of right hand side [32] in assignment in file 'ALU.v' on line 109.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SHIFTER' from file 'SHIFTER.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'O' [4] doesn't match the width of right hand side [32] in assignment in file 'SHIFTER.v' on line 12.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'scan_in_1' is not used in module 'TOP' in file 'TOP.v' on line 23.
        : The value of the inout port is not used within the design.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'scan_out_1' is not used in module 'TOP' in file 'TOP.v' on line 24.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'scan_enable' is not used in module 'TOP' in file 'TOP.v' on line 26.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'TOP'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 03:50:01 PM(Jun13) | 418.55 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:24) |  00:00:04(00:00:24) | 100.0(100.0) | 03:50:25 PM(Jun13) | 490.86 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.55)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'TOP'

No empty modules in design 'TOP'

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'TOP'

No undriven sequential pin in 'TOP'

No undriven hierarchical pin in 'TOP'

The following port(s) in design 'TOP' are undriven
/designs/TOP/ports_out/scan_enable
/designs/TOP/ports_out/scan_in_1
/designs/TOP/ports_out/scan_out_1
Total number of undriven port(s) in design 'TOP' : 3

  Done Checking the design.
  Setting attribute of subdesign 'SHIFTER': 'ungroup_ok' = false
  Setting attribute of subdesign 'ALU': 'ungroup_ok' = false
FINISHED Elaborate Design
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      7 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      5 , failed      0 (runtime  0.00)
 "set_multicycle_path"      - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
The number of exceptions is 3
Creating directory logs_Jun13-15:50:24
Creating directory outputs_Jun13-15:50:24
Creating directory reports_Jun13-15:50:24
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 13 2023  03:50:26 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

/designs/TOP/timing/exceptions/multi_cycles/TOP.sdc_line_13
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/TOP/ports_in/reset
/designs/TOP/ports_in/scan_enable
/designs/TOP/ports_in/scan_in_1
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/TOP/ports_out/scan_enable
/designs/TOP/ports_out/scan_in_1
/designs/TOP/ports_out/scan_out_1
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/TOP/ports_in/A[0]
/designs/TOP/ports_in/A[1]
/designs/TOP/ports_in/A[2]
  ... 15 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/TOP/ports_out/Cout
/designs/TOP/ports_out/O[0]
/designs/TOP/ports_out/O[1]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           4
 Outputs without clocked external delays                          3
 Inputs without external driver/transition                       18
 Outputs without external load                                    8
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         34

FINISHED Constraints Setup
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Define cost groups
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
  Setting attribute of root '/': 'dft_prefix' = DFT_
  Setting attribute of root '/': 'dft_identify_top_level_test_clocks' = true
  Setting attribute of root '/': 'dft_identify_test_signals' = true
  Setting attribute of root '/': 'dft_identify_internal_test_clocks' = false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
  Setting attribute of design 'TOP': 'dft_scan_map_mode' = tdrc_pass
  Setting attribute of design 'TOP': 'dft_connect_shift_enable_during_mapping' = tie_off
  Setting attribute of design 'TOP': 'dft_connect_scan_data_pins_during_mapping' = loopback
  Setting attribute of design 'TOP': 'dft_scan_output_preference' = auto
  Setting attribute of design 'TOP': 'dft_lockup_element_type' = preferred_level_sensitive
Info    : Added DFT object. [DFT-100]
        : Added test clock domain 'clk'.
Info    : Added DFT object. [DFT-100]
        : Added test clock 'clk'.
  Setting attribute of design 'TOP': 'dft_mv_clock_invalidates_clock_domain' = false
Warning : Port is not connected to a pad. [DFT-295]
        : Bidirectional port 'scan_enable' is not connected to a pad cell.
        : A bidirectional port on which a test signal, test clock or shift enable signal is defined should be connected to a pad instance and the libcell should have 'is_pad' and 'pad_cell' attributes set.
Info    : Added DFT object. [DFT-100]
        : Added shift enable signal 'scan_enable'.
  Setting attribute of design 'TOP': 'preserve' = false
FINISHED DFT Setup
  Checking DFT rules for 'TOP' module under 'muxed_scan' style

  Checking DFT rules for clock pins
      Traced or defined DFT clock: clk in domain: clk at pin clk
  Checking DFT rules for async. pins
Info    : Auto detection of Async control signal. [DFT-303]
        : Setting PI async signal 'reset' to level '0' in test mode

Info    : Added DFT object. [DFT-100]
        : Added test mode signal 'reset'.
  Checking DFT rules for shift registers.
Rerunning check_dft_rules due to definition of new test signals
  Checking DFT rules for clock pins
      Traced or defined DFT clock: clk in domain: clk at pin clk
  Checking DFT rules for async. pins
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   5
  Percentage of total registers that are scannable: 100%
Reporting registers that pass DFT rules
  alu_inst/Cout_reg 	PASS; Test clock: clk/rise; 
  alu_inst/F_reg[0] 	PASS; Test clock: clk/rise; 
  alu_inst/F_reg[1] 	PASS; Test clock: clk/rise; 
  alu_inst/F_reg[2] 	PASS; Test clock: clk/rise; 
  alu_inst/F_reg[3] 	PASS; Test clock: clk/rise; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 5
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0

  Checking the design.

 	 Check Design Report
	 -------------------- 

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'TOP'

No multidriven sequential pin in 'TOP'

No multidriven hierarchical pin in 'TOP'

No multidriven ports in 'TOP'

No multidriven unloaded nets in 'TOP'

  Done Checking the design.
FINISHED DFT Rule Checker
  Setting attribute of root '/': 'syn_generic_effort' = medium
Warning : The 'lp_insert_clock_gating' attribute should be set before elaboration. [POPT-104]
        : The design '/designs/TOP' is already read.
        : Setting the 'lp_insert_clock_gating' attribute before elaboration will result in an optimal clock-gated design.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Setting attribute of design 'TOP': 'lp_clock_gating_min_flops' = 5
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'alu_inst/mux_Cout_9_9', 'alu_inst/mux_F_9_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         1.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         1.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'TOP' to generic gates using 'medium' effort.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         1.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         1.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'TOP' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ALU' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 8 carry-save groups in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'TOP'.
      Removing temporary intermediate hierarchies under TOP
              Optimizing muxes in design 'ALU'.
              Optimizing muxes in design 'SHIFTER'.
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'TOP'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Gating clocks in TOP
        Preparing the circuit
          Pruning unused logic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'alu_inst/csa_tree_gte_45_15_groupi/csa_tree_gte_45_15', 
'alu_inst/csa_tree_gte_63_16_groupi/csa_tree_gte_63_16'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      5		100%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        5		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 40
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 14
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'TOP' to generic gates.
        Computing net loads.
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 03:50:01 PM(Jun13) | 418.55 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:24) |  00:00:04(00:00:24) |  57.1( 88.9) | 03:50:25 PM(Jun13) | 490.86 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:27) |  00:00:03(00:00:03) |  42.9( 11.1) | 03:50:28 PM(Jun13) | 491.86 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.55)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/TOP has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Jun13-15:50:24/generic/TOP.db' for 'TOP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.


Working Directory = /home/Team14/cds_digital/ALU_Project/ScanChain
QoS Summary for TOP
========================================================================================
Metric                  generic   
========================================================================================
Slack (ps):                8,927
  R2R (ps):             no_value
  I2R (ps):                9,090
  R2O (ps):                9,336
  I2O (ps):                8,927
  CG  (ps):             no_value
TNS (ps):                      0
  R2R (ps):             no_value
  I2R (ps):                    0
  R2O (ps):                    0
  I2O (ps):                    0
  CG  (ps):             no_value
Failing Paths:                 0
Area:                        812
Instances:                   257
Utilization (%):            0.00
Tot. Net Length (um):   no_value
Avg. Net Length (um):   no_value
Route Overflow H (%):   no_value
Route Overflow V (%):   no_value
Seq MBCI Coverage(%):       0.00
Norm Cong Hotspot Area:
  Max Cong(4stdcell):   no_value
  Tot Cong(4stdcell):   no_value
========================================================================================
CPU  Runtime (h:m:s):   00:00:07
Real Runtime (h:m:s):   00:00:27
CPU  Elapsed (h:m:s):   00:00:14
Real Elapsed (h:m:s):   00:00:28
Memory (MB):              491.86
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:00:28
Total Memory (MB):     491.86
Executable Version:    16.13
========================================================================================




FINISHED Synthesizing to generic
  Setting attribute of root '/': 'syn_map_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         1.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         1.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'TOP' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         1.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         1.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'TOP'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'alu_inst/csa_tree_gte_45_15_groupi/csa_tree_gte_45_15', 
'alu_inst/csa_tree_gte_63_16_groupi/csa_tree_gte_63_16'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) TOP...
          Done structuring (delay-based) TOP
Multi-threaded Virtual Mapping    (8 threads, 8 of 16 CPUs usable)
        Rebalancing component 'csa_tree_gte_63_16_groupi'...
        Rebalancing component 'csa_tree_gte_45_15_groupi'...
          Structuring (delay-based) csa_tree_gte_63_16_group_26...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_gte_63_16_group_26
        Mapping component csa_tree_gte_63_16_group_26...
          Structuring (delay-based) csa_tree_gte_45_15_group_24...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_gte_45_15_group_24
        Mapping component csa_tree_gte_45_15_group_24...
          Structuring (delay-based) logic partition in ALU...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ALU
        Mapping logic partition in ALU...
          Structuring (delay-based) SHIFTER...
            Starting partial collapsing  SHIFTER
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) SHIFTER
        Mapping component SHIFTER...
 
Global mapping target info
==========================
Cost Group 'C2O' target slack:   270 ps
Target path end-point (Port: TOP/O[1])

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock func_clk)       <<<  launch                               0 R 
alu_inst
  mux_ctl_0xi
    F_reg[2]/clk                                                     
    F_reg[2]/q         (u)  unmapped_d_flop         3  4.2           
  mux_ctl_0xi/F[2] 
alu_inst/F[2] 
shifter_inst/F[2] 
  g81/in_1                                                           
  g81/z                (u)  unmapped_complex2       1  1.2           
  g76/in_1                                                           
  g76/z                (u)  unmapped_nand2          1  1.4           
  g73/in_1                                                           
  g73/z                (u)  unmapped_complex2       1  3.9           
shifter_inst/O[1] 
O[1]                   <<<  out port                                 
(TOP.sdc_line_23_11_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                          10000 R 
---------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : alu_inst/mux_ctl_0xi/F_reg[2]/clk
End-point    : O[1]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9364ps.
 
Cost Group 'I2O' target slack:   270 ps
Target path end-point (Port: TOP/O[1])

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock func_clk)       <<<  launch                               0 R 
(TOP.sdc_line_20_9_1)       ext delay                                
H[0]                   (u)  in port                 3  4.2           
shifter_inst/H[0] 
  g91/in_1                                                           
  g91/z                (u)  unmapped_complex2       3  3.6           
  g81/in_0                                                           
  g81/z                (u)  unmapped_complex2       1  1.2           
  g76/in_1                                                           
  g76/z                (u)  unmapped_nand2          1  1.4           
  g73/in_1                                                           
  g73/z                (u)  unmapped_complex2       1  3.9           
shifter_inst/O[1] 
O[1]                   <<<  out port                                 
(TOP.sdc_line_23_11_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                          10000 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : H[0]
End-point    : O[1]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8900ps.
 
Cost Group 'I2C' target slack:   284 ps
Target path end-point (Pin: alu_inst/F_reg[2]/d)

        Pin                     Type          Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock func_clk)      <<<  launch                               0 R 
(TOP.sdc_line_17_4_1)      ext delay                                
B[2]                  (u)  in port                 8  9.6           
alu_inst/B[2] 
  mux_ctl_0xi/B[2] 
    g449/in_1                                                       
    g449/z            (u)  unmapped_complex2       5  6.0           
    g1236/in_0                                                      
    g1236/z           (u)  unmapped_nand2          9 12.6           
    g1179/in_0                                                      
    g1179/z           (u)  unmapped_complex2       1  1.4           
    g1180/in_1                                                      
    g1180/z           (u)  unmapped_nand2          5  6.0           
    g1163/in_0                                                      
    g1163/z           (u)  unmapped_complex2       1  1.2           
    g1164/in_1                                                      
    g1164/z           (u)  unmapped_nand2          2  2.8           
    g1092/in_1                                                      
    g1092/z           (u)  unmapped_complex2       1  1.2           
    g1093/in_1                                                      
    g1093/z           (u)  unmapped_nand2          1  1.4           
    g1072/in_0                                                      
    g1072/z           (u)  unmapped_complex2       1  1.2           
    g1050/in_0                                                      
    g1050/z           (u)  unmapped_nand2          1  1.4           
    g1035/in_0                                                      
    g1035/z           (u)  unmapped_or2            1  1.4           
    g1021/in_1                                                      
    g1021/z           (u)  unmapped_or2            1  1.4           
    g1017/in_1                                                      
    g1017/z           (u)  unmapped_or2            1  1.4           
    F_reg[2]/d        <<<  unmapped_d_flop                          
    F_reg[2]/clk           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)           capture                          10000 R 
--------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : B[2]
End-point    : alu_inst/mux_ctl_0xi/F_reg[2]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9186ps.
 
Multi-threaded Technology Mapping (8 threads, 8 of 16 CPUs usable)
          Restructuring (delay-based) SHIFTER...
          Done restructuring (delay-based) SHIFTER
        Optimizing component SHIFTER...
          Restructuring (delay-based) logic partition in ALU...
          Done restructuring (delay-based) logic partition in ALU
        Optimizing logic partition in ALU...
          Restructuring (delay-based) csa_tree_gte_63_16_group_26...
          Done restructuring (delay-based) csa_tree_gte_63_16_group_26
        Optimizing component csa_tree_gte_63_16_group_26...
        Pre-mapped Exploration for csa_tree_gte_63_16_group_26 'very_fast' (slack=8898, area=13)...
          Restructuring (delay-based) csa_tree_gte_63_16_group...
          Done restructuring (delay-based) csa_tree_gte_63_16_group
        Optimizing component csa_tree_gte_63_16_group...
          Restructuring (delay-based) csa_tree_gte_63_16_group...
          Done restructuring (delay-based) csa_tree_gte_63_16_group
        Optimizing component csa_tree_gte_63_16_group...
          Restructuring (delay-based) csa_tree_gte_45_15_group_24...
          Done restructuring (delay-based) csa_tree_gte_45_15_group_24
        Optimizing component csa_tree_gte_45_15_group_24...
        Pre-mapped Exploration for csa_tree_gte_45_15_group_24 'very_fast' (slack=8735, area=11)...
          Restructuring (delay-based) csa_tree_gte_45_15_group...
          Done restructuring (delay-based) csa_tree_gte_45_15_group
        Optimizing component csa_tree_gte_45_15_group...
          Restructuring (delay-based) csa_tree_gte_45_15_group...
          Done restructuring (delay-based) csa_tree_gte_45_15_group
        Optimizing component csa_tree_gte_45_15_group...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                 Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock func_clk)            launch                                  0 R 
alu_inst
  mux_ctl_0xi
    F_reg[2]/CK                                       0             0 R 
    F_reg[2]/Q              SDFFRHQX1       3  8.7   59   +80      80 F 
  mux_ctl_0xi/F[2] 
alu_inst/F[2] 
shifter_inst/F[2] 
  g147/A0                                                  +0      80   
  g147/Y                    AOI22X1         1  4.4   77   +66     147 R 
  g142/B0                                                  +0     147   
  g142/Y                    OAI2BB1X1       1  3.9   60   +59     205 F 
shifter_inst/O[2] 
O[2]                   <<<  out port                       +0     205 F 
(TOP.sdc_line_23_10_1)      ext delay                    +500     705 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    9295ps 
Start-point  : alu_inst/mux_ctl_0xi/F_reg[2]/CK
End-point    : O[2]

         Pin                 Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock func_clk)            launch                                  0 R 
(TOP.sdc_line_20_9_1)       ext delay                    +500     500 F 
H[0]                        in port         3  8.8    0    +0     500 F 
shifter_inst/H[0] 
  g150/A                                                   +0     500   
  g150/Y                    NOR2X1          4 11.1  146   +88     588 R 
  g147/A1                                                  +0     588   
  g147/Y                    AOI22X1         1  4.3   89   +94     682 F 
  g142/B0                                                  +0     682   
  g142/Y                    OAI2BB1X1       1  3.9   46   +48     730 R 
shifter_inst/O[2] 
O[2]                   <<<  out port                       +0     730 R 
(TOP.sdc_line_23_10_1)      ext delay                    +500    1230 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8770ps 
Start-point  : H[0]
End-point    : O[2]

        Pin                 Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock func_clk)           launch                                  0 R 
(TOP.sdc_line_17_5_1)      ext delay                    +500     500 F 
B[1]                       in port         8 20.0    0    +0     500 F 
alu_inst/B[1] 
  mux_ctl_0xi/B[1] 
    g2238/AN                                              +0     500   
    g2238/Y                NAND2BX1        5 14.4  178  +116     616 F 
    g2226/A                                               +0     616   
    g2226/Y                NAND2X1         3 10.3  104   +99     715 R 
    g2183/B                                               +0     715   
    g2183/CO               ADDHX1          1  4.4   34   +56     771 R 
    g2180/B                                               +0     771   
    g2180/Y                NOR2BX1         2  6.3   49   +38     809 F 
    g2155/A1N                                             +0     809   
    g2155/Y                OAI2BB1X1       1  4.2   63   +54     862 F 
    g2143/A                                               +0     862   
    g2143/Y                XNOR2X1         1  4.4   34   +63     926 R 
    g2137/A1                                              +0     926   
    g2137/Y                OAI22X1         1  4.1   78   +53     979 F 
    g2132/C0                                              +0     979   
    g2132/Y                AOI211XL        1  4.4  161  +118    1096 R 
    g2128/C0                                              +0    1096   
    g2128/Y                OAI211X1        1  4.3  109  +112    1209 F 
    g2126/B0                                              +0    1209   
    g2126/Y                AOI31X1         1  4.4   80   +78    1287 R 
    g2125/C0                                              +0    1287   
    g2125/Y                OAI221X1        1  4.4  109   +93    1381 F 
    F_reg[3]/D        <<<  SDFFRHQX1                      +0    1381   
    F_reg[3]/CK            setup                     0   +49    1430 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                             10000 R 
-----------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8570ps 
Start-point  : B[1]
End-point    : alu_inst/mux_ctl_0xi/F_reg[3]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  519        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2O               270     9295    10000 
           I2C               284     8570    10000 
           I2O               270     8770    10000 

 
Global incremental target info
==============================
Cost Group 'C2O' target slack:   180 ps
Target path end-point (Port: TOP/O[1])

         Pin                 Type      Fanout Load Arrival   
                                              (fF)   (ps)    
-------------------------------------------------------------
(clock func_clk)       <<<  launch                       0 R 
alu_inst
  mux_ctl_0xi
    F_reg[1]/CK                                              
    F_reg[1]/Q              SDFFRHQX1       3  8.7           
  mux_ctl_0xi/F[1] 
alu_inst/F[1] 
shifter_inst/F[1] 
  g145/A0                                                    
  g145/Y                    AOI22X1         1  4.4           
  g143/B0                                                    
  g143/Y                    OAI2BB1X1       1  3.9           
shifter_inst/O[1] 
O[1]                   <<<  out port                         
(TOP.sdc_line_23_11_1)      ext delay                        
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                  10000 R 
-------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : alu_inst/mux_ctl_0xi/F_reg[1]/CK
End-point    : O[1]

The global mapper estimates a slack for this path of 9295ps.
 
Cost Group 'I2O' target slack:   180 ps
Target path end-point (Port: TOP/O[1])

         Pin                 Type      Fanout Load Arrival   
                                              (fF)   (ps)    
-------------------------------------------------------------
(clock func_clk)       <<<  launch                       0 R 
(TOP.sdc_line_20_9_1)       ext delay                        
H[0]                        in port         3  8.8           
shifter_inst/H[0] 
  g150/A                                                     
  g150/Y                    NOR2X1          4 11.1           
  g145/A1                                                    
  g145/Y                    AOI22X1         1  4.3           
  g143/B0                                                    
  g143/Y                    OAI2BB1X1       1  3.9           
shifter_inst/O[1] 
O[1]                   <<<  out port                         
(TOP.sdc_line_23_11_1)      ext delay                        
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                  10000 R 
-------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : H[0]
End-point    : O[1]

The global mapper estimates a slack for this path of 8770ps.
 
Cost Group 'I2C' target slack:   189 ps
Target path end-point (Pin: alu_inst/F_reg[3]/D (SDFFRHQX1/D))

        Pin                 Type      Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock func_clk)      <<<  launch                       0 R 
(TOP.sdc_line_17_5_1)      ext delay                        
B[1]                       in port         8 20.0           
alu_inst/B[1] 
  mux_ctl_0xi/B[1] 
    g2238/AN                                                
    g2238/Y                NAND2BX1        5 14.4           
    g2226/A                                                 
    g2226/Y                NAND2X1         3 10.3           
    g2183/B                                                 
    g2183/CO               ADDHX1          1  4.4           
    g2180/B                                                 
    g2180/Y                NOR2BX1         2  6.3           
    g2155/A1N                                               
    g2155/Y                OAI2BB1X1       1  4.2           
    g2143/A                                                 
    g2143/Y                XNOR2X1         1  4.4           
    g2137/A1                                                
    g2137/Y                OAI22X1         1  4.1           
    g2132/C0                                                
    g2132/Y                AOI211XL        1  4.4           
    g2128/C0                                                
    g2128/Y                OAI211X1        1  4.3           
    g2126/B0                                                
    g2126/Y                AOI31X1         1  4.4           
    g2125/C0                                                
    g2125/Y                OAI221X1        1  4.4           
    F_reg[3]/D        <<<  SDFFRHQX1                        
    F_reg[3]/CK            setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)           capture                  10000 R 
------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : B[1]
End-point    : alu_inst/mux_ctl_0xi/F_reg[3]/D

The global mapper estimates a slack for this path of 8576ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                 Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock func_clk)            launch                                  0 R 
alu_inst
  mux_ctl_0xi
    F_reg[2]/CK                                       0             0 R 
    F_reg[2]/Q              SDFFRHQX1       3  8.7   59   +80      80 F 
  mux_ctl_0xi/F[2] 
alu_inst/F[2] 
shifter_inst/F[2] 
  g147/A0                                                  +0      80   
  g147/Y                    AOI22X1         1  4.4   77   +66     147 R 
  g142/B0                                                  +0     147   
  g142/Y                    OAI2BB1X1       1  3.9   60   +59     205 F 
shifter_inst/O[2] 
O[2]                   <<<  out port                       +0     205 F 
(TOP.sdc_line_23_10_1)      ext delay                    +500     705 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    9295ps 
Start-point  : alu_inst/mux_ctl_0xi/F_reg[2]/CK
End-point    : O[2]

         Pin                 Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock func_clk)            launch                                  0 R 
(TOP.sdc_line_20_9_1)       ext delay                    +500     500 F 
H[0]                        in port         3  8.8    0    +0     500 F 
shifter_inst/H[0] 
  g150/A                                                   +0     500   
  g150/Y                    NOR2X1          4 11.1  146   +88     588 R 
  g147/A1                                                  +0     588   
  g147/Y                    AOI22X1         1  4.3   89   +94     682 F 
  g142/B0                                                  +0     682   
  g142/Y                    OAI2BB1X1       1  3.9   46   +48     730 R 
shifter_inst/O[2] 
O[2]                   <<<  out port                       +0     730 R 
(TOP.sdc_line_23_10_1)      ext delay                    +500    1230 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8770ps 
Start-point  : H[0]
End-point    : O[2]

        Pin                 Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock func_clk)           launch                                  0 R 
(TOP.sdc_line_16_1_1)      ext delay                    +500     500 R 
A[2]                       in port        11 27.2    0    +0     500 R 
alu_inst/A[2] 
  mux_ctl_0xi/A[2] 
    g2252/A                                               +0     500   
    g2252/Y                INVX1           3  8.8   58   +35     535 F 
    g2235/B                                               +0     535   
    g2235/Y                NOR2X1          3  8.9  125   +89     624 R 
    g2227/A                                               +0     624   
    g2227/Y                NOR2X1          3  8.8   84   +78     702 F 
    g2224/A                                               +0     702   
    g2224/Y                INVX1           3  9.5   80   +64     766 R 
    g2182/B                                               +0     766   
    g2182/S                ADDHX1          3  9.3   67   +73     840 R 
    g2155/B0                                              +0     840   
    g2155/Y                OAI2BB1X1       1  4.2   63   +58     897 F 
    g2143/A                                               +0     897   
    g2143/Y                XNOR2X1         1  4.4   34   +63     960 R 
    g2137/A1                                              +0     960   
    g2137/Y                OAI22X1         1  4.1   78   +53    1014 F 
    g2132/C0                                              +0    1014   
    g2132/Y                AOI211XL        1  4.4  161  +118    1131 R 
    g2128/C0                                              +0    1131   
    g2128/Y                OAI211X1        1  4.3  109  +112    1244 F 
    g2126/B0                                              +0    1244   
    g2126/Y                AOI31X1         1  4.4   80   +78    1322 R 
    g2125/C0                                              +0    1322   
    g2125/Y                OAI221X1        1  4.4  109   +93    1415 F 
    F_reg[3]/D        <<<  SDFFRHQX1                      +0    1415   
    F_reg[3]/CK            setup                     0   +49    1465 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                             10000 R 
-----------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8535ps 
Start-point  : A[2]
End-point    : alu_inst/mux_ctl_0xi/F_reg[3]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 498        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2O               180     9295    10000 
           I2C               189     8535    10000 
           I2O               180     8770    10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
      Scan connection mode: 'loopback'.
      Scan shift-enable connection mode: 'tie_off'.
    Category                               Number    Percentage
    -----------------------------------------------------------
    Scan flip-flops mapped for DFT             5        100.00%
    Flip-flops not mapped for DFT
         non-DFT scan flip-flops               0          0.00%
         flip-flops not scan replaceable       0          0.00%
         flip-flops not targeted for DFT       0          0.00%
    -----------------------------------------------------------
                                  Totals       5        100.00%
    
 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 scan_map                    500        0 
          Performing post-mapping optimization ...

        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 44
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 15
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'TOP'.
        Computing net loads.
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 03:50:01 PM(Jun13) | 418.55 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:24) |  00:00:04(00:00:24) |  46.5( 77.4) | 03:50:25 PM(Jun13) | 490.86 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:27) |  00:00:03(00:00:03) |  34.8(  9.7) | 03:50:28 PM(Jun13) | 491.86 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:31) |  00:00:01(00:00:04) |  18.7( 12.9) | 03:50:32 PM(Jun13) | 533.86 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.55)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Finished exporting design database to file 'reports_Jun13-15:50:24/map/TOP.db' for 'TOP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:01, real = 00:00).


Working Directory = /home/Team14/cds_digital/ALU_Project/ScanChain
QoS Summary for TOP
========================================================================================
Metric                  generic    map       
========================================================================================
Slack (ps):                8,927      8,535
  R2R (ps):             no_value   no_value
  I2R (ps):                9,090      8,535
  R2O (ps):                9,336      9,281
  I2O (ps):                8,927      8,770
  CG  (ps):             no_value   no_value
TNS (ps):                      0          0
  R2R (ps):             no_value   no_value
  I2R (ps):                    0          0
  R2O (ps):                    0          0
  I2O (ps):                    0          0
  CG  (ps):             no_value   no_value
Failing Paths:                 0          0
Area:                        812        500
Instances:                   257        151
Utilization (%):            0.00       0.00
Tot. Net Length (um):   no_value   no_value
Avg. Net Length (um):   no_value   no_value
Route Overflow H (%):   no_value   no_value
Route Overflow V (%):   no_value   no_value
Seq MBCI Coverage(%):       0.00       0.00
Norm Cong Hotspot Area:
  Max Cong(4stdcell):   no_value   no_value
  Tot Cong(4stdcell):   no_value   no_value
========================================================================================
CPU  Runtime (h:m:s):   00:00:07   00:00:02
Real Runtime (h:m:s):   00:00:27   00:00:04
CPU  Elapsed (h:m:s):   00:00:14   00:00:16
Real Elapsed (h:m:s):   00:00:28   00:00:32
Memory (MB):              491.86     533.86
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:00:31
Total Memory (MB):     533.86
Executable Version:    16.13
========================================================================================




Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_0'.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_1'.
Info    : Information about fv_map is written to fv/TOP/fv_map.fv.json.
Info    : Dofile written out at outputs_Jun13-15:50:24/rtl2intermediate.lec.do.
FINISHED Synthesizing to gates
Info    : Added DFT object. [DFT-100]
        : Added scan chain 'chain1'.
Info    : Added scan chain. [DFT-151]
        : scan chain successfully defined.
  Checking DFT rules for 'TOP' module under 'muxed_scan' style

  Checking DFT rules for clock pins
      Traced or defined DFT clock: clk in domain: clk at pin clk
  Checking DFT rules for async. pins
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   5
  Percentage of total registers that are scannable: 100%
  Starting DFT Scan Configuration for module 'TOP' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 5 scan f/f 
      	Domain 'clk' - (rise): 5, (fall): 0
      	Clock 'clk' (pin '/designs/TOP/ports_in/clk') - (rise): 5, (fall): 0
  Configured 1 chains for Domain: 'clk', edge: 'rising'
  	 chain1 (scan_in_1 -> scan_out_1) has 5 registers; Domain:clk, edge: rising
  Processing 1 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'scan_enable': '/designs/TOP/ports_in/scan_enable' active high.
      Disconnecting scan chain 'chain1'.
            	Disconnecting (SDO) pin scan_out_1.
    Connecting scan chain 'chain1' with 5 flip-flops. (using default shift enable)
      	Connecting (SDI) pin /designs/TOP/ports_in/scan_in_1.
      	Connecting (SDO) pin /designs/TOP/ports_out/scan_out_1.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
Reporting registers that pass DFT rules
  alu_inst/Cout_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  alu_inst/F_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  alu_inst/F_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  alu_inst/F_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  alu_inst/F_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 5
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0

Reporting 1 scan chain (muxed_scan)
 
Chain 1: chain1 
  scan_in:      scan_in_1 
  scan_out:     scan_out_1   
  shift_enable: scan_enable (active high) 
  clock_domain: clk (edge: rise)
  length: 5
    bit 1 	alu_inst/Cout_reg  <clk (rise)>  
    bit 2 	alu_inst/F_reg[0]  <clk (rise)>  
    bit 3 	alu_inst/F_reg[1]  <clk (rise)>  
    bit 4 	alu_inst/F_reg[2]  <clk (rise)>  
    bit 5 	alu_inst/F_reg[3]  <clk (rise)>  
------------------------

FINISHED Scan Chains
  Setting attribute of root '/': 'syn_opt_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         1.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         1.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
      Scan connection mode: 'loopback'.
      Scan shift-enable connection mode: 'tie_off'.
    Category                               Number    Percentage
    -----------------------------------------------------------
    Scan flip-flops mapped for DFT             5        100.00%
    Flip-flops not mapped for DFT
         non-DFT scan flip-flops               0          0.00%
         flip-flops not scan replaceable       0          0.00%
         flip-flops not targeted for DFT       0          0.00%
    -----------------------------------------------------------
                                  Totals       5        100.00%
    
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'TOP' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from /designs/TOP
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design '/designs/TOP'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   503        0         0         0        0
 const_prop                  503        0         0         0        0
 hi_fo_buf                   503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         8  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        13  (        0 /       13 )  0.00
       area_down         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    503        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'TOP'.
        Computing net loads.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Finished exporting design database to file 'reports_Jun13-15:50:24/syn_opt/TOP.db' for 'TOP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).


Working Directory = /home/Team14/cds_digital/ALU_Project/ScanChain
QoS Summary for TOP
========================================================================================
Metric                  generic    map        syn_opt   
========================================================================================
Slack (ps):                8,927      8,535      8,535
  R2R (ps):             no_value   no_value      9,853
  I2R (ps):                9,090      8,535      8,535
  R2O (ps):                9,336      9,281      9,281
  I2O (ps):                8,927      8,770      8,770
  CG  (ps):             no_value   no_value   no_value
TNS (ps):                      0          0          0
  R2R (ps):             no_value   no_value          0
  I2R (ps):                    0          0          0
  R2O (ps):                    0          0          0
  I2O (ps):                    0          0          0
  CG  (ps):             no_value   no_value   no_value
Failing Paths:                 0          0          0
Area:                        812        500        503
Instances:                   257        151        151
Utilization (%):            0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value
Route Overflow H (%):   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value
Seq MBCI Coverage(%):       0.00       0.00       0.00
Norm Cong Hotspot Area:
  Max Cong(4stdcell):   no_value   no_value   no_value
  Tot Cong(4stdcell):   no_value   no_value   no_value
========================================================================================
CPU  Runtime (h:m:s):   00:00:07   00:00:02   00:00:01
Real Runtime (h:m:s):   00:00:27   00:00:04   00:00:01
CPU  Elapsed (h:m:s):   00:00:14   00:00:16   00:00:17
Real Elapsed (h:m:s):   00:00:28   00:00:32   00:00:33
Memory (MB):              491.86     533.86     533.86
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:00:32
Total Memory (MB):     533.86
Executable Version:    16.13
========================================================================================




Runtime & Memory after 'syn_opt'
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 03:50:01 PM(Jun13) | 418.55 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:24) |  00:00:04(00:00:24) |  41.6( 75.0) | 03:50:25 PM(Jun13) | 490.86 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:27) |  00:00:03(00:00:03) |  31.2(  9.4) | 03:50:28 PM(Jun13) | 491.86 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:31) |  00:00:01(00:00:04) |  16.8( 12.5) | 03:50:32 PM(Jun13) | 533.86 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:32) |  00:00:01(00:00:01) |  10.4(  3.1) | 03:50:33 PM(Jun13) | 533.86 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.55)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
FINISHED Optimize Netlist
FINISHED DFT Reports
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'TOP'.
Finished exporting design database to file 'reports_Jun13-15:50:24/final/TOP.db' for 'TOP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /home/Team14/cds_digital/ALU_Project/ScanChain
QoS Summary for TOP
========================================================================================
Metric                  generic    map        syn_opt    final     
========================================================================================
Slack (ps):                8,927      8,535      8,535      8,535
  R2R (ps):             no_value   no_value      9,853      9,853
  I2R (ps):                9,090      8,535      8,535      8,535
  R2O (ps):                9,336      9,281      9,281      9,281
  I2O (ps):                8,927      8,770      8,770      8,770
  CG  (ps):             no_value   no_value   no_value   no_value
TNS (ps):                      0          0          0          0
  R2R (ps):             no_value   no_value          0          0
  I2R (ps):                    0          0          0          0
  R2O (ps):                    0          0          0          0
  I2O (ps):                    0          0          0          0
  CG  (ps):             no_value   no_value   no_value   no_value
Failing Paths:                 0          0          0          0
Area:                        812        500        503        503
Instances:                   257        151        151        151
Utilization (%):            0.00       0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value   no_value
Route Overflow H (%):   no_value   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value   no_value
Seq MBCI Coverage(%):       0.00       0.00       0.00       0.00
Norm Cong Hotspot Area:
  Max Cong(4stdcell):   no_value   no_value   no_value   no_value
  Tot Cong(4stdcell):   no_value   no_value   no_value   no_value
========================================================================================
CPU  Runtime (h:m:s):   00:00:07   00:00:02   00:00:01   00:00:00
Real Runtime (h:m:s):   00:00:27   00:00:04   00:00:01   00:00:00
CPU  Elapsed (h:m:s):   00:00:14   00:00:16   00:00:17   00:00:17
Real Elapsed (h:m:s):   00:00:28   00:00:32   00:00:33   00:00:33
Memory (MB):              491.86     533.86     533.86     533.86
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:00:33
Total Memory (MB):     533.86
Executable Version:    16.13
========================================================================================




Finished SDC export (command execution time mm:ss (real) = 00:00).
FINISHED write backend file set
Warning : Output of the LEC run will not be kept in a logfile. [WDO-105]
        : Warning: '-logfile' is not specified.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_0'.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_1'.
Info    : Information about TOP_netlist.v is written to fv/TOP/TOP_netlistv.fv.json.
Info    : Dofile written out at rtl2final.lec.do.
----------------------------------------------------------------------------
Encounter Test scripts for ATPG have been written 
 for fullscan mode to directory './et_atpg_output'.
To generate the ATPG test vectors in fullscan mode :
.... Invoke the script from OS command line as 'et -e ./et_atpg_output/runet.atpg'.
To simulate the ATPG generated test vectors in FULLSCAN mode:
.... Invoke the script from OS command line as './et_atpg_output/run_fullscan_sim'.
------------------------------------------------------------------------
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 03:50:01 PM(Jun13) | 418.55 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:24) |  00:00:04(00:00:24) |  41.6( 72.7) | 03:50:25 PM(Jun13) | 490.86 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:27) |  00:00:03(00:00:03) |  31.2(  9.1) | 03:50:28 PM(Jun13) | 491.86 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:31) |  00:00:01(00:00:04) |  16.8( 12.1) | 03:50:32 PM(Jun13) | 533.86 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:32) |  00:00:01(00:00:01) |  10.4(  3.0) | 03:50:33 PM(Jun13) | 533.86 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:33) |  00:00:00(00:00:01) |   0.0(  3.0) | 03:50:34 PM(Jun13) | 533.86 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.55)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
legacy_genus:/> check_dft_rules 
  Checking DFT rules for 'TOP' module under 'muxed_scan' style

    Processing techlib fast_vdd1v0 for muxed_scan scan cells
      Identified a usable, flop scan cell 'SDFFHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFNSRX1' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX2' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX4' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRXL' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFXL' 
	 active clock edge:  rising
    Identified 48 valid usable scan cells
  Checking DFT rules for clock pins
      Traced or defined DFT clock: clk in domain: clk at pin clk
  Checking DFT rules for async. pins
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 48
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
      DFT Test Clock Domain: clk
    	Test Clock 'clk' (Positive edge) has   5 registers
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   5
  Percentage of total registers that are scannable: 100%
0
legacy_genus:/> exit
Normal exit.