\doxysection{tb\+\_\+hcsr04\+\_\+interface.\+sim Architecture Reference}
\hypertarget{classtb__hcsr04__interface_1_1sim}{}\label{classtb__hcsr04__interface_1_1sim}\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim}{tb\+\_\+hcsr04\+\_\+interface\+::sim}}\newline
\doxysubsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478}{stimulus\+\_\+process}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ab6f0cbc00f845983e264a9e29cdd3091}{hcsr04\+\_\+interface}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5c00d7f2e790a27615dea6e8da8a2f9a}{reset\+\_\+counters}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a06871ea9b1f81db1fd689de148ee2f68}{generate\+\_\+pulse}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a9677f6916743efbdfda8c3ccc42950a6}{store\+\_\+measurement}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a096b02914a9050efd8d6d29eadf6ac59}{watchdog\+\_\+en}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5952ce32a39f688097dd90e67630c01c}{reset\+\_\+watchdog}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a9cecc7027a1d1c633586995852356e9d}{mensurar}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a53db4f41565a1c6320d010d9df9f666f}{pulse\+\_\+sent}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a078e53ada7181207e969c251db146231}{trigger}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a299c538d95969d8b1d92261dc6215a7d}{timeout}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a2fe348bf946dd128e96d445843b814f7}{dist\+\_\+l}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a06f72a9409a88e2e944cf712f455f2a1}{dist\+\_\+h}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}{\bfseries }
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_adaf948aafd606e0b78fa81a9b57bc85e}{id}}{\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ac45ab45e1634df480c01db6efb11ba75}{duration}}{\bfseries {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ade69e37dd2d092dc3e87cdbf119e9c74}{distance\+\_\+cm}}{\bfseries {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a21215f3a6d554f949334744052667941}{uut\+\_\+hcsr04\+\_\+interface}}  {\bfseries hcsr04\+\_\+interface}   
\end{DoxyCompactItemize}


\doxysubsection{Member Function/\+Procedure/\+Process Documentation}
\Hypertarget{classtb__hcsr04__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478}\label{classtb__hcsr04__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!stimulus\_process@{stimulus\_process}}
\index{stimulus\_process@{stimulus\_process}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{stimulus\_process()}{stimulus\_process()}}
{\footnotesize\ttfamily stimulus\+\_\+process}



\doxysubsection{Member Data Documentation}
\Hypertarget{classtb__hcsr04__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}\label{classtb__hcsr04__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!clock@{clock}}
\index{clock@{clock}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}\label{classtb__hcsr04__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!clockPeriod@{clockPeriod}}
\index{clockPeriod@{clockPeriod}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{clockPeriod}{clockPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a06f72a9409a88e2e944cf712f455f2a1}\label{classtb__hcsr04__interface_1_1sim_a06f72a9409a88e2e944cf712f455f2a1} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!dist\_h@{dist\_h}}
\index{dist\_h@{dist\_h}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{dist\_h}{dist\_h}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a06f72a9409a88e2e944cf712f455f2a1}{dist\+\_\+h}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a2fe348bf946dd128e96d445843b814f7}\label{classtb__hcsr04__interface_1_1sim_a2fe348bf946dd128e96d445843b814f7} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!dist\_l@{dist\_l}}
\index{dist\_l@{dist\_l}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{dist\_l}{dist\_l}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a2fe348bf946dd128e96d445843b814f7}{dist\+\_\+l}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_ade69e37dd2d092dc3e87cdbf119e9c74}\label{classtb__hcsr04__interface_1_1sim_ade69e37dd2d092dc3e87cdbf119e9c74} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!distance\_cm@{distance\_cm}}
\index{distance\_cm@{distance\_cm}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{distance\_cm}{distance\_cm}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ade69e37dd2d092dc3e87cdbf119e9c74}{distance\+\_\+cm}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_ac45ab45e1634df480c01db6efb11ba75}\label{classtb__hcsr04__interface_1_1sim_ac45ab45e1634df480c01db6efb11ba75} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!duration@{duration}}
\index{duration@{duration}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{duration}{duration}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ac45ab45e1634df480c01db6efb11ba75}{duration}} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}\label{classtb__hcsr04__interface_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!echo@{echo}}
\index{echo@{echo}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{echo}{echo}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a06871ea9b1f81db1fd689de148ee2f68}\label{classtb__hcsr04__interface_1_1sim_a06871ea9b1f81db1fd689de148ee2f68} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!generate\_pulse@{generate\_pulse}}
\index{generate\_pulse@{generate\_pulse}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{generate\_pulse}{generate\_pulse}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a06871ea9b1f81db1fd689de148ee2f68}{generate\+\_\+pulse}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_ab6f0cbc00f845983e264a9e29cdd3091}\label{classtb__hcsr04__interface_1_1sim_ab6f0cbc00f845983e264a9e29cdd3091} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!hcsr04\_interface@{hcsr04\_interface}}
\index{hcsr04\_interface@{hcsr04\_interface}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{hcsr04\_interface}{hcsr04\_interface}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_ab6f0cbc00f845983e264a9e29cdd3091}{hcsr04\+\_\+interface}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_adaf948aafd606e0b78fa81a9b57bc85e}\label{classtb__hcsr04__interface_1_1sim_adaf948aafd606e0b78fa81a9b57bc85e} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!id@{id}}
\index{id@{id}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{id}{id}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_adaf948aafd606e0b78fa81a9b57bc85e}{id}} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a9cecc7027a1d1c633586995852356e9d}\label{classtb__hcsr04__interface_1_1sim_a9cecc7027a1d1c633586995852356e9d} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!mensurar@{mensurar}}
\index{mensurar@{mensurar}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{mensurar}{mensurar}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a9cecc7027a1d1c633586995852356e9d}{mensurar}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a53db4f41565a1c6320d010d9df9f666f}\label{classtb__hcsr04__interface_1_1sim_a53db4f41565a1c6320d010d9df9f666f} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!pulse\_sent@{pulse\_sent}}
\index{pulse\_sent@{pulse\_sent}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{pulse\_sent}{pulse\_sent}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a53db4f41565a1c6320d010d9df9f666f}{pulse\+\_\+sent}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a25b8587799d98573083d58f52b827438}\label{classtb__hcsr04__interface_1_1sim_a25b8587799d98573083d58f52b827438} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!pulse\_width@{pulse\_width}}
\index{pulse\_width@{pulse\_width}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{pulse\_width}{pulse\_width}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}\label{classtb__hcsr04__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!reset@{reset}}
\index{reset@{reset}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a5c00d7f2e790a27615dea6e8da8a2f9a}\label{classtb__hcsr04__interface_1_1sim_a5c00d7f2e790a27615dea6e8da8a2f9a} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!reset\_counters@{reset\_counters}}
\index{reset\_counters@{reset\_counters}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{reset\_counters}{reset\_counters}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5c00d7f2e790a27615dea6e8da8a2f9a}{reset\+\_\+counters}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a5952ce32a39f688097dd90e67630c01c}\label{classtb__hcsr04__interface_1_1sim_a5952ce32a39f688097dd90e67630c01c} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!reset\_watchdog@{reset\_watchdog}}
\index{reset\_watchdog@{reset\_watchdog}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{reset\_watchdog}{reset\_watchdog}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a5952ce32a39f688097dd90e67630c01c}{reset\+\_\+watchdog}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a9677f6916743efbdfda8c3ccc42950a6}\label{classtb__hcsr04__interface_1_1sim_a9677f6916743efbdfda8c3ccc42950a6} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!store\_measurement@{store\_measurement}}
\index{store\_measurement@{store\_measurement}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{store\_measurement}{store\_measurement}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a9677f6916743efbdfda8c3ccc42950a6}{store\+\_\+measurement}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f}\label{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!test\_array@{test\_array}}
\index{test\_array@{test\_array}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{test\_array}{test\_array}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}\label{classtb__hcsr04__interface_1_1sim_a15e4449febf14efe27dcaeb9954eed9d} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!test\_array\_inst@{test\_array\_inst}}
\index{test\_array\_inst@{test\_array\_inst}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_inst}{test\_array\_inst}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}\label{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!test\_array\_type@{test\_array\_type}}
\index{test\_array\_type@{test\_array\_type}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_type}{test\_array\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a299c538d95969d8b1d92261dc6215a7d}\label{classtb__hcsr04__interface_1_1sim_a299c538d95969d8b1d92261dc6215a7d} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!timeout@{timeout}}
\index{timeout@{timeout}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{timeout}{timeout}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a299c538d95969d8b1d92261dc6215a7d}{timeout}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a078e53ada7181207e969c251db146231}\label{classtb__hcsr04__interface_1_1sim_a078e53ada7181207e969c251db146231} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!trigger@{trigger}}
\index{trigger@{trigger}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{trigger}{trigger}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a078e53ada7181207e969c251db146231}{trigger}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a21215f3a6d554f949334744052667941}\label{classtb__hcsr04__interface_1_1sim_a21215f3a6d554f949334744052667941} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!uut\_hcsr04\_interface@{uut\_hcsr04\_interface}}
\index{uut\_hcsr04\_interface@{uut\_hcsr04\_interface}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{uut\_hcsr04\_interface}{uut\_hcsr04\_interface}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a21215f3a6d554f949334744052667941}{uut\+\_\+hcsr04\+\_\+interface}} {\bfseries \textcolor{vhdlchar}{hcsr04\_interface}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}

\Hypertarget{classtb__hcsr04__interface_1_1sim_a096b02914a9050efd8d6d29eadf6ac59}\label{classtb__hcsr04__interface_1_1sim_a096b02914a9050efd8d6d29eadf6ac59} 
\index{tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}!watchdog\_en@{watchdog\_en}}
\index{watchdog\_en@{watchdog\_en}!tb\_hcsr04\_interface.sim@{tb\_hcsr04\_interface.sim}}
\doxysubsubsection{\texorpdfstring{watchdog\_en}{watchdog\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__interface_1_1sim_a096b02914a9050efd8d6d29eadf6ac59}{watchdog\+\_\+en}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
week2/simulation/\mbox{\hyperlink{tb__hcsr04__interface_8vhdl}{tb\+\_\+hcsr04\+\_\+interface.\+vhdl}}\end{DoxyCompactItemize}
