TimeQuest Timing Analyzer report for top_de1
Tue Jan  8 12:19:45 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'gen12mhz:inst|count[1]'
 12. Slow Model Setup: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 13. Slow Model Setup: 'clk50mhz'
 14. Slow Model Hold: 'clk50mhz'
 15. Slow Model Hold: 'gen12mhz:inst|count[1]'
 16. Slow Model Hold: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 17. Slow Model Minimum Pulse Width: 'clk50mhz'
 18. Slow Model Minimum Pulse Width: 'gen12mhz:inst|count[1]'
 19. Slow Model Minimum Pulse Width: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'gen12mhz:inst|count[1]'
 30. Fast Model Setup: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 31. Fast Model Setup: 'clk50mhz'
 32. Fast Model Hold: 'clk50mhz'
 33. Fast Model Hold: 'gen12mhz:inst|count[1]'
 34. Fast Model Hold: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 35. Fast Model Minimum Pulse Width: 'clk50mhz'
 36. Fast Model Minimum Pulse Width: 'gen12mhz:inst|count[1]'
 37. Fast Model Minimum Pulse Width: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; top_de1                                                            ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                           ;
+---------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------+
; clk50mhz                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50mhz }                                                      ;
; gen12mhz:inst|count[1]                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { gen12mhz:inst|count[1] }                                        ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga } ;
+---------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                       ;
+-------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                    ; Note                                                          ;
+-------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; 89.75 MHz   ; 89.75 MHz       ; gen12mhz:inst|count[1]                                        ;                                                               ;
; 97.41 MHz   ; 97.41 MHz       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;                                                               ;
; 1162.79 MHz ; 380.08 MHz      ; clk50mhz                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; gen12mhz:inst|count[1]                                        ; -10.142 ; -1348.098     ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -9.266  ; -126.986      ;
; clk50mhz                                                      ; 0.140   ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; clk50mhz                                                      ; -2.703 ; -2.703        ;
; gen12mhz:inst|count[1]                                        ; 0.445  ; 0.000         ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.445  ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                 ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; clk50mhz                                                      ; -1.631 ; -4.075        ;
; gen12mhz:inst|count[1]                                        ; -0.611 ; -623.220      ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -0.611 ; -116.090      ;
+---------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'gen12mhz:inst|count[1]'                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                                                              ; To Node                             ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -10.142 ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 11.177     ;
; -10.100 ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 11.139     ;
; -9.891  ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.926     ;
; -9.849  ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.888     ;
; -9.803  ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.838     ;
; -9.761  ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.800     ;
; -9.674  ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.709     ;
; -9.641  ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.676     ;
; -9.599  ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.638     ;
; -9.541  ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.576     ;
; -9.499  ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.538     ;
; -9.440  ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.475     ;
; -9.423  ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.458     ;
; -9.398  ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.437     ;
; -9.335  ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.370     ;
; -9.297  ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.332     ;
; -9.284  ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.319     ;
; -9.255  ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.294     ;
; -9.242  ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 10.281     ;
; -9.173  ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.208     ;
; -9.073  ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.108     ;
; -9.039  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.005      ; 10.082     ;
; -9.022  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.005      ; 10.065     ;
; -9.006  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 10.040     ;
; -8.998  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 10.032     ;
; -8.972  ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 10.007     ;
; -8.902  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 9.935      ;
; -8.829  ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.864      ;
; -8.826  ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.868      ;
; -8.816  ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.851      ;
; -8.781  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.813      ;
; -8.759  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.801      ;
; -8.732  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.764      ;
; -8.602  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.639      ;
; -8.563  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.602      ;
; -8.543  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.582      ;
; -8.541  ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.583      ;
; -8.541  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.578      ;
; -8.534  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.005      ; 9.577      ;
; -8.530  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.005      ; 9.573      ;
; -8.523  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.558      ;
; -8.511  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.550      ;
; -8.505  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.537      ;
; -8.495  ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 9.541      ;
; -8.494  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.526      ;
; -8.494  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.533      ;
; -8.490  ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.532      ;
; -8.478  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.008     ; 9.508      ;
; -8.470  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.008     ; 9.500      ;
; -8.469  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.504      ;
; -8.464  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.501      ;
; -8.453  ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.495      ;
; -8.434  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.470      ;
; -8.421  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.460      ;
; -8.411  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.447      ;
; -8.401  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.436      ;
; -8.401  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.438      ;
; -8.395  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.427      ;
; -8.377  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.412      ;
; -8.374  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 9.403      ;
; -8.369  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.406      ;
; -8.366  ; test:inst3|VGA_controller:vga_controller_6|h[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.408      ;
; -8.365  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.401      ;
; -8.359  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.394      ;
; -8.359  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 9.391      ;
; -8.355  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.390      ;
; -8.350  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.386      ;
; -8.315  ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 9.361      ;
; -8.308  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.344      ;
; -8.287  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 9.323      ;
; -8.279  ; test:inst3|VGA_controller:vga_controller_6|h[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.321      ;
; -8.275  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 9.308      ;
; -8.261  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 9.294      ;
; -8.253  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.010     ; 9.281      ;
; -8.252  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.287      ;
; -8.231  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 9.269      ;
; -8.227  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.262      ;
; -8.210  ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 9.256      ;
; -8.204  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.010     ; 9.232      ;
; -8.168  ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.210      ;
; -8.165  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.200      ;
; -8.152  ; test:inst3|VGA_controller:vga_controller_6|h[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.194      ;
; -8.138  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 9.175      ;
; -8.117  ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.159      ;
; -8.074  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 9.107      ;
; -8.055  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.090      ;
; -8.040  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.075      ;
; -8.036  ; test:inst3|VGA_controller:vga_controller_6|v[5]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.078      ;
; -8.035  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.070      ;
; -8.035  ; test:inst3|VGA_controller:vga_controller_6|h[1]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 9.081      ;
; -8.016  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 9.056      ;
; -8.015  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.050      ;
; -8.013  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 9.046      ;
; -8.011  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[0] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.005      ; 9.054      ;
; -8.006  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.045      ;
; -8.002  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 9.041      ;
; -7.995  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 9.030      ;
; -7.995  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.007     ; 9.026      ;
; -7.993  ; test:inst3|VGA_controller:vga_controller_6|h[1]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 9.035      ;
; -7.977  ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.010     ; 9.005      ;
+---------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; -9.266 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_right ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 10.300     ;
; -9.021 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_up    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 10.055     ;
; -9.005 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_left  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 10.039     ;
; -8.919 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.959      ;
; -8.896 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_down  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 9.930      ;
; -8.833 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.873      ;
; -8.789 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_left  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.829      ;
; -8.779 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_up    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.819      ;
; -8.752 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 9.787      ;
; -8.748 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.788      ;
; -8.747 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 9.782      ;
; -8.709 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 9.748      ;
; -8.693 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.002     ; 9.729      ;
; -8.608 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_down  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.648      ;
; -8.606 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.646      ;
; -8.600 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 9.640      ;
; -8.590 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.007      ; 9.635      ;
; -8.536 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 9.570      ;
; -8.361 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.002     ; 9.397      ;
; -8.132 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.007      ; 9.177      ;
; -8.116 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.007      ; 9.161      ;
; -7.991 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.003      ; 9.032      ;
; -7.987 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 9.026      ;
; -7.347 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.003      ; 8.388      ;
; -5.501 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 6.228      ;
; -5.469 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.193      ; 6.200      ;
; -5.463 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 6.189      ;
; -5.427 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 6.153      ;
; -5.409 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 6.135      ;
; -5.367 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 6.096      ;
; -5.346 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 6.075      ;
; -5.322 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 6.051      ;
; -5.318 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t57|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.203      ; 6.059      ;
; -5.298 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 6.025      ;
; -5.276 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 6.005      ;
; -5.271 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.998      ;
; -5.268 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 5.997      ;
; -5.263 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.989      ;
; -5.228 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t58|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 5.957      ;
; -5.226 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.200      ; 5.964      ;
; -5.221 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 5.950      ;
; -5.220 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[0]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.197      ; 5.955      ;
; -5.220 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 5.949      ;
; -5.190 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.918      ;
; -5.179 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t57|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.202      ; 5.919      ;
; -5.172 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.900      ;
; -5.155 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.193      ; 5.886      ;
; -5.151 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t59|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.203      ; 5.892      ;
; -5.139 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.869      ;
; -5.136 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.862      ;
; -5.134 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.193      ; 5.865      ;
; -5.128 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.855      ;
; -5.121 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.847      ;
; -5.114 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.200      ; 5.852      ;
; -5.100 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.199      ; 5.837      ;
; -5.087 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.814      ;
; -5.078 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t41|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.198      ; 5.814      ;
; -5.064 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.794      ;
; -5.063 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.793      ;
; -5.061 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.193      ; 5.792      ;
; -5.059 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.789      ;
; -5.051 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.779      ;
; -5.043 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.771      ;
; -5.039 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.767      ;
; -5.030 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.757      ;
; -5.028 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[0]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.196      ; 5.762      ;
; -5.024 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.754      ;
; -5.022 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t59|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.202      ; 5.762      ;
; -5.017 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.747      ;
; -5.003 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.195      ; 5.736      ;
; -4.995 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t105|state.crate  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.196      ; 5.729      ;
; -4.988 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t58|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.716      ;
; -4.988 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.199      ; 5.725      ;
; -4.977 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.704      ;
; -4.970 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.700      ;
; -4.947 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.674      ;
; -4.938 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.668      ;
; -4.937 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t65|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.667      ;
; -4.937 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.667      ;
; -4.932 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.195      ; 5.665      ;
; -4.928 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.200      ; 5.666      ;
; -4.926 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.652      ;
; -4.919 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.199      ; 5.656      ;
; -4.918 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.190      ; 5.646      ;
; -4.917 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.196      ; 5.651      ;
; -4.916 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.195      ; 5.649      ;
; -4.910 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.637      ;
; -4.906 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.632      ;
; -4.905 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.195      ; 5.638      ;
; -4.897 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.196      ; 5.631      ;
; -4.896 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.188      ; 5.622      ;
; -4.894 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.621      ;
; -4.887 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.614      ;
; -4.886 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.196      ; 5.620      ;
; -4.875 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.189      ; 5.602      ;
; -4.874 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.192      ; 5.604      ;
; -4.855 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.194      ; 5.587      ;
; -4.840 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.193      ; 5.571      ;
; -4.840 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.191      ; 5.569      ;
; -4.839 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t46|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.195      ; 5.572      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50mhz'                                                                                                            ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.140 ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[1] ; clk50mhz               ; clk50mhz    ; 1.000        ; 0.000      ; 0.898      ;
; 0.307 ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[0] ; clk50mhz               ; clk50mhz    ; 1.000        ; 0.000      ; 0.731      ;
; 2.955 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 0.500        ; 2.871      ; 0.731      ;
; 3.455 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 1.000        ; 2.871      ; 0.731      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50mhz'                                                                                                              ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -2.703 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 0.000        ; 2.871      ; 0.731      ;
; -2.203 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; -0.500       ; 2.871      ; 0.731      ;
; 0.445  ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[0] ; clk50mhz               ; clk50mhz    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[1] ; clk50mhz               ; clk50mhz    ; 0.000        ; 0.000      ; 0.898      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'gen12mhz:inst|count[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                              ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF1|state.BUFF_WAIT                        ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF1|state.BUFF_WAIT                        ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF2|state.BUFF_WAIT                        ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF2|state.BUFF_WAIT                        ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.WAITING     ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.WAITING     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|dflag                                 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|dflag                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.WAITING     ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.WAITING     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.731      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.731      ;
; 0.624 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.915      ;
; 0.633 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.919      ;
; 0.640 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.926      ;
; 0.642 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.929      ;
; 0.645 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.931      ;
; 0.658 ; test:inst3|sound:sound_5|timer_30:T1_30|count[4]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[4]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.944      ;
; 0.764 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.050      ;
; 0.868 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 1.155      ;
; 0.966 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_down                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.down_output                                            ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 1.253      ;
; 0.967 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.begin_state                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.254      ;
; 0.971 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.257      ;
; 0.975 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.263      ;
; 0.979 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.266      ;
; 0.983 ; test:inst3|sound:sound_5|timer_30:T1_30|count[1]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[1]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.271      ;
; 0.988 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.274      ;
; 0.991 ; test:inst3|sound:sound_5|timer_30:T1_30|count[3]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[3]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.277      ;
; 0.993 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.279      ;
; 1.012 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.which_direction                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_right                                       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.298      ;
; 1.014 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.300      ;
; 1.014 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.300      ;
; 1.014 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.301      ;
; 1.018 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.305      ;
; 1.020 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.306      ;
; 1.022 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.309      ;
; 1.024 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.310      ;
; 1.024 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.310      ;
; 1.024 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.310      ;
; 1.025 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_left                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.001     ; 1.310      ;
; 1.025 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.311      ;
; 1.028 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.314      ;
; 1.029 ; test:inst3|sound:sound_5|timer_30:T1_30|count[2]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[2]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.315      ;
; 1.029 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.315      ;
; 1.031 ; test:inst3|sound:sound_5|timer_30:T1_30|count[0]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[0]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.317      ;
; 1.031 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.317      ;
; 1.046 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.down_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.332      ;
; 1.108 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.394      ;
; 1.109 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.395      ;
; 1.133 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.419      ;
; 1.138 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.up_output                                              ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.424      ;
; 1.178 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.004     ; 1.460      ;
; 1.179 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.004     ; 1.461      ;
; 1.180 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right                                       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.003     ; 1.463      ;
; 1.218 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_up                                          ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.up_output                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 1.505      ;
; 1.264 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.550      ;
; 1.265 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.551      ;
; 1.272 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 1.558      ;
; 1.284 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right                                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.001     ; 1.569      ;
; 1.308 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_right                                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.right_output                                           ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.001     ; 1.593      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50mhz'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk50mhz ; Rise       ; clk50mhz                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50mhz ; Rise       ; gen12mhz:inst|count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50mhz ; Rise       ; gen12mhz:inst|count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50mhz ; Rise       ; gen12mhz:inst|count[1]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50mhz ; Rise       ; gen12mhz:inst|count[1]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; inst|count[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; inst|count[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; inst|count[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; inst|count[1]|clk         ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'gen12mhz:inst|count[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.H_reg                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.H_reg                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.Reset_bl                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.Reset_bl                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.h_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.h_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.v_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.v_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.x_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.x_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.y_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.y_adder                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Hor                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Hor                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_reset                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_reset                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Ver                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Ver                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[4]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[4]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[0]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[0]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[1]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[1]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[2]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[2]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[3]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[3]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[4]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[4]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[5]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[5]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[6]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[6]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[7]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[7]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[8]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[8]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[4]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[4]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[5]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[5]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[0]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[1]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[2]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[3]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.BOMB_EXPLODED ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.BOMB_EXPLODED ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; 2.861  ; 2.861  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; 6.759  ; 6.759  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; 0.937  ; 0.937  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; 1.323  ; 1.323  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; 0.915  ; 0.915  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; 0.878  ; 0.878  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; 0.402  ; 0.402  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; 0.458  ; 0.458  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; 0.710  ; 0.710  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; 0.667  ; 0.667  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; 10.491 ; 10.491 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 7.912  ; 7.912  ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; -0.706 ; -0.706 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; -4.780 ; -4.780 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; -0.689 ; -0.689 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; -1.075 ; -1.075 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; -0.667 ; -0.667 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; -0.630 ; -0.630 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; -0.154 ; -0.154 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; -0.210 ; -0.210 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; -0.462 ; -0.462 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; -0.419 ; -0.419 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; -4.419 ; -4.419 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -4.217 ; -4.217 ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 7.753 ; 7.753 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 6.867 ; 6.867 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 6.867 ; 6.867 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 6.540 ; 6.540 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 6.567 ; 6.567 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 6.527 ; 6.527 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 7.314 ; 7.314 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 7.314 ; 7.314 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 7.027 ; 7.027 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 7.049 ; 7.049 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 7.304 ; 7.304 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 7.106 ; 7.106 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 7.281 ; 7.281 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 7.304 ; 7.304 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 7.274 ; 7.274 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 7.285 ; 7.285 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 7.753 ; 7.753 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 6.527 ; 6.527 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 6.867 ; 6.867 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 6.540 ; 6.540 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 6.567 ; 6.567 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 6.527 ; 6.527 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 7.314 ; 7.314 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 7.027 ; 7.027 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 7.049 ; 7.049 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 7.106 ; 7.106 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 7.106 ; 7.106 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 7.281 ; 7.281 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 7.304 ; 7.304 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 7.274 ; 7.274 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 7.285 ; 7.285 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                               ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; gen12mhz:inst|count[1]                                        ; -3.011 ; -283.379      ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -2.764 ; -19.853       ;
; clk50mhz                                                      ; 0.644  ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; clk50mhz                                                      ; -1.730 ; -1.730        ;
; gen12mhz:inst|count[1]                                        ; 0.215  ; 0.000         ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.215  ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                 ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; clk50mhz                                                      ; -1.380 ; -3.380        ;
; gen12mhz:inst|count[1]                                        ; -0.500 ; -510.000      ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -0.500 ; -95.000       ;
+---------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'gen12mhz:inst|count[1]'                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                             ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -3.011 ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 4.039      ;
; -2.974 ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 4.008      ;
; -2.931 ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.959      ;
; -2.894 ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.928      ;
; -2.894 ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.922      ;
; -2.885 ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.913      ;
; -2.857 ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.891      ;
; -2.848 ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; test:inst3|VGA_controller:vga_controller_6|y[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.868      ;
; -2.831 ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.859      ;
; -2.815 ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.843      ;
; -2.794 ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.828      ;
; -2.778 ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.812      ;
; -2.760 ; test:inst3|VGA_controller:vga_controller_6|y[0]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.788      ;
; -2.750 ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.784      ;
; -2.727 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 3.767      ;
; -2.724 ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.752      ;
; -2.723 ; test:inst3|VGA_controller:vga_controller_6|x[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.751      ;
; -2.714 ; test:inst3|VGA_controller:vga_controller_6|y[1]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.742      ;
; -2.710 ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.738      ;
; -2.707 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.738      ;
; -2.697 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 3.737      ;
; -2.697 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.728      ;
; -2.676 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 3.706      ;
; -2.673 ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.707      ;
; -2.660 ; test:inst3|VGA_controller:vga_controller_6|x[0]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.688      ;
; -2.656 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.685      ;
; -2.644 ; test:inst3|VGA_controller:vga_controller_6|y[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.672      ;
; -2.610 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.007      ; 3.649      ;
; -2.603 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.632      ;
; -2.593 ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.628      ;
; -2.571 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.604      ;
; -2.555 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.589      ;
; -2.553 ; test:inst3|VGA_controller:vga_controller_6|x[1]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.581      ;
; -2.550 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.581      ;
; -2.543 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.572      ;
; -2.539 ; test:inst3|VGA_controller:vga_controller_6|x[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.004     ; 3.567      ;
; -2.535 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.007     ; 3.560      ;
; -2.525 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.559      ;
; -2.525 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.007     ; 3.550      ;
; -2.524 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 3.564      ;
; -2.519 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.551      ;
; -2.518 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.547      ;
; -2.509 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.008      ; 3.549      ;
; -2.509 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.538      ;
; -2.509 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.541      ;
; -2.504 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.008     ; 3.528      ;
; -2.500 ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.535      ;
; -2.499 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.532      ;
; -2.495 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.526      ;
; -2.495 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.528      ;
; -2.494 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.530      ;
; -2.491 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.003     ; 3.520      ;
; -2.490 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.526      ;
; -2.485 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook     ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.518      ;
; -2.484 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 3.507      ;
; -2.484 ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.519      ;
; -2.470 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.502      ;
; -2.468 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.500      ;
; -2.465 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.497      ;
; -2.463 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.494      ;
; -2.462 ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.497      ;
; -2.458 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.491      ;
; -2.457 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.490      ;
; -2.456 ; test:inst3|VGA_controller:vga_controller_6|v[2]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.009      ; 3.497      ;
; -2.454 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.486      ;
; -2.452 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 3.482      ;
; -2.442 ; test:inst3|VGA_controller:vga_controller_6|h[1]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.478      ;
; -2.439 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.002     ; 3.469      ;
; -2.438 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.471      ;
; -2.431 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 3.454      ;
; -2.426 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.457      ;
; -2.422 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.453      ;
; -2.418 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.451      ;
; -2.415 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.451      ;
; -2.413 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.445      ;
; -2.399 ; test:inst3|VGA_controller:vga_controller_6|h[2]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.435      ;
; -2.399 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 3.426      ;
; -2.390 ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.009      ; 3.431      ;
; -2.388 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.000      ; 3.420      ;
; -2.378 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.007     ; 3.403      ;
; -2.374 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.001      ; 3.407      ;
; -2.373 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.404      ;
; -2.371 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 3.394      ;
; -2.369 ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.404      ;
; -2.363 ; test:inst3|VGA_controller:vga_controller_6|v[4]                        ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.009      ; 3.404      ;
; -2.352 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.386      ;
; -2.350 ; test:inst3|VGA_controller:vga_controller_6|h[3]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.004      ; 3.386      ;
; -2.349 ; test:inst3|VGA_controller:vga_controller_6|v[3]                        ; test:inst3|sprites:sprites_7|rgb[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.384      ;
; -2.347 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 3.373      ;
; -2.346 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 3.369      ;
; -2.343 ; test:inst3|VGA_controller:vga_controller_6|v[5]                        ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.003      ; 3.378      ;
; -2.342 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.373      ;
; -2.342 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[3] ; test:inst3|sprites:sprites_7|rgb[0] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.001     ; 3.373      ;
; -2.337 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; 0.002      ; 3.371      ;
; -2.337 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.009     ; 3.360      ;
; -2.337 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.006     ; 3.363      ;
; -2.327 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.cook     ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 3.354      ;
; -2.323 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb   ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.007     ; 3.348      ;
; -2.323 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2] ; test:inst3|sprites:sprites_7|rgb[2] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 1.000        ; -0.005     ; 3.350      ;
+--------+------------------------------------------------------------------------+-------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; -2.764 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_right ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 3.792      ;
; -2.726 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_up    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 3.754      ;
; -2.669 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_left  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 3.697      ;
; -2.641 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_down  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 3.669      ;
; -2.636 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 3.669      ;
; -2.604 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 3.638      ;
; -2.595 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_left  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 3.629      ;
; -2.592 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_up    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 3.626      ;
; -2.587 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 3.616      ;
; -2.583 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 3.612      ;
; -2.575 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 3.609      ;
; -2.574 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 3.603      ;
; -2.552 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 3.585      ;
; -2.546 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 3.579      ;
; -2.523 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_down  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.002      ; 3.557      ;
; -2.521 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.006      ; 3.559      ;
; -2.520 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 3.553      ;
; -2.509 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.004     ; 3.537      ;
; -2.451 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; -0.003     ; 3.480      ;
; -2.331 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.006      ; 3.369      ;
; -2.328 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.006      ; 3.366      ;
; -2.299 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.001      ; 3.332      ;
; -2.272 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.003      ; 3.307      ;
; -2.041 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 1.000        ; 0.003      ; 3.076      ;
; -1.754 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.341      ;
; -1.740 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.331      ;
; -1.736 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.323      ;
; -1.726 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.314      ;
; -1.714 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.303      ;
; -1.706 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.293      ;
; -1.698 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.287      ;
; -1.695 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.067      ; 2.294      ;
; -1.693 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.282      ;
; -1.689 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.277      ;
; -1.689 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.278      ;
; -1.676 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t57|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.070      ; 2.278      ;
; -1.665 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.253      ;
; -1.662 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.251      ;
; -1.646 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.236      ;
; -1.643 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.230      ;
; -1.642 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.067      ; 2.241      ;
; -1.637 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.066      ; 2.235      ;
; -1.636 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.226      ;
; -1.633 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[0]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.064      ; 2.229      ;
; -1.629 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.221      ;
; -1.627 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.216      ;
; -1.625 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t58|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.214      ;
; -1.619 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.209      ;
; -1.616 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.204      ;
; -1.615 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.204      ;
; -1.614 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.204      ;
; -1.609 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.201      ;
; -1.609 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.199      ;
; -1.600 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.192      ;
; -1.599 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.189      ;
; -1.598 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.185      ;
; -1.596 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.185      ;
; -1.595 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.182      ;
; -1.595 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.183      ;
; -1.593 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t59|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.070      ; 2.195      ;
; -1.592 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t57|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.069      ; 2.193      ;
; -1.589 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.180      ;
; -1.589 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.176      ;
; -1.586 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.175      ;
; -1.584 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.066      ; 2.182      ;
; -1.584 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t41|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.064      ; 2.180      ;
; -1.579 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.062      ; 2.173      ;
; -1.578 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.058      ; 2.168      ;
; -1.576 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.167      ;
; -1.575 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t58|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.163      ;
; -1.570 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|bombxsample[0]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.063      ; 2.165      ;
; -1.567 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.158      ;
; -1.566 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.154      ;
; -1.565 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.153      ;
; -1.564 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.153      ;
; -1.558 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t84|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.150      ;
; -1.557 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.145      ;
; -1.554 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooka|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.145      ;
; -1.549 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t105|state.crate  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.141      ;
; -1.546 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.134      ;
; -1.544 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.063      ; 2.139      ;
; -1.541 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.129      ;
; -1.540 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.128      ;
; -1.540 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.nobomb                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.063      ; 2.135      ;
; -1.537 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.124      ;
; -1.537 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t68|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.129      ;
; -1.534 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.122      ;
; -1.532 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.121      ;
; -1.528 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.057      ; 2.117      ;
; -1.528 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.cook                      ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.056      ; 2.116      ;
; -1.524 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t59|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.069      ; 2.125      ;
; -1.522 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.113      ;
; -1.521 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.108      ;
; -1.518 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t30|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.062      ; 2.112      ;
; -1.518 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.063      ; 2.113      ;
; -1.515 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.055      ; 2.102      ;
; -1.514 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.062      ; 2.108      ;
; -1.514 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[2]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.060      ; 2.106      ;
; -1.511 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                  ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p2 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.067      ; 2.110      ;
; -1.510 ; test:inst3|toplvl_coor:toplvl_coor_2|playground:mapmech|tile_stdcrate:t65|state.crate   ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|move_p1 ; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.500        ; 0.059      ; 2.101      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50mhz'                                                                                                            ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.644 ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[1] ; clk50mhz               ; clk50mhz    ; 1.000        ; 0.000      ; 0.388      ;
; 0.665 ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[0] ; clk50mhz               ; clk50mhz    ; 1.000        ; 0.000      ; 0.367      ;
; 2.110 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 0.500        ; 1.804      ; 0.367      ;
; 2.610 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 1.000        ; 1.804      ; 0.367      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50mhz'                                                                                                              ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -1.730 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; 0.000        ; 1.804      ; 0.367      ;
; -1.230 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; clk50mhz    ; -0.500       ; 1.804      ; 0.367      ;
; 0.215  ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[0] ; clk50mhz               ; clk50mhz    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; gen12mhz:inst|count[0] ; gen12mhz:inst|count[1] ; clk50mhz               ; clk50mhz    ; 0.000        ; 0.000      ; 0.388      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'gen12mhz:inst|count[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                              ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                    ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF1|state.BUFF_WAIT                        ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF1|state.BUFF_WAIT                        ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF2|state.BUFF_WAIT                        ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|buffer_bomb:BUFF2|state.BUFF_WAIT                        ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.WAITING     ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|state.WAITING     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|dflag                                 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|dflag                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.WAITING     ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|state.WAITING     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|state.TIMER_RESET ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|state.TIMER_RESET ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b4                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b1                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b2                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp2|state.b3                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookg|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookh|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcooke|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookf|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b4                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b1                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b2                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3w                                                     ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3w                                                     ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3                                                      ; test:inst3|toplvl_coor:toplvl_coor_2|bomb_select:bombselp1|state.b3                                                      ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookc|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombxsample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[0]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookd|bombysample[0]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.still_cook                                                 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.still_cook                                                 ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.explode                                                    ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|state.explode                                                    ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[3]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombysample[3]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[1]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2]                                                   ; test:inst3|toplvl_coor:toplvl_coor_2|bombcook:bombcookb|bombxsample[2]                                                   ; gen12mhz:inst|count[1] ; gen12mhz:inst|count[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                                                             ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; test:inst3|sound:sound_5|timer_30:T1_30|count[4]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[4]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.409      ;
; 0.288 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.440      ;
; 0.328 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 0.481      ;
; 0.357 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.begin_state                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; test:inst3|sound:sound_5|timer_30:T1_30|count[1]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[1]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; test:inst3|sound:sound_5|timer_30:T1_30|count[3]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[3]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p1[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; test:inst3|sound:sound_5|timer_30:T1_30|count[0]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[0]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; test:inst3|sound:sound_5|timer_30:T1_30|count[2]                                                                              ; test:inst3|sound:sound_5|timer_30:T1_30|count[2]                                                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.533      ;
; 0.387 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.down_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.539      ;
; 0.398 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_down                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.down_output                                            ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 0.551      ;
; 0.404 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.which_direction                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_right                                       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.556      ;
; 0.413 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.attempt_to_left                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.left_output                                            ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.001     ; 0.564      ;
; 0.414 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[2]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.567      ;
; 0.425 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.up_output                                              ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|y_p2[0]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.578      ;
; 0.449 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.which_direction                                        ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right                                       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.003     ; 0.598      ;
; 0.450 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[1]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.003     ; 0.599      ;
; 0.450 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.left_output                                            ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[2]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.003     ; 0.599      ;
; 0.452 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_up                                          ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.up_output                                              ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.001      ; 0.605      ;
; 0.475 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|x_p2[3]                                                             ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.627      ;
; 0.491 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p1_state.cooldown_state                                         ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.attempt_to_right                                       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|dir_p2_state.right_output                                           ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; -0.001     ; 0.644      ;
; 0.495 ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0.000        ; 0.000      ; 0.647      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50mhz'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk50mhz ; Rise       ; clk50mhz                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50mhz ; Rise       ; gen12mhz:inst|count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; gen12mhz:inst|count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50mhz ; Rise       ; gen12mhz:inst|count[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; gen12mhz:inst|count[1]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; inst|count[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; inst|count[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; inst|count[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; inst|count[1]|clk         ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'gen12mhz:inst|count[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.H_reg                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.H_reg                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.Reset_bl                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.Reset_bl                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.h_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.h_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.v_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.v_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.x_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.x_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.y_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Blocks.y_adder                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Hor                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Hor                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_adder                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_reset                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.H_reset                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Ver                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|Ver                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|h_count[8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|v_count[9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|x[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|VGA_controller:vga_controller_6|y[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.BOMB_EXPLODED ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen12mhz:inst|count[1] ; Rise       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|state.BOMB_EXPLODED ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM1|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM2|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM3|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM4|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM5|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM6|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM7|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|bomb_process:bomb_process_0|bomb_overall:BOMB_TIMERS|bomb_handling:MAIN|bomb_timer_main:TM8|bomb_timer:T1|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[0]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; Fall       ; test:inst3|hitbox_top_lvl:hitbox_top_lvl_1|hitbox:hitbox1|count_players[1]                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; 0.705  ; 0.705  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; 3.010  ; 3.010  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; 0.002  ; 0.002  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; 0.104  ; 0.104  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; 0.016  ; 0.016  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; -0.029 ; -0.029 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; -0.211 ; -0.211 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; -0.202 ; -0.202 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; -0.119 ; -0.119 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; -0.148 ; -0.148 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; 4.518  ; 4.518  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 3.601  ; 3.601  ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; 0.136  ; 0.136  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; -2.238 ; -2.238 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; 0.118  ; 0.118  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; 0.016  ; 0.016  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; 0.104  ; 0.104  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; 0.149  ; 0.149  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; 0.331  ; 0.331  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; 0.322  ; 0.322  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; 0.239  ; 0.239  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; 0.268  ; 0.268  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; -2.116 ; -2.116 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -2.041 ; -2.041 ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 3.951 ; 3.951 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 3.662 ; 3.662 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 3.662 ; 3.662 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 3.519 ; 3.519 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 3.544 ; 3.544 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 3.504 ; 3.504 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 3.853 ; 3.853 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 3.853 ; 3.853 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 3.749 ; 3.749 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 3.760 ; 3.760 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 3.851 ; 3.851 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 3.796 ; 3.796 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 3.830 ; 3.830 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 3.851 ; 3.851 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 3.821 ; 3.821 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 3.822 ; 3.822 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 3.951 ; 3.951 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 3.504 ; 3.504 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 3.662 ; 3.662 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 3.519 ; 3.519 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 3.544 ; 3.544 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 3.504 ; 3.504 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 3.853 ; 3.853 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 3.749 ; 3.749 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 3.760 ; 3.760 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 3.796 ; 3.796 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 3.796 ; 3.796 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 3.830 ; 3.830 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 3.851 ; 3.851 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 3.821 ; 3.821 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 3.822 ; 3.822 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+----------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                          ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                               ; -10.142   ; -2.703 ; N/A      ; N/A     ; -1.631              ;
;  clk50mhz                                                      ; 0.140     ; -2.703 ; N/A      ; N/A     ; -1.631              ;
;  gen12mhz:inst|count[1]                                        ; -10.142   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -9.266    ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                ; -1475.084 ; -2.703 ; 0.0      ; 0.0     ; -743.385            ;
;  clk50mhz                                                      ; 0.000     ; -2.703 ; N/A      ; N/A     ; -4.075              ;
;  gen12mhz:inst|count[1]                                        ; -1348.098 ; 0.000  ; N/A      ; N/A     ; -623.220            ;
;  test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -126.986  ; 0.000  ; N/A      ; N/A     ; -116.090            ;
+----------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; 2.861  ; 2.861  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; 6.759  ; 6.759  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; 0.937  ; 0.937  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; 1.323  ; 1.323  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; 0.915  ; 0.915  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; 0.878  ; 0.878  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; 0.402  ; 0.402  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; 0.458  ; 0.458  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; 0.710  ; 0.710  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; 0.667  ; 0.667  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; 10.491 ; 10.491 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 7.912  ; 7.912  ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+
; bombp1    ; gen12mhz:inst|count[1]                                        ; 0.136  ; 0.136  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; bombp2    ; gen12mhz:inst|count[1]                                        ; -2.238 ; -2.238 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_down   ; gen12mhz:inst|count[1]                                        ; 0.118  ; 0.118  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_left   ; gen12mhz:inst|count[1]                                        ; 0.016  ; 0.016  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_right  ; gen12mhz:inst|count[1]                                        ; 0.104  ; 0.104  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p1_up     ; gen12mhz:inst|count[1]                                        ; 0.149  ; 0.149  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_down   ; gen12mhz:inst|count[1]                                        ; 0.331  ; 0.331  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_left   ; gen12mhz:inst|count[1]                                        ; 0.322  ; 0.322  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_right  ; gen12mhz:inst|count[1]                                        ; 0.239  ; 0.239  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; p2_up     ; gen12mhz:inst|count[1]                                        ; 0.268  ; 0.268  ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; gen12mhz:inst|count[1]                                        ; -2.116 ; -2.116 ; Rise       ; gen12mhz:inst|count[1]                                        ;
; reset     ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; -2.041 ; -2.041 ; Fall       ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ;
+-----------+---------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 7.753 ; 7.753 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 6.867 ; 6.867 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 6.867 ; 6.867 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 6.540 ; 6.540 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 6.567 ; 6.567 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 6.527 ; 6.527 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 7.314 ; 7.314 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 7.314 ; 7.314 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 7.027 ; 7.027 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 7.025 ; 7.025 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 7.049 ; 7.049 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 7.304 ; 7.304 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 7.106 ; 7.106 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 7.281 ; 7.281 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 7.304 ; 7.304 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 7.274 ; 7.274 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 7.285 ; 7.285 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; sound_output ; gen12mhz:inst|count[1] ; 3.951 ; 3.951 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_b[*]     ; gen12mhz:inst|count[1] ; 3.504 ; 3.504 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[0]    ; gen12mhz:inst|count[1] ; 3.662 ; 3.662 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[1]    ; gen12mhz:inst|count[1] ; 3.519 ; 3.519 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[2]    ; gen12mhz:inst|count[1] ; 3.544 ; 3.544 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_b[3]    ; gen12mhz:inst|count[1] ; 3.504 ; 3.504 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_g[*]     ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[0]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[1]    ; gen12mhz:inst|count[1] ; 3.853 ; 3.853 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[2]    ; gen12mhz:inst|count[1] ; 3.749 ; 3.749 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_g[3]    ; gen12mhz:inst|count[1] ; 3.748 ; 3.748 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_hsync    ; gen12mhz:inst|count[1] ; 3.760 ; 3.760 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_r[*]     ; gen12mhz:inst|count[1] ; 3.796 ; 3.796 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[0]    ; gen12mhz:inst|count[1] ; 3.796 ; 3.796 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[1]    ; gen12mhz:inst|count[1] ; 3.830 ; 3.830 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[2]    ; gen12mhz:inst|count[1] ; 3.851 ; 3.851 ; Rise       ; gen12mhz:inst|count[1] ;
;  vga_r[3]    ; gen12mhz:inst|count[1] ; 3.821 ; 3.821 ; Rise       ; gen12mhz:inst|count[1] ;
; vga_vsync    ; gen12mhz:inst|count[1] ; 3.822 ; 3.822 ; Rise       ; gen12mhz:inst|count[1] ;
+--------------+------------------------+-------+-------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clk50mhz                                                      ; clk50mhz                                                      ; 2        ; 0        ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; clk50mhz                                                      ; 1        ; 1        ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; gen12mhz:inst|count[1]                                        ; 69884    ; 0        ; 0        ; 0        ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; gen12mhz:inst|count[1]                                        ; 0        ; 347      ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0        ; 0        ; 609      ; 0        ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0        ; 0        ; 0        ; 24680    ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clk50mhz                                                      ; clk50mhz                                                      ; 2        ; 0        ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; clk50mhz                                                      ; 1        ; 1        ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; gen12mhz:inst|count[1]                                        ; 69884    ; 0        ; 0        ; 0        ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; gen12mhz:inst|count[1]                                        ; 0        ; 347      ; 0        ; 0        ;
; gen12mhz:inst|count[1]                                        ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0        ; 0        ; 609      ; 0        ;
; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga ; 0        ; 0        ; 0        ; 24680    ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 551   ; 551  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan  8 12:19:41 2019
Info: Command: quartus_sta de1 -c top_de1
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name gen12mhz:inst|count[1] gen12mhz:inst|count[1]
    Info (332105): create_clock -period 1.000 -name test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga
    Info (332105): create_clock -period 1.000 -name clk50mhz clk50mhz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.142     -1348.098 gen12mhz:inst|count[1] 
    Info (332119):    -9.266      -126.986 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
    Info (332119):     0.140         0.000 clk50mhz 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703        -2.703 clk50mhz 
    Info (332119):     0.445         0.000 gen12mhz:inst|count[1] 
    Info (332119):     0.445         0.000 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -4.075 clk50mhz 
    Info (332119):    -0.611      -623.220 gen12mhz:inst|count[1] 
    Info (332119):    -0.611      -116.090 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.011      -283.379 gen12mhz:inst|count[1] 
    Info (332119):    -2.764       -19.853 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
    Info (332119):     0.644         0.000 clk50mhz 
Info (332146): Worst-case hold slack is -1.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.730        -1.730 clk50mhz 
    Info (332119):     0.215         0.000 gen12mhz:inst|count[1] 
    Info (332119):     0.215         0.000 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk50mhz 
    Info (332119):    -0.500      -510.000 gen12mhz:inst|count[1] 
    Info (332119):    -0.500       -95.000 test:inst3|VGA_controller:vga_controller_6|Position.Reset_vga 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 562 megabytes
    Info: Processing ended: Tue Jan  8 12:19:45 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


