

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 420 clock pin(s) of sequential element(s)
0 instances converted, 420 sequential instances remain driven by gated/generated clocks

================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                                        Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    420        CoreResetP_C0_0.CoreResetP_C0_0.MSS_HPMS_READY_int     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

