=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 163 8 2 1 150
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 136 8 2 1 124
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 631 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 629 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 748 12 2 1 730
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 592 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 683 12 2 1 665
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.06 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3149 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3147 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.05/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.22/1 sec, 0.73/0 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0.94/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.67/0.67 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.06 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3310 16 2 1 3286
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3158 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3156 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.98/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.19/0 sec, 0.7/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.2/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 0.77/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.17/0.17 sec, 0.52/0.52 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3283 16 2 1 3259
=====================  add10n.aag =====================
[LOG] Relation determinization time: 15.22 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 14162 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14161 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 15.18/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.24/1 sec, 0.79/0 sec, 2.91/3 sec, 11.12/11 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.01/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.37/0.37 sec, 1.47/1.47 sec )
[LOG] Total clause minimization time: 13.04/14 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.7/0.7 sec, 2.51/2.51 sec, 9.58/9.58 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 15.22 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.88 sec (Real time) / 17.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.32 sec (Real time) / 2.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14368 20 2 1 14337
=====================  add10y.aag =====================
[LOG] Relation determinization time: 15.5 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 13741 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13739 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 15.47/16 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.07/0 sec, 0.22/1 sec, 0.75/0 sec, 2.78/3 sec, 11.61/12 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.54/5 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.48/0.48 sec, 1.9/1.9 sec )
[LOG] Total clause minimization time: 12.81/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.62/0.62 sec, 2.27/2.27 sec, 9.64/9.64 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 15.5 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.04 sec (Real time) / 17.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.63 sec (Real time) / 2.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.00 sec (Real time) / 4.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 13900 20 2 1 13870
=====================  add12n.aag =====================
[LOG] Relation determinization time: 501.43 sec CPU time.
[LOG] Relation determinization time: 509 sec real time.
[LOG] Final circuit size: 66018 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66016 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 501.2/501 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0.26/0 sec, 0.87/1 sec, 3/3 sec, 12.28/13 sec, 55.87/55 sec, 428.78/429 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 54.86/57 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.41/0.41 sec, 2.06/2.06 sec, 9.14/9.14 sec, 43.03/43.03 sec )
[LOG] Total clause minimization time: 445.48/444 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.69/0.69 sec, 2.56/2.56 sec, 10.14/10.14 sec, 46.54/46.54 sec, 385.22/385.22 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 501.43 sec CPU time.
[LOG] Overall execution time: 509 sec real time.
Synthesis time: 509.44 sec (Real time) / 507.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.76 sec (Real time) / 10.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 155.10 sec (Real time) / 154.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 66267 24 2 1 66231
=====================  add12y.aag =====================
[LOG] Relation determinization time: 560.65 sec CPU time.
[LOG] Relation determinization time: 568 sec real time.
[LOG] Final circuit size: 61383 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61382 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 560.4/560 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.24/0 sec, 0.8/1 sec, 3.03/3 sec, 12.44/12 sec, 85.82/86 sec, 457.95/458 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 55.66/64 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.42/0.42 sec, 1.99/1.99 sec, 10.69/10.69 sec, 42.44/42.44 sec )
[LOG] Total clause minimization time: 503.83/496 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.7/0.7 sec, 2.57/2.57 sec, 10.36/10.36 sec, 74.9/74.9 sec, 414.99/414.99 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 560.65 sec CPU time.
[LOG] Overall execution time: 568 sec real time.
Synthesis time: 568.55 sec (Real time) / 567.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.91 sec (Real time) / 10.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 147.40 sec (Real time) / 147.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 61577 24 2 1 61540
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.60 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.56 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.68 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.83 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.73 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.60 sec (Real time) / 6.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.26 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1139.02 sec (Real time) / 1132.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1866.98 sec (Real time) / 1857.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9968.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.05 sec (Real time) / 2.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9970.33 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1004.12 sec (Real time) / 998.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9972.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.53 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.53/0 sec (0.5/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.44/0 sec (0.44/0.44 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.53 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/1 sec (0.28/1 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/1 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.26/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.17/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.16/0.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 40.09 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.99/40 sec (12.21/12 sec, 27.78/28 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 28.91/30 sec (1.13/1.13 sec, 27.78/27.78 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.74/9 sec (10.74/10.74 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 40.09 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.33 sec (Real time) / 40.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 114.66 sec CPU time.
[LOG] Relation determinization time: 114 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 114.56/114 sec (8.36/8 sec, 106.19/106 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 106.93/106 sec (0.74/0.74 sec, 106.19/106.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.25/8 sec (7.25/7.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 114.66 sec CPU time.
[LOG] Overall execution time: 114 sec real time.
Synthesis time: 114.87 sec (Real time) / 114.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 28.9 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 28.81/28 sec (7.55/7 sec, 21.26/21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 22.09/21 sec (0.83/0.83 sec, 21.26/21.26 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.39/7 sec (6.39/6.39 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 28.91 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.13 sec (Real time) / 28.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 10.3 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.2/10 sec (4.94/5 sec, 5.26/5 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 5.81/5 sec (0.55/0.55 sec, 5.26/5.26 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.03/4 sec (4.03/4.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 10.3 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.52 sec (Real time) / 10.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 446.5 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 445.97/447 sec (40.09/41 sec, 405.87/406 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 411.01/410 sec (5.15/5.15 sec, 405.86/405.86 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 33.3/35 sec (33.3/33.3 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 446.5 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 446.78 sec (Real time) / 445.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1338.23 sec CPU time.
[LOG] Relation determinization time: 1339 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1337.69/1337 sec (26.08/26 sec, 1311.6/1311 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1314.82/1313 sec (3.24/3.24 sec, 1311.58/1311.58 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 21.45/23 sec (21.45/21.45 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1338.23 sec CPU time.
[LOG] Overall execution time: 1339 sec real time.
Synthesis time: 1338.49 sec (Real time) / 1336.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.32 sec (Real time) / 9995.62 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 9996.16 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.28 sec (Real time) / 9996.58 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 6149.04 sec (Real time) / 6137.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9995.69 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9993.28 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 415 new AND gates.
[LOG] Size before ABC: 907 AND gates.
[LOG] Size after ABC: 413 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 194 (3, 6, 13, 36, 47, 47, 30, 12 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 2177 --> 907 (32 --> 2, 75 --> 12, 168 --> 42, 455 --> 192, 552 --> 256, 506 --> 239, 290 --> 134, 99 --> 30 )
[LOG] Average clause size reduction: 11.2216 --> 4.67526 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6389 --> 5.33333, 11.7447 --> 5.44681, 10.766 --> 5.08511, 9.66667 --> 4.46667, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 557 8 0 1 543
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.86 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1838 new AND gates.
[LOG] Size before ABC: 4461 AND gates.
[LOG] Size after ABC: 1838 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.86/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.08/0 sec, 0.18/0 sec, 0.24/0 sec, 0.19/1 sec, 0.1/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 679 (3, 6, 13, 37, 123, 159, 153, 102, 54, 29 )
[LOG] Total clause computation time: 0.08/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.77/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 9670 --> 4461 (40 --> 2, 95 --> 12, 216 --> 42, 612 --> 194, 1952 --> 889, 2370 --> 1165, 2128 --> 1085, 1313 --> 656, 636 --> 310, 308 --> 106 )
[LOG] Average clause size reduction: 14.2415 --> 6.56996 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5405 --> 5.24324, 15.8699 --> 7.22764, 14.9057 --> 7.32704, 13.9085 --> 7.0915, 12.8725 --> 6.43137, 11.7778 --> 5.74074, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2075 10 0 1 2055
=====================  mult6.aag =====================
[LOG] Relation determinization time: 16.73 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 7897 new AND gates.
[LOG] Size before ABC: 23026 AND gates.
[LOG] Size after ABC: 7896 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 16.68/17 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.11/0 sec, 0.73/1 sec, 2.12/2 sec, 4.08/4 sec, 4.35/5 sec, 3.24/3 sec, 1.58/1 sec, 0.44/1 sec )
[LOG] Nr of iterations: 2692 (3, 6, 11, 36, 122, 446, 617, 602, 418, 264, 123, 44 )
[LOG] Total clause computation time: 2.66/4 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.37/0.37 sec, 0.6/0.6 sec, 0.77/0.77 sec, 0.46/0.46 sec, 0.27/0.27 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 13.93/13 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.65/0.65 sec, 1.72/1.72 sec, 3.44/3.44 sec, 3.57/3.57 sec, 2.78/2.78 sec, 1.31/1.31 sec, 0.34/0.34 sec )
[LOG] Total clause size reduction: 46182 --> 23026 (48 --> 2, 115 --> 12, 220 --> 36, 735 --> 188, 2420 --> 881, 8455 --> 4034, 11088 --> 5714, 10217 --> 5499, 6672 --> 3563, 3945 --> 2053, 1708 --> 838, 559 --> 206 )
[LOG] Average clause size reduction: 17.1553 --> 8.55349 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4167 --> 5.22222, 19.8361 --> 7.22131, 18.9574 --> 9.04484, 17.9708 --> 9.26094, 16.9718 --> 9.13455, 15.9617 --> 8.52392, 14.9432 --> 7.77652, 13.8862 --> 6.81301, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 16.73 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.46 sec (Real time) / 18.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.76 sec (Real time) / 3.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.59 sec (Real time) / 4.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8242 12 0 1 8219
=====================  mult7.aag =====================
[LOG] Relation determinization time: 535.49 sec CPU time.
[LOG] Relation determinization time: 545 sec real time.
[LOG] Final circuit size: 31118 new AND gates.
[LOG] Size before ABC: 107881 AND gates.
[LOG] Size after ABC: 31117 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 535.33/535 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.16/0 sec, 0.97/1 sec, 7.97/8 sec, 39.45/40 sec, 110.98/111 sec, 156.64/156 sec, 117.75/118 sec, 64.83/65 sec, 27.97/28 sec, 8.57/8 sec )
[LOG] Nr of iterations: 10390 (3, 6, 12, 36, 128, 459, 1675, 2255, 2211, 1695, 1038, 536, 240, 96 )
[LOG] Total clause computation time: 42.82/49 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.12/0.12 sec, 1.15/1.15 sec, 5.77/5.77 sec, 9.47/9.47 sec, 10.98/10.98 sec, 7.68/7.68 sec, 4.68/4.68 sec, 2.07/2.07 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 491.97/486 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.84/0.84 sec, 6.75/6.75 sec, 33.56/33.56 sec, 101.35/101.35 sec, 145.56/145.56 sec, 110.03/110.03 sec, 60.12/60.12 sec, 25.89/25.89 sec, 7.68/7.68 sec )
[LOG] Total clause size reduction: 208492 --> 107881 (56 --> 2, 135 --> 12, 286 --> 39, 875 --> 190, 3048 --> 921, 10534 --> 4147, 36828 --> 18228, 47334 --> 25062, 44200 --> 24290, 32186 --> 17820, 18666 --> 9973, 9095 --> 4714, 3824 --> 1941, 1425 --> 542 )
[LOG] Average clause size reduction: 20.0666 --> 10.3832 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3056 --> 5.27778, 23.8125 --> 7.19531, 22.9499 --> 9.03486, 21.9869 --> 10.8824, 20.9907 --> 11.114, 19.991 --> 10.986, 18.9888 --> 10.5133, 17.9827 --> 9.6079, 16.9683 --> 8.79478, 15.9333 --> 8.0875, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 535.49 sec CPU time.
[LOG] Overall execution time: 545 sec real time.
Synthesis time: 544.46 sec (Real time) / 543.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.46 sec (Real time) / 29.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 96.09 sec (Real time) / 95.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31600 14 0 1 31573
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9998.54 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.43 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.36 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 50 (10, 11, 6, 2, 15, 6 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1304 --> 84 (288 --> 16, 310 --> 18, 150 --> 9, 29 --> 0, 392 --> 32, 135 --> 9 )
[LOG] Average clause size reduction: 26.08 --> 1.68 (28.8 --> 1.6, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.1333 --> 2.13333, 22.5 --> 1.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 214 5 21 1 183
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 110 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0/0 sec )
[LOG] Nr of iterations: 81 (16, 18, 5, 6, 5, 23, 8 )
[LOG] Total clause computation time: 0.04/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 2530 --> 180 (555 --> 45, 612 --> 48, 140 --> 6, 170 --> 8, 132 --> 5, 704 --> 55, 217 --> 13 )
[LOG] Average clause size reduction: 31.2346 --> 2.22222 (34.6875 --> 2.8125, 34 --> 2.66667, 28 --> 1.2, 28.3333 --> 1.33333, 26.4 --> 1, 30.6087 --> 2.3913, 27.125 --> 1.625 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 316 6 24 1 279
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.78 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 282 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.65/1 sec (0.08/0 sec, 0.09/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.19/0 sec, 0.13/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 108 (12, 16, 10, 6, 6, 6, 10, 33, 9 )
[LOG] Total clause computation time: 0.21/1 sec (0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.44/0 sec (0.03/0.03 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3822 --> 282 (473 --> 30, 630 --> 50, 369 --> 16, 200 --> 9, 195 --> 8, 190 --> 11, 333 --> 44, 1152 --> 98, 280 --> 16 )
[LOG] Average clause size reduction: 35.3889 --> 2.61111 (39.4167 --> 2.5, 39.375 --> 3.125, 36.9 --> 1.6, 33.3333 --> 1.5, 32.5 --> 1.33333, 31.6667 --> 1.83333, 33.3 --> 4.4, 34.9091 --> 2.9697, 31.1111 --> 1.77778 )
[LOG] Overall execution time: 0.78 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 408 7 27 1 366
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.97 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 299 new AND gates.
[LOG] Size before ABC: 581 AND gates.
[LOG] Size after ABC: 299 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.66/2 sec (0.19/0 sec, 0.31/1 sec, 0.15/0 sec, 0.12/0 sec, 0.08/0 sec, 0.09/0 sec, 0.17/0 sec, 0.22/0 sec, 0.3/1 sec, 0.03/0 sec )
[LOG] Nr of iterations: 164 (12, 16, 8, 12, 7, 5, 22, 29, 43, 10 )
[LOG] Total clause computation time: 0.53/0 sec (0.09/0.09 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.12/2 sec (0.09/0.09 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 6547 --> 581 (528 --> 37, 705 --> 59, 322 --> 11, 495 --> 26, 264 --> 10, 172 --> 7, 882 --> 107, 1148 --> 155, 1680 --> 142, 351 --> 27 )
[LOG] Average clause size reduction: 39.9207 --> 3.54268 (44 --> 3.08333, 44.0625 --> 3.6875, 40.25 --> 1.375, 41.25 --> 2.16667, 37.7143 --> 1.42857, 34.4 --> 1.4, 40.0909 --> 4.86364, 39.5862 --> 5.34483, 39.0698 --> 3.30233, 35.1 --> 2.7 )
[LOG] Overall execution time: 1.97 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.24 sec (Real time) / 2.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 589 8 30 1 541
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 6.69 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 604 new AND gates.
[LOG] Size before ABC: 1211 AND gates.
[LOG] Size after ABC: 603 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.13/6 sec (0.03/0 sec, 0.04/0 sec, 0.46/1 sec, 0.2/0 sec, 0.13/0 sec, 0.15/0 sec, 0.13/0 sec, 0.5/1 sec, 0.72/0 sec, 1.98/2 sec, 0.9/1 sec, 0.89/1 sec )
[LOG] Nr of iterations: 289 (10, 14, 41, 15, 7, 9, 9, 13, 23, 97, 29, 22 )
[LOG] Total clause computation time: 1.34/1 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.4/0.4 sec, 0.14/0.14 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 4.78/5 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.4/0.4 sec, 0.18/0.18 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.51/0.51 sec, 1.58/1.58 sec, 0.76/0.76 sec, 0.69/0.69 sec )
[LOG] Total clause size reduction: 13076 --> 1211 (486 --> 18, 689 --> 40, 2080 --> 129, 714 --> 45, 300 --> 11, 392 --> 14, 384 --> 16, 564 --> 46, 1012 --> 112, 4320 --> 583, 1232 --> 97, 903 --> 100 )
[LOG] Average clause size reduction: 45.2457 --> 4.19031 (48.6 --> 1.8, 49.2143 --> 2.85714, 50.7317 --> 3.14634, 47.6 --> 3, 42.8571 --> 1.57143, 43.5556 --> 1.55556, 42.6667 --> 1.77778, 43.3846 --> 3.53846, 44 --> 4.86957, 44.5361 --> 6.01031, 42.4828 --> 3.34483, 41.0455 --> 4.54545 )
[LOG] Overall execution time: 6.69 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.02 sec (Real time) / 6.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.31 sec (Real time) / 3.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 941 9 33 1 888
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 13.28 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1047 new AND gates.
[LOG] Size before ABC: 2085 AND gates.
[LOG] Size after ABC: 1046 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.47/13 sec (0.04/0 sec, 0.08/0 sec, 0.92/1 sec, 0.55/1 sec, 0.34/0 sec, 0.19/0 sec, 0.21/1 sec, 0.17/0 sec, 0.61/0 sec, 1.17/2 sec, 3.58/3 sec, 2.74/3 sec, 1.87/2 sec )
[LOG] Nr of iterations: 386 (10, 15, 37, 8, 8, 6, 6, 6, 14, 23, 109, 128, 16 )
[LOG] Total clause computation time: 2.12/3 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.31/0.31 sec, 0.21/0.21 sec, 0.36/0.36 sec, 0.54/0.54 sec, 0.63/0.63 sec )
[LOG] Total clause minimization time: 10.34/10 sec (0.03/0.03 sec, 0.07/0.07 sec, 0.91/0.91 sec, 0.53/0.53 sec, 0.34/0.34 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.3/0.3 sec, 0.96/0.96 sec, 3.22/3.22 sec, 2.19/2.19 sec, 1.24/1.24 sec )
[LOG] Total clause size reduction: 18450 --> 2085 (522 --> 16, 798 --> 59, 2016 --> 107, 385 --> 12, 378 --> 15, 265 --> 8, 260 --> 9, 255 --> 8, 650 --> 63, 1078 --> 128, 5184 --> 640, 5969 --> 933, 690 --> 87 )
[LOG] Average clause size reduction: 47.7979 --> 5.40155 (52.2 --> 1.6, 53.2 --> 3.93333, 54.4865 --> 2.89189, 48.125 --> 1.5, 47.25 --> 1.875, 44.1667 --> 1.33333, 43.3333 --> 1.5, 42.5 --> 1.33333, 46.4286 --> 4.5, 46.8696 --> 5.56522, 47.5596 --> 5.87156, 46.6328 --> 7.28906, 43.125 --> 5.4375 )
[LOG] Overall execution time: 13.28 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.70 sec (Real time) / 13.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.23 sec (Real time) / 5.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1427 10 35 1 1370
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 19.43 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 1526 new AND gates.
[LOG] Size before ABC: 2961 AND gates.
[LOG] Size after ABC: 1526 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.31/18 sec (0.05/0 sec, 0.15/0 sec, 1.17/1 sec, 0.31/1 sec, 0.33/0 sec, 0.2/0 sec, 0.29/0 sec, 0.19/1 sec, 1.77/1 sec, 0.26/1 sec, 1.51/1 sec, 3.37/4 sec, 3.69/3 sec, 5.02/5 sec )
[LOG] Nr of iterations: 515 (10, 23, 44, 9, 9, 9, 8, 7, 21, 7, 32, 179, 128, 29 )
[LOG] Total clause computation time: 4.62/2 sec (0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.73/0.73 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.73/0.73 sec, 0.94/0.94 sec, 1.71/1.71 sec )
[LOG] Total clause minimization time: 13.67/15 sec (0.04/0.04 sec, 0.15/0.15 sec, 1.1/1.1 sec, 0.29/0.29 sec, 0.32/0.32 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.17/0.17 sec, 1.04/1.04 sec, 0.25/0.25 sec, 1.16/1.16 sec, 2.64/2.64 sec, 2.73/2.73 sec, 3.31/3.31 sec )
[LOG] Total clause size reduction: 26404 --> 2961 (558 --> 17, 1342 --> 99, 2580 --> 119, 472 --> 15, 464 --> 16, 456 --> 14, 392 --> 17, 330 --> 10, 1080 --> 123, 318 --> 11, 1612 --> 210, 9078 --> 1298, 6350 --> 857, 1372 --> 155 )
[LOG] Average clause size reduction: 51.2699 --> 5.74951 (55.8 --> 1.7, 58.3478 --> 4.30435, 58.6364 --> 2.70455, 52.4444 --> 1.66667, 51.5556 --> 1.77778, 50.6667 --> 1.55556, 49 --> 2.125, 47.1429 --> 1.42857, 51.4286 --> 5.85714, 45.4286 --> 1.57143, 50.375 --> 6.5625, 50.7151 --> 7.2514, 49.6094 --> 6.69531, 47.3103 --> 5.34483 )
[LOG] Overall execution time: 19.43 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.92 sec (Real time) / 19.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.87 sec (Real time) / 10.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1949 11 37 1 1887
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 59.23 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 998 new AND gates.
[LOG] Size before ABC: 1933 AND gates.
[LOG] Size after ABC: 998 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 55.99/56 sec (0.12/0 sec, 0.11/0 sec, 4.36/4 sec, 1.43/2 sec, 1.62/1 sec, 1.89/2 sec, 1.9/2 sec, 1.27/1 sec, 5.11/5 sec, 1.61/2 sec, 7.98/8 sec, 1.48/2 sec, 6.95/7 sec, 12.91/12 sec, 7.25/8 sec )
[LOG] Nr of iterations: 415 (9, 9, 38, 7, 8, 6, 7, 11, 17, 8, 29, 7, 115, 95, 49 )
[LOG] Total clause computation time: 7.3/12 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0/0 sec, 0.17/0.17 sec, 0.3/0.3 sec, 0.18/0.18 sec, 0.02/0.02 sec, 1.33/1.33 sec, 0.03/0.03 sec, 0.73/0.73 sec, 0.02/0.02 sec, 1.73/1.73 sec, 1.76/1.76 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 48.67/44 sec (0.07/0.07 sec, 0.09/0.09 sec, 4.18/4.18 sec, 1.43/1.43 sec, 1.45/1.45 sec, 1.59/1.59 sec, 1.72/1.72 sec, 1.25/1.25 sec, 3.77/3.77 sec, 1.58/1.58 sec, 7.25/7.25 sec, 1.46/1.46 sec, 5.22/5.22 sec, 11.15/11.15 sec, 6.46/6.46 sec )
[LOG] Total clause size reduction: 22742 --> 1933 (536 --> 22, 528 --> 28, 2405 --> 98, 384 --> 8, 441 --> 12, 310 --> 7, 366 --> 9, 600 --> 17, 944 --> 99, 406 --> 11, 1596 --> 216, 336 --> 10, 6270 --> 735, 5076 --> 446, 2544 --> 215 )
[LOG] Average clause size reduction: 54.8 --> 4.65783 (59.5556 --> 2.44444, 58.6667 --> 3.11111, 63.2895 --> 2.57895, 54.8571 --> 1.14286, 55.125 --> 1.5, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54.5455 --> 1.54545, 55.5294 --> 5.82353, 50.75 --> 1.375, 55.0345 --> 7.44828, 48 --> 1.42857, 54.5217 --> 6.3913, 53.4316 --> 4.69474, 51.9184 --> 4.38776 )
[LOG] Overall execution time: 59.24 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 59.64 sec (Real time) / 59.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.37 sec (Real time) / 5.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1471 12 40 1 1404
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 37.19 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1806 new AND gates.
[LOG] Size before ABC: 3778 AND gates.
[LOG] Size after ABC: 1806 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.57/35 sec (0.12/0 sec, 0.13/0 sec, 1.41/1 sec, 0.56/1 sec, 0.56/0 sec, 0.37/1 sec, 0.41/0 sec, 0.29/0 sec, 1.81/2 sec, 0.58/1 sec, 2.4/2 sec, 0.32/1 sec, 0.28/0 sec, 7.95/8 sec, 7.99/8 sec, 6.18/6 sec, 4.21/4 sec )
[LOG] Nr of iterations: 630 (11, 23, 37, 11, 12, 11, 17, 11, 17, 12, 35, 10, 11, 176, 147, 64, 25 )
[LOG] Total clause computation time: 6.49/5 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.83/0.83 sec, 0.01/0.01 sec, 0.5/0.5 sec, 0.05/0.05 sec, 0.03/0.03 sec, 2.28/2.28 sec, 0.99/0.99 sec, 0.65/0.65 sec, 1/1 sec )
[LOG] Total clause minimization time: 29.07/30 sec (0.1/0.1 sec, 0.08/0.08 sec, 1.38/1.38 sec, 0.55/0.55 sec, 0.55/0.55 sec, 0.36/0.36 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.98/0.98 sec, 0.57/0.57 sec, 1.9/1.9 sec, 0.27/0.27 sec, 0.25/0.25 sec, 5.67/5.67 sec, 7/7 sec, 5.53/5.53 sec, 3.21/3.21 sec )
[LOG] Total clause size reduction: 37931 --> 3778 (730 --> 26, 1584 --> 98, 2556 --> 110, 700 --> 18, 759 --> 25, 680 --> 18, 1072 --> 31, 660 --> 19, 1040 --> 110, 704 --> 20, 2142 --> 286, 558 --> 27, 610 --> 18, 10500 --> 1455, 8614 --> 1113, 3654 --> 307, 1368 --> 97 )
[LOG] Average clause size reduction: 60.2079 --> 5.99683 (66.3636 --> 2.36364, 68.8696 --> 4.26087, 69.0811 --> 2.97297, 63.6364 --> 1.63636, 63.25 --> 2.08333, 61.8182 --> 1.63636, 63.0588 --> 1.82353, 60 --> 1.72727, 61.1765 --> 6.47059, 58.6667 --> 1.66667, 61.2 --> 8.17143, 55.8 --> 2.7, 55.4545 --> 1.63636, 59.6591 --> 8.26705, 58.5986 --> 7.57143, 57.0938 --> 4.79688, 54.72 --> 3.88 )
[LOG] Overall execution time: 37.2 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.72 sec (Real time) / 37.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.29 sec (Real time) / 17.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2342 13 43 1 2269
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 58.42 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 1813 new AND gates.
[LOG] Size before ABC: 3849 AND gates.
[LOG] Size after ABC: 1813 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 56.21/56 sec (0.11/0 sec, 0.19/0 sec, 1.19/2 sec, 0.39/0 sec, 0.26/0 sec, 0.34/1 sec, 0.31/0 sec, 0.2/0 sec, 3.28/3 sec, 0.4/1 sec, 4.32/4 sec, 0.45/1 sec, 0.4/0 sec, 0.32/0 sec, 14.36/15 sec, 11.8/11 sec, 10.76/11 sec, 7.13/7 sec )
[LOG] Nr of iterations: 657 (8, 25, 36, 17, 8, 19, 14, 8, 19, 13, 51, 11, 14, 9, 142, 164, 66, 33 )
[LOG] Total clause computation time: 11.11/10 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 1.18/1.18 sec, 0.03/0.03 sec, 0.73/0.73 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 2.31/2.31 sec, 4.84/4.84 sec, 0.65/0.65 sec, 1.07/1.07 sec )
[LOG] Total clause minimization time: 45.06/46 sec (0.07/0.07 sec, 0.16/0.16 sec, 1.12/1.12 sec, 0.37/0.37 sec, 0.23/0.23 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.2/0.2 sec, 2.1/2.1 sec, 0.37/0.37 sec, 3.59/3.59 sec, 0.44/0.44 sec, 0.36/0.36 sec, 0.3/0.3 sec, 12.04/12.04 sec, 6.95/6.95 sec, 10.11/10.11 sec, 6.06/6.06 sec )
[LOG] Total clause size reduction: 41691 --> 3849 (539 --> 11, 1824 --> 115, 2625 --> 109, 1184 --> 67, 511 --> 13, 1296 --> 67, 923 --> 25, 490 --> 12, 1242 --> 141, 816 --> 22, 3350 --> 506, 660 --> 19, 845 --> 43, 512 --> 15, 8883 --> 1040, 10106 --> 1215, 3965 --> 294, 1920 --> 135 )
[LOG] Average clause size reduction: 63.4566 --> 5.85845 (67.375 --> 1.375, 72.96 --> 4.6, 72.9167 --> 3.02778, 69.6471 --> 3.94118, 63.875 --> 1.625, 68.2105 --> 3.52632, 65.9286 --> 1.78571, 61.25 --> 1.5, 65.3684 --> 7.42105, 62.7692 --> 1.69231, 65.6863 --> 9.92157, 60 --> 1.72727, 60.3571 --> 3.07143, 56.8889 --> 1.66667, 62.5563 --> 7.32394, 61.622 --> 7.40854, 60.0758 --> 4.45455, 58.1818 --> 4.09091 )
[LOG] Overall execution time: 58.42 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.00 sec (Real time) / 58.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.93 sec (Real time) / 18.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2384 14 45 1 2307
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 65.18 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 932 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 932 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.49/63 sec (5.2/5 sec, 8.74/9 sec, 0.04/0 sec, 1.9/2 sec, 3.74/4 sec, 2.13/2 sec, 1.6/2 sec, 1.26/1 sec, 1/1 sec, 0.91/1 sec, 0.88/1 sec, 0.85/1 sec, 0.87/0 sec, 1.63/2 sec, 0.96/1 sec, 1.18/1 sec, 2.81/3 sec, 14.95/15 sec, 11.84/12 sec )
[LOG] Nr of iterations: 416 (20, 10, 7, 20, 29, 10, 12, 9, 9, 13, 12, 10, 14, 27, 11, 22, 100, 39, 42 )
[LOG] Total clause computation time: 16.28/18 sec (5.03/5.03 sec, 1.21/1.21 sec, 0.02/0.02 sec, 0.99/0.99 sec, 0.65/0.65 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.21/0.21 sec, 3.94/3.94 sec, 3.26/3.26 sec )
[LOG] Total clause minimization time: 46.19/45 sec (0.17/0.17 sec, 7.53/7.53 sec, 0.02/0.02 sec, 0.91/0.91 sec, 3.09/3.09 sec, 2.1/2.1 sec, 1.57/1.57 sec, 1.23/1.23 sec, 0.98/0.98 sec, 0.8/0.8 sec, 0.78/0.78 sec, 0.75/0.75 sec, 0.83/0.83 sec, 1.51/1.51 sec, 0.78/0.78 sec, 0.97/0.97 sec, 2.58/2.58 sec, 11.01/11.01 sec, 8.58/8.58 sec )
[LOG] Total clause size reduction: 27502 --> 1914 (1539 --> 66, 720 --> 19, 474 --> 10, 1482 --> 175, 2156 --> 254, 684 --> 15, 825 --> 20, 592 --> 13, 584 --> 13, 864 --> 54, 781 --> 33, 630 --> 31, 897 --> 31, 1768 --> 125, 670 --> 36, 1386 --> 103, 6435 --> 528, 2432 --> 205, 2583 --> 183 )
[LOG] Average clause size reduction: 66.1106 --> 4.60096 (76.95 --> 3.3, 72 --> 1.9, 67.7143 --> 1.42857, 74.1 --> 8.75, 74.3448 --> 8.75862, 68.4 --> 1.5, 68.75 --> 1.66667, 65.7778 --> 1.44444, 64.8889 --> 1.44444, 66.4615 --> 4.15385, 65.0833 --> 2.75, 63 --> 3.1, 64.0714 --> 2.21429, 65.4815 --> 4.62963, 60.9091 --> 3.27273, 63 --> 4.68182, 64.35 --> 5.28, 62.359 --> 5.25641, 61.5 --> 4.35714 )
[LOG] Overall execution time: 65.18 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 65.58 sec (Real time) / 65.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.86 sec (Real time) / 7.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1544 15 47 1 1463
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 43.49 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1645 new AND gates.
[LOG] Size before ABC: 3374 AND gates.
[LOG] Size after ABC: 1645 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.31/41 sec (0.25/0 sec, 4.22/4 sec, 0.09/0 sec, 2.78/3 sec, 1.61/2 sec, 0.94/1 sec, 0.45/0 sec, 0.5/1 sec, 0.4/0 sec, 0.8/1 sec, 0.71/0 sec, 0.7/1 sec, 0.67/1 sec, 0.83/1 sec, 0.63/0 sec, 0.53/1 sec, 3.75/4 sec, 1/1 sec, 10.56/10 sec, 9.89/10 sec )
[LOG] Nr of iterations: 633 (14, 13, 12, 38, 28, 9, 12, 9, 17, 33, 14, 17, 11, 13, 10, 11, 224, 32, 70, 46 )
[LOG] Total clause computation time: 5.69/4 sec (0.05/0.05 sec, 0.49/0.49 sec, 0/0 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.43/0.43 sec, 0.11/0.11 sec, 1.59/1.59 sec, 1.67/1.67 sec )
[LOG] Total clause minimization time: 35.58/37 sec (0.2/0.2 sec, 3.73/3.73 sec, 0.09/0.09 sec, 2.52/2.52 sec, 1.37/1.37 sec, 0.92/0.92 sec, 0.44/0.44 sec, 0.49/0.49 sec, 0.37/0.37 sec, 0.67/0.67 sec, 0.56/0.56 sec, 0.65/0.65 sec, 0.59/0.59 sec, 0.68/0.68 sec, 0.51/0.51 sec, 0.42/0.42 sec, 3.31/3.31 sec, 0.89/0.89 sec, 8.96/8.96 sec, 8.21/8.21 sec )
[LOG] Total clause size reduction: 44224 --> 3374 (1105 --> 59, 1008 --> 37, 913 --> 53, 3034 --> 290, 2187 --> 283, 640 --> 14, 869 --> 19, 624 --> 13, 1232 --> 30, 2432 --> 118, 975 --> 50, 1184 --> 62, 730 --> 24, 864 --> 50, 639 --> 28, 700 --> 29, 15387 --> 1454, 2108 --> 89, 4623 --> 447, 2970 --> 225 )
[LOG] Average clause size reduction: 69.8641 --> 5.33017 (78.9286 --> 4.21429, 77.5385 --> 2.84615, 76.0833 --> 4.41667, 79.8421 --> 7.63158, 78.1071 --> 10.1071, 71.1111 --> 1.55556, 72.4167 --> 1.58333, 69.3333 --> 1.44444, 72.4706 --> 1.76471, 73.697 --> 3.57576, 69.6429 --> 3.57143, 69.6471 --> 3.64706, 66.3636 --> 2.18182, 66.4615 --> 3.84615, 63.9 --> 2.8, 63.6364 --> 2.63636, 68.692 --> 6.49107, 65.875 --> 2.78125, 66.0429 --> 6.38571, 64.5652 --> 4.8913 )
[LOG] Overall execution time: 43.5 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.01 sec (Real time) / 43.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.57 sec (Real time) / 18.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2291 16 49 1 2206
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 68.7 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 2111 new AND gates.
[LOG] Size before ABC: 4264 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.45/66 sec (0.37/1 sec, 0.19/0 sec, 0.06/0 sec, 1.79/2 sec, 4.52/4 sec, 0.68/1 sec, 0.61/0 sec, 0.63/1 sec, 0.36/0 sec, 0.83/1 sec, 0.94/1 sec, 0.5/1 sec, 0.68/0 sec, 1.3/2 sec, 1.11/1 sec, 0.89/1 sec, 8.19/8 sec, 1.34/1 sec, 1.29/1 sec, 21.84/22 sec, 17.33/18 sec )
[LOG] Nr of iterations: 759 (21, 15, 8, 20, 29, 11, 9, 10, 9, 13, 16, 10, 11, 14, 25, 17, 354, 39, 33, 64, 31 )
[LOG] Total clause computation time: 13.55/12 sec (0.14/0.14 sec, 0.08/0.08 sec, 0/0 sec, 0.85/0.85 sec, 0.67/0.67 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.39/0.39 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.18/0.18 sec, 1.07/1.07 sec, 0.16/0.16 sec, 0.22/0.22 sec, 3.98/3.98 sec, 4.81/4.81 sec )
[LOG] Total clause minimization time: 51.84/54 sec (0.23/0.23 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.94/0.94 sec, 3.85/3.85 sec, 0.65/0.65 sec, 0.57/0.57 sec, 0.59/0.59 sec, 0.33/0.33 sec, 0.44/0.44 sec, 0.78/0.78 sec, 0.39/0.39 sec, 0.54/0.54 sec, 1.09/1.09 sec, 0.86/0.86 sec, 0.7/0.7 sec, 7.09/7.09 sec, 1.18/1.18 sec, 1.07/1.07 sec, 17.86/17.86 sec, 12.51/12.51 sec )
[LOG] Total clause size reduction: 55371 --> 4264 (1780 --> 67, 1232 --> 36, 609 --> 24, 1634 --> 204, 2380 --> 294, 840 --> 18, 664 --> 12, 738 --> 15, 648 --> 12, 960 --> 47, 1185 --> 66, 702 --> 28, 770 --> 19, 988 --> 43, 1800 --> 80, 1184 --> 68, 25769 --> 2457, 2736 --> 133, 2272 --> 121, 4410 --> 371, 2070 --> 149 )
[LOG] Average clause size reduction: 72.9526 --> 5.61792 (84.7619 --> 3.19048, 82.1333 --> 2.4, 76.125 --> 3, 81.7 --> 10.2, 82.069 --> 10.1379, 76.3636 --> 1.63636, 73.7778 --> 1.33333, 73.8 --> 1.5, 72 --> 1.33333, 73.8462 --> 3.61538, 74.0625 --> 4.125, 70.2 --> 2.8, 70 --> 1.72727, 70.5714 --> 3.07143, 72 --> 3.2, 69.6471 --> 4, 72.7938 --> 6.94068, 70.1538 --> 3.41026, 68.8485 --> 3.66667, 68.9062 --> 5.79688, 66.7742 --> 4.80645 )
[LOG] Overall execution time: 68.7 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.31 sec (Real time) / 68.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.19 sec (Real time) / 31.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2802 17 51 1 2713
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 74.7 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 1945 new AND gates.
[LOG] Size before ABC: 4000 AND gates.
[LOG] Size after ABC: 1945 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.77/71 sec (0.73/1 sec, 0.17/0 sec, 0.06/0 sec, 6.35/7 sec, 8.4/8 sec, 2.47/3 sec, 0.74/0 sec, 0.62/1 sec, 0.54/1 sec, 0.88/0 sec, 1.08/2 sec, 1.27/1 sec, 0.7/0 sec, 1.48/2 sec, 1.41/1 sec, 1.33/2 sec, 5.93/6 sec, 1/1 sec, 1.65/1 sec, 1.16/1 sec, 16.2/17 sec, 16.6/16 sec )
[LOG] Nr of iterations: 753 (40, 20, 9, 25, 32, 11, 9, 14, 11, 18, 10, 10, 8, 21, 12, 18, 229, 35, 47, 8, 118, 48 )
[LOG] Total clause computation time: 12.13/12 sec (0.15/0.15 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.99/0.99 sec, 0.73/0.73 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.34/0.34 sec, 0.56/0.56 sec, 0.45/0.45 sec, 0.21/0.21 sec, 0.45/0.45 sec, 0.67/0.67 sec, 0.34/0.34 sec, 0.78/0.78 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.53/0.53 sec, 0.84/0.84 sec, 4.47/4.47 sec )
[LOG] Total clause minimization time: 58.6/59 sec (0.58/0.58 sec, 0.11/0.11 sec, 0.05/0.05 sec, 5.36/5.36 sec, 7.67/7.67 sec, 2.4/2.4 sec, 0.68/0.68 sec, 0.61/0.61 sec, 0.48/0.48 sec, 0.54/0.54 sec, 0.51/0.51 sec, 0.82/0.82 sec, 0.49/0.49 sec, 1.03/1.03 sec, 0.74/0.74 sec, 0.99/0.99 sec, 5.15/5.15 sec, 0.85/0.85 sec, 1.45/1.45 sec, 0.63/0.63 sec, 15.33/15.33 sec, 12.13/12.13 sec )
[LOG] Total clause size reduction: 57874 --> 4000 (3627 --> 240, 1748 --> 55, 728 --> 15, 2160 --> 265, 2759 --> 340, 880 --> 15, 696 --> 12, 1118 --> 19, 850 --> 17, 1428 --> 76, 747 --> 31, 738 --> 26, 567 --> 13, 1600 --> 75, 869 --> 39, 1326 --> 54, 17556 --> 1559, 2584 --> 112, 3450 --> 168, 518 --> 19, 8541 --> 617, 3384 --> 233 )
[LOG] Average clause size reduction: 76.8579 --> 5.31208 (90.675 --> 6, 87.4 --> 2.75, 80.8889 --> 1.66667, 86.4 --> 10.6, 86.2188 --> 10.625, 80 --> 1.36364, 77.3333 --> 1.33333, 79.8571 --> 1.35714, 77.2727 --> 1.54545, 79.3333 --> 4.22222, 74.7 --> 3.1, 73.8 --> 2.6, 70.875 --> 1.625, 76.1905 --> 3.57143, 72.4167 --> 3.25, 73.6667 --> 3, 76.6638 --> 6.80786, 73.8286 --> 3.2, 73.4043 --> 3.57447, 64.75 --> 2.375, 72.3814 --> 5.22881, 70.5 --> 4.85417 )
[LOG] Overall execution time: 74.71 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.31 sec (Real time) / 74.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.65 sec (Real time) / 32.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2677 18 53 1 2584
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 128.81 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 5434 new AND gates.
[LOG] Size before ABC: 10875 AND gates.
[LOG] Size after ABC: 5434 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 124.45/124 sec (0.45/0 sec, 0.17/1 sec, 0.04/0 sec, 5.68/5 sec, 13.83/14 sec, 2.19/2 sec, 0.74/1 sec, 0.8/1 sec, 0.97/1 sec, 1.14/1 sec, 1.28/1 sec, 0.67/1 sec, 1.12/1 sec, 1.74/2 sec, 1.18/1 sec, 1.07/1 sec, 11.07/11 sec, 2.42/2 sec, 3.49/4 sec, 3.99/4 sec, 3.09/3 sec, 21.67/22 sec, 45.65/45 sec )
[LOG] Nr of iterations: 1211 (23, 15, 7, 29, 49, 11, 10, 9, 11, 17, 12, 11, 12, 21, 11, 9, 332, 34, 54, 31, 38, 400, 65 )
[LOG] Total clause computation time: 20.99/16 sec (0.23/0.23 sec, 0.1/0.1 sec, 0/0 sec, 1.45/1.45 sec, 1.07/1.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.33/0.33 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.29/0.29 sec, 2.15/2.15 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.64/0.64 sec, 3.66/3.66 sec, 9.29/9.29 sec )
[LOG] Total clause minimization time: 103.39/108 sec (0.22/0.22 sec, 0.06/0.06 sec, 0.04/0.04 sec, 4.23/4.23 sec, 12.76/12.76 sec, 2.17/2.17 sec, 0.72/0.72 sec, 0.76/0.76 sec, 0.92/0.92 sec, 0.81/0.81 sec, 1.1/1.1 sec, 0.5/0.5 sec, 0.95/0.95 sec, 1.48/1.48 sec, 0.89/0.89 sec, 0.78/0.78 sec, 8.9/8.9 sec, 2.18/2.18 sec, 3.27/3.27 sec, 3.87/3.87 sec, 2.45/2.45 sec, 17.97/17.97 sec, 36.36/36.36 sec )
[LOG] Total clause size reduction: 95770 --> 10875 (2134 --> 82, 1344 --> 36, 570 --> 12, 2632 --> 357, 4464 --> 692, 920 --> 14, 819 --> 14, 720 --> 12, 890 --> 17, 1408 --> 58, 957 --> 38, 860 --> 35, 935 --> 24, 1680 --> 95, 830 --> 35, 656 --> 22, 26811 --> 3339, 2640 --> 107, 4187 --> 226, 2340 --> 98, 2849 --> 141, 30324 --> 5094, 4800 --> 327 )
[LOG] Average clause size reduction: 79.0834 --> 8.98018 (92.7826 --> 3.56522, 89.6 --> 2.4, 81.4286 --> 1.71429, 90.7586 --> 12.3103, 91.102 --> 14.1224, 83.6364 --> 1.27273, 81.9 --> 1.4, 80 --> 1.33333, 80.9091 --> 1.54545, 82.8235 --> 3.41176, 79.75 --> 3.16667, 78.1818 --> 3.18182, 77.9167 --> 2, 80 --> 4.52381, 75.4545 --> 3.18182, 72.8889 --> 2.44444, 80.756 --> 10.0572, 77.6471 --> 3.14706, 77.537 --> 4.18519, 75.4839 --> 3.16129, 74.9737 --> 3.71053, 75.81 --> 12.735, 73.8462 --> 5.03077 )
[LOG] Overall execution time: 128.83 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
Synthesis time: 130.04 sec (Real time) / 129.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.50 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 94.06 sec (Real time) / 93.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 6216 19 55 1 6119
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 78.5 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 2270 new AND gates.
[LOG] Size before ABC: 4794 AND gates.
[LOG] Size after ABC: 2270 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73.19/73 sec (0.61/0 sec, 0.2/0 sec, 0.06/1 sec, 4.41/4 sec, 11.25/11 sec, 2.25/2 sec, 1.94/2 sec, 1.29/2 sec, 0.94/1 sec, 1.54/1 sec, 1.6/2 sec, 0.8/1 sec, 1.32/1 sec, 1.23/1 sec, 1.46/2 sec, 1.4/1 sec, 4.7/5 sec, 1.62/1 sec, 1.79/2 sec, 1.42/1 sec, 1.43/2 sec, 1.67/2 sec, 17.03/17 sec, 11.23/11 sec )
[LOG] Nr of iterations: 752 (30, 20, 5, 26, 40, 12, 15, 12, 15, 15, 15, 10, 11, 15, 15, 12, 129, 13, 38, 11, 14, 10, 172, 97 )
[LOG] Total clause computation time: 13.89/18 sec (0.22/0.22 sec, 0.05/0.05 sec, 0.01/0.01 sec, 1.61/1.61 sec, 0.94/0.94 sec, 0.05/0.05 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.03/0.03 sec, 0.31/0.31 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.09/0.09 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.66/0.66 sec, 0.72/0.72 sec, 0.25/0.25 sec, 0.38/0.38 sec, 0.31/0.31 sec, 0.38/0.38 sec, 0.42/0.42 sec, 3.87/3.87 sec, 2.07/2.07 sec )
[LOG] Total clause minimization time: 59.3/55 sec (0.39/0.39 sec, 0.15/0.15 sec, 0.05/0.05 sec, 2.8/2.8 sec, 10.31/10.31 sec, 2.2/2.2 sec, 1.61/1.61 sec, 1.05/1.05 sec, 0.91/0.91 sec, 1.23/1.23 sec, 1.52/1.52 sec, 0.55/0.55 sec, 1.23/1.23 sec, 0.9/0.9 sec, 1.17/1.17 sec, 0.74/0.74 sec, 3.98/3.98 sec, 1.37/1.37 sec, 1.41/1.41 sec, 1.11/1.11 sec, 1.05/1.05 sec, 1.25/1.25 sec, 13.16/13.16 sec, 9.16/9.16 sec )
[LOG] Total clause size reduction: 63115 --> 4794 (2958 --> 103, 1919 --> 67, 400 --> 7, 2475 --> 346, 3822 --> 543, 1067 --> 15, 1344 --> 23, 1045 --> 16, 1316 --> 43, 1302 --> 44, 1288 --> 64, 819 --> 32, 900 --> 21, 1246 --> 53, 1232 --> 49, 957 --> 41, 11008 --> 991, 1020 --> 28, 3108 --> 130, 830 --> 32, 1066 --> 43, 729 --> 20, 13680 --> 1562, 7584 --> 521 )
[LOG] Average clause size reduction: 83.9295 --> 6.375 (98.6 --> 3.43333, 95.95 --> 3.35, 80 --> 1.4, 95.1923 --> 13.3077, 95.55 --> 13.575, 88.9167 --> 1.25, 89.6 --> 1.53333, 87.0833 --> 1.33333, 87.7333 --> 2.86667, 86.8 --> 2.93333, 85.8667 --> 4.26667, 81.9 --> 3.2, 81.8182 --> 1.90909, 83.0667 --> 3.53333, 82.1333 --> 3.26667, 79.75 --> 3.41667, 85.3333 --> 7.68217, 78.4615 --> 2.15385, 81.7895 --> 3.42105, 75.4545 --> 2.90909, 76.1429 --> 3.07143, 72.9 --> 2, 79.5349 --> 9.0814, 78.1856 --> 5.37113 )
[LOG] Overall execution time: 78.51 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.15 sec (Real time) / 78.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.58 sec (Real time) / 34.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3105 20 58 1 3003
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 56 (10, 15, 6, 2, 15, 8 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1582 --> 110 (306 --> 21, 462 --> 34, 160 --> 10, 31 --> 0, 420 --> 33, 203 --> 12 )
[LOG] Average clause size reduction: 28.25 --> 1.96429 (30.6 --> 2.1, 30.8 --> 2.26667, 26.6667 --> 1.66667, 15.5 --> 0, 28 --> 2.2, 25.375 --> 1.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 246 5 23 1 214
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec )
[LOG] Nr of iterations: 70 (9, 9, 7, 5, 8, 26, 6 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 2242 --> 152 (312 --> 23, 304 --> 16, 222 --> 11, 144 --> 8, 245 --> 11, 850 --> 74, 165 --> 9 )
[LOG] Average clause size reduction: 32.0286 --> 2.17143 (34.6667 --> 2.55556, 33.7778 --> 1.77778, 31.7143 --> 1.57143, 28.8 --> 1.6, 30.625 --> 1.375, 32.6923 --> 2.84615, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 310 6 26 1 272
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.05/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 93 (15, 10, 7, 10, 5, 9, 9, 23, 5 )
[LOG] Total clause computation time: 0.11/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 3526 --> 232 (644 --> 63, 405 --> 22, 264 --> 10, 387 --> 16, 168 --> 7, 328 --> 23, 320 --> 20, 858 --> 64, 152 --> 7 )
[LOG] Average clause size reduction: 37.914 --> 2.49462 (42.9333 --> 4.2, 40.5 --> 2.2, 37.7143 --> 1.42857, 38.7 --> 1.6, 33.6 --> 1.4, 36.4444 --> 2.55556, 35.5556 --> 2.22222, 37.3043 --> 2.78261, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 394 7 30 1 349
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.54 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 442 new AND gates.
[LOG] Size before ABC: 809 AND gates.
[LOG] Size after ABC: 441 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.47/0 sec (0.01/0 sec, 0/0 sec, 0.07/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.17/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 219 (9, 3, 39, 6, 7, 9, 7, 26, 74, 39 )
[LOG] Total clause computation time: 0.15/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 9365 --> 809 (408 --> 17, 100 --> 6, 1862 --> 136, 240 --> 7, 282 --> 11, 368 --> 14, 270 --> 15, 1100 --> 127, 3139 --> 370, 1596 --> 106 )
[LOG] Average clause size reduction: 42.7626 --> 3.69406 (45.3333 --> 1.88889, 33.3333 --> 2, 47.7436 --> 3.48718, 40 --> 1.16667, 40.2857 --> 1.57143, 40.8889 --> 1.55556, 38.5714 --> 2.14286, 42.3077 --> 4.88462, 42.4189 --> 5, 40.9231 --> 2.71795 )
[LOG] Overall execution time: 0.54 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 737 8 33 1 687
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.7 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1828 new AND gates.
[LOG] Size before ABC: 3887 AND gates.
[LOG] Size after ABC: 1827 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.58/3 sec (0.01/0 sec, 0.02/0 sec, 0.06/1 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.07/0 sec, 1.44/1 sec, 0.61/1 sec, 0.23/0 sec )
[LOG] Nr of iterations: 509 (7, 14, 35, 8, 13, 9, 11, 8, 9, 345, 38, 12 )
[LOG] Total clause computation time: 0.44/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.03/0.03 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 2.13/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 1.19/1.19 sec, 0.58/0.58 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 24876 --> 3887 (348 --> 10, 741 --> 43, 1904 --> 108, 385 --> 13, 648 --> 24, 424 --> 17, 520 --> 20, 357 --> 27, 400 --> 27, 16856 --> 3465, 1776 --> 100, 517 --> 33 )
[LOG] Average clause size reduction: 48.8723 --> 7.63654 (49.7143 --> 1.42857, 52.9286 --> 3.07143, 54.4 --> 3.08571, 48.125 --> 1.625, 49.8462 --> 1.84615, 47.1111 --> 1.88889, 47.2727 --> 1.81818, 44.625 --> 3.375, 44.4444 --> 3, 48.858 --> 10.0435, 46.7368 --> 2.63158, 43.0833 --> 2.75 )
[LOG] Overall execution time: 2.7 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.23 sec (Real time) / 3.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.41 sec (Real time) / 6.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2167 9 37 1 2110
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 6.41 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 4027 new AND gates.
[LOG] Size before ABC: 8178 AND gates.
[LOG] Size after ABC: 4027 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.2/6 sec (0.03/0 sec, 0.02/0 sec, 0.13/0 sec, 0.07/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.17/0 sec, 0.11/0 sec, 0.74/1 sec, 4.02/4 sec, 0.78/0 sec )
[LOG] Nr of iterations: 904 (12, 14, 34, 9, 8, 10, 11, 10, 12, 12, 94, 660, 18 )
[LOG] Total clause computation time: 1.06/1 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.5/0.5 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 5.11/5 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.59/0.59 sec, 3.5/3.5 sec, 0.52/0.52 sec )
[LOG] Total clause size reduction: 47264 --> 8178 (693 --> 35, 806 --> 44, 2013 --> 97, 480 --> 15, 413 --> 16, 522 --> 23, 570 --> 19, 504 --> 16, 605 --> 69, 594 --> 57, 4929 --> 661, 34268 --> 7043, 867 --> 83 )
[LOG] Average clause size reduction: 52.2832 --> 9.04646 (57.75 --> 2.91667, 57.5714 --> 3.14286, 59.2059 --> 2.85294, 53.3333 --> 1.66667, 51.625 --> 2, 52.2 --> 2.3, 51.8182 --> 1.72727, 50.4 --> 1.6, 50.4167 --> 5.75, 49.5 --> 4.75, 52.4362 --> 7.03191, 51.9212 --> 10.6712, 48.1667 --> 4.61111 )
[LOG] Overall execution time: 6.41 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.27 sec (Real time) / 7.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.35 sec (Real time) / 18.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 4412 10 40 1 4349
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 14.96 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 7843 new AND gates.
[LOG] Size before ABC: 17515 AND gates.
[LOG] Size after ABC: 7842 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 14.75/15 sec (0.02/0 sec, 0.02/0 sec, 0.13/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.18/0 sec, 0.06/0 sec, 0.28/0 sec, 5.11/5 sec, 7.45/8 sec, 1.35/1 sec )
[LOG] Nr of iterations: 1591 (8, 17, 35, 9, 9, 9, 10, 7, 13, 8, 23, 846, 578, 19 )
[LOG] Total clause computation time: 2.34/5 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.08/0.08 sec, 0.59/0.59 sec, 1/1 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 12.37/10 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.2/0.2 sec, 4.5/4.5 sec, 6.43/6.43 sec, 0.83/0.83 sec )
[LOG] Total clause size reduction: 90128 --> 17515 (476 --> 18, 1072 --> 61, 2244 --> 94, 520 --> 14, 512 --> 20, 504 --> 17, 558 --> 17, 366 --> 10, 720 --> 84, 413 --> 19, 1276 --> 143, 48165 --> 10210, 32312 --> 6733, 990 --> 75 )
[LOG] Average clause size reduction: 56.6486 --> 11.0088 (59.5 --> 2.25, 63.0588 --> 3.58824, 64.1143 --> 2.68571, 57.7778 --> 1.55556, 56.8889 --> 2.22222, 56 --> 1.88889, 55.8 --> 1.7, 52.2857 --> 1.42857, 55.3846 --> 6.46154, 51.625 --> 2.375, 55.4783 --> 6.21739, 56.9326 --> 12.0686, 55.9031 --> 11.6488, 52.1053 --> 3.94737 )
[LOG] Overall execution time: 14.96 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.70 sec (Real time) / 16.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.92 sec (Real time) / 1.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.41 sec (Real time) / 49.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 8268 11 43 1 8201
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 5.9 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3137 new AND gates.
[LOG] Size before ABC: 6425 AND gates.
[LOG] Size after ABC: 3137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.61/5 sec (0.02/0 sec, 0.02/0 sec, 0.23/0 sec, 0.03/0 sec, 0.07/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.24/0 sec, 0.06/0 sec, 0.15/1 sec, 0.1/0 sec, 2.83/2 sec, 1.15/2 sec, 0.64/0 sec )
[LOG] Nr of iterations: 827 (8, 11, 76, 7, 15, 8, 7, 7, 16, 7, 13, 6, 437, 136, 73 )
[LOG] Total clause computation time: 1.16/3 sec (0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.41/0.41 sec, 0.37/0.37 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 4.43/2 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.2/0.2 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.1/0.1 sec, 2.41/2.41 sec, 0.78/0.78 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 50585 --> 6425 (511 --> 12, 720 --> 42, 5325 --> 285, 420 --> 8, 966 --> 87, 476 --> 11, 402 --> 9, 396 --> 9, 975 --> 120, 384 --> 10, 756 --> 57, 310 --> 9, 26596 --> 4695, 8100 --> 816, 4248 --> 255 )
[LOG] Average clause size reduction: 61.1669 --> 7.76904 (63.875 --> 1.5, 65.4545 --> 3.81818, 70.0658 --> 3.75, 60 --> 1.14286, 64.4 --> 5.8, 59.5 --> 1.375, 57.4286 --> 1.28571, 56.5714 --> 1.28571, 60.9375 --> 7.5, 54.8571 --> 1.42857, 58.1538 --> 4.38462, 51.6667 --> 1.5, 60.8604 --> 10.7437, 59.5588 --> 6, 58.1918 --> 3.49315 )
[LOG] Overall execution time: 5.9 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.68 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.18 sec (Real time) / 16.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 3605 12 46 1 3532
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 34.66 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 10974 new AND gates.
[LOG] Size before ABC: 23882 AND gates.
[LOG] Size after ABC: 10974 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 34.2/34 sec (0.04/0 sec, 0.06/0 sec, 0.27/0 sec, 0.06/0 sec, 0.05/1 sec, 0.08/0 sec, 0.04/0 sec, 0.07/0 sec, 0.28/0 sec, 0.06/0 sec, 0.22/0 sec, 0.09/0 sec, 0.05/0 sec, 15.06/15 sec, 9.65/10 sec, 6.07/6 sec, 2.05/2 sec )
[LOG] Nr of iterations: 1914 (9, 23, 77, 12, 11, 9, 11, 7, 8, 9, 9, 10, 9, 1418, 156, 116, 20 )
[LOG] Total clause computation time: 3.14/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.19/0.19 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.46/1.46 sec, 0.59/0.59 sec, 0.37/0.37 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 30.97/33 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.24/0.24 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.04/0.04 sec, 13.53/13.53 sec, 9.05/9.05 sec, 5.69/5.69 sec, 1.7/1.7 sec )
[LOG] Total clause size reduction: 128348 --> 23882 (640 --> 23, 1738 --> 101, 5928 --> 301, 847 --> 21, 760 --> 18, 600 --> 15, 740 --> 18, 438 --> 11, 504 --> 37, 568 --> 15, 560 --> 31, 621 --> 18, 544 --> 14, 94939 --> 21490, 10230 --> 1057, 7475 --> 652, 1216 --> 60 )
[LOG] Average clause size reduction: 67.0575 --> 12.4775 (71.1111 --> 2.55556, 75.5652 --> 4.3913, 76.987 --> 3.90909, 70.5833 --> 1.75, 69.0909 --> 1.63636, 66.6667 --> 1.66667, 67.2727 --> 1.63636, 62.5714 --> 1.57143, 63 --> 4.625, 63.1111 --> 1.66667, 62.2222 --> 3.44444, 62.1 --> 1.8, 60.4444 --> 1.55556, 66.9528 --> 15.1551, 65.5769 --> 6.77564, 64.4397 --> 5.62069, 60.8 --> 3 )
[LOG] Overall execution time: 34.66 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.17 sec (Real time) / 36.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.35 sec (Real time) / 2.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.92 sec (Real time) / 65.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 11497 13 50 1 11417
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 18.54 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 7062 new AND gates.
[LOG] Size before ABC: 18214 AND gates.
[LOG] Size after ABC: 7062 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.98/18 sec (0.26/0 sec, 0.63/1 sec, 0.01/0 sec, 0.2/0 sec, 0.11/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 4.44/5 sec, 0.11/0 sec, 0.19/0 sec, 0.14/0 sec, 4.69/5 sec, 0.17/0 sec, 1.4/1 sec, 4.5/5 sec, 0.96/1 sec )
[LOG] Nr of iterations: 1397 (13, 11, 8, 9, 11, 8, 9, 7, 7, 605, 11, 18, 14, 357, 16, 124, 152, 17 )
[LOG] Total clause computation time: 2.55/1 sec (0.22/0.22 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.45/0.45 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.52/0.52 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.49/0.49 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 15.37/17 sec (0.04/0.04 sec, 0.49/0.49 sec, 0/0 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 3.96/3.96 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.11/0.11 sec, 4.16/4.16 sec, 0.13/0.13 sec, 1.19/1.19 sec, 4.01/4.01 sec, 0.72/0.72 sec )
[LOG] Total clause size reduction: 101704 --> 18214 (1020 --> 38, 840 --> 23, 581 --> 11, 656 --> 56, 810 --> 71, 560 --> 11, 632 --> 12, 468 --> 10, 462 --> 9, 45904 --> 9655, 750 --> 21, 1258 --> 96, 949 --> 62, 25632 --> 5565, 1065 --> 44, 8610 --> 898, 10419 --> 1582, 1088 --> 50 )
[LOG] Average clause size reduction: 72.8017 --> 13.0379 (78.4615 --> 2.92308, 76.3636 --> 2.09091, 72.625 --> 1.375, 72.8889 --> 6.22222, 73.6364 --> 6.45455, 70 --> 1.375, 70.2222 --> 1.33333, 66.8571 --> 1.42857, 66 --> 1.28571, 75.8744 --> 15.9587, 68.1818 --> 1.90909, 69.8889 --> 5.33333, 67.7857 --> 4.42857, 71.7983 --> 15.5882, 66.5625 --> 2.75, 69.4355 --> 7.24194, 68.5461 --> 10.4079, 64 --> 2.94118 )
[LOG] Overall execution time: 18.54 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.09 sec (Real time) / 19.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.95 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.89 sec (Real time) / 29.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 7622 14 53 1 7537
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 7.63 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1396 new AND gates.
[LOG] Size before ABC: 2755 AND gates.
[LOG] Size after ABC: 1396 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.84/7 sec (0.6/1 sec, 0.23/0 sec, 0.03/0 sec, 0.27/0 sec, 0.36/1 sec, 0.1/0 sec, 0.08/0 sec, 0.08/0 sec, 0.06/0 sec, 0.09/0 sec, 0.08/0 sec, 0.16/0 sec, 0.12/0 sec, 0.11/0 sec, 0.09/1 sec, 0.29/0 sec, 0.92/1 sec, 2.22/2 sec, 0.95/1 sec )
[LOG] Nr of iterations: 478 (19, 13, 11, 9, 17, 11, 8, 9, 7, 13, 10, 21, 10, 11, 13, 32, 123, 105, 36 )
[LOG] Total clause computation time: 1.91/3 sec (0.55/0.55 sec, 0.21/0.21 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.32/0.32 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 4.93/4 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.31/0.31 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.25/0.25 sec, 0.81/0.81 sec, 1.9/1.9 sec, 0.66/0.66 sec )
[LOG] Total clause size reduction: 35355 --> 2755 (1620 --> 102, 1068 --> 37, 880 --> 39, 696 --> 43, 1376 --> 63, 850 --> 18, 588 --> 10, 664 --> 13, 492 --> 9, 972 --> 32, 720 --> 17, 1580 --> 131, 702 --> 26, 770 --> 24, 912 --> 33, 2325 --> 274, 9028 --> 1032, 7592 --> 727, 2520 --> 125 )
[LOG] Average clause size reduction: 73.9644 --> 5.7636 (85.2632 --> 5.36842, 82.1538 --> 2.84615, 80 --> 3.54545, 77.3333 --> 4.77778, 80.9412 --> 3.70588, 77.2727 --> 1.63636, 73.5 --> 1.25, 73.7778 --> 1.44444, 70.2857 --> 1.28571, 74.7692 --> 2.46154, 72 --> 1.7, 75.2381 --> 6.2381, 70.2 --> 2.6, 70 --> 2.18182, 70.1538 --> 2.53846, 72.6562 --> 8.5625, 73.3984 --> 8.39024, 72.3048 --> 6.92381, 70 --> 3.47222 )
[LOG] Overall execution time: 7.63 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.08 sec (Real time) / 7.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.62 sec (Real time) / 5.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1996 15 56 1 1906
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 20 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 5164 new AND gates.
[LOG] Size before ABC: 12364 AND gates.
[LOG] Size after ABC: 5164 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.28/20 sec (0.1/0 sec, 0.88/1 sec, 0.01/0 sec, 0.3/1 sec, 0.28/0 sec, 0.09/0 sec, 0.09/0 sec, 0.11/0 sec, 0.07/0 sec, 0.14/0 sec, 0.15/1 sec, 0.1/0 sec, 0.14/0 sec, 0.12/0 sec, 1.56/2 sec, 3.29/3 sec, 3.32/3 sec, 0.57/1 sec, 5.37/5 sec, 2.59/3 sec )
[LOG] Nr of iterations: 1245 (20, 12, 8, 8, 13, 9, 9, 8, 9, 9, 23, 15, 27, 16, 163, 302, 349, 42, 156, 47 )
[LOG] Total clause computation time: 3.31/2 sec (0.02/0.02 sec, 0.21/0.21 sec, 0/0 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.37/0.37 sec, 0.58/0.58 sec, 0.09/0.09 sec, 0.89/0.89 sec, 0.53/0.53 sec )
[LOG] Total clause minimization time: 15.95/18 sec (0.08/0.08 sec, 0.67/0.67 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.09/0.09 sec, 1.37/1.37 sec, 2.91/2.91 sec, 2.73/2.73 sec, 0.48/0.48 sec, 4.48/4.48 sec, 2.06/2.06 sec )
[LOG] Total clause size reduction: 98415 --> 12364 (1805 --> 66, 1034 --> 32, 651 --> 23, 644 --> 33, 1092 --> 123, 720 --> 13, 712 --> 12, 616 --> 11, 696 --> 12, 688 --> 15, 1870 --> 67, 1176 --> 30, 2158 --> 86, 1230 --> 44, 13122 --> 2418, 24080 --> 4600, 27492 --> 2469, 3198 --> 149, 11935 --> 1876, 3496 --> 285 )
[LOG] Average clause size reduction: 79.0482 --> 9.93092 (90.25 --> 3.3, 86.1667 --> 2.66667, 81.375 --> 2.875, 80.5 --> 4.125, 84 --> 9.46154, 80 --> 1.44444, 79.1111 --> 1.33333, 77 --> 1.375, 77.3333 --> 1.33333, 76.4444 --> 1.66667, 81.3043 --> 2.91304, 78.4 --> 2, 79.9259 --> 3.18519, 76.875 --> 2.75, 80.5031 --> 14.8344, 79.7351 --> 15.2318, 78.7736 --> 7.0745, 76.1429 --> 3.54762, 76.5064 --> 12.0256, 74.383 --> 6.06383 )
[LOG] Overall execution time: 20 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.24 sec (Real time) / 20.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.52 sec (Real time) / 1.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.12 sec (Real time) / 26.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 5806 16 59 1 5711
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 38.01 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 9478 new AND gates.
[LOG] Size before ABC: 22799 AND gates.
[LOG] Size after ABC: 9478 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 37.08/37 sec (0.13/0 sec, 0.03/0 sec, 0/0 sec, 0.44/0 sec, 0.37/1 sec, 0.17/0 sec, 0.12/0 sec, 0.11/0 sec, 0.11/0 sec, 0.14/0 sec, 0.12/0 sec, 0.09/0 sec, 0.13/1 sec, 0.19/0 sec, 0.36/0 sec, 0.3/0 sec, 6.5/7 sec, 0.77/1 sec, 0.92/1 sec, 21.59/21 sec, 4.49/5 sec )
[LOG] Nr of iterations: 1958 (25, 13, 6, 16, 12, 10, 9, 8, 9, 11, 10, 14, 18, 24, 33, 22, 715, 78, 72, 801, 52 )
[LOG] Total clause computation time: 4.37/5 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.8/0.8 sec, 0.16/0.16 sec, 0.14/0.14 sec, 2.1/2.1 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 32.64/32 sec (0.1/0.1 sec, 0.02/0.02 sec, 0/0 sec, 0.22/0.22 sec, 0.23/0.23 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.33/0.33 sec, 0.27/0.27 sec, 5.67/5.67 sec, 0.6/0.6 sec, 0.78/0.78 sec, 19.46/19.46 sec, 3.88/3.88 sec )
[LOG] Total clause size reduction: 161563 --> 22799 (2400 --> 90, 1188 --> 29, 490 --> 9, 1455 --> 112, 1056 --> 79, 855 --> 14, 752 --> 12, 651 --> 11, 736 --> 12, 910 --> 23, 810 --> 17, 1157 --> 29, 1496 --> 48, 2001 --> 70, 2752 --> 305, 1785 --> 208, 59976 --> 7244, 6391 --> 330, 5822 --> 480, 64800 --> 13415, 4080 --> 262 )
[LOG] Average clause size reduction: 82.5143 --> 11.644 (96 --> 3.6, 91.3846 --> 2.23077, 81.6667 --> 1.5, 90.9375 --> 7, 88 --> 6.58333, 85.5 --> 1.4, 83.5556 --> 1.33333, 81.375 --> 1.375, 81.7778 --> 1.33333, 82.7273 --> 2.09091, 81 --> 1.7, 82.6429 --> 2.07143, 83.1111 --> 2.66667, 83.375 --> 2.91667, 83.3939 --> 9.24242, 81.1364 --> 9.45455, 83.8825 --> 10.1315, 81.9359 --> 4.23077, 80.8611 --> 6.66667, 80.8989 --> 16.7478, 78.4615 --> 5.03846 )
[LOG] Overall execution time: 38.01 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.43 sec (Real time) / 39.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.18 sec (Real time) / 2.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 84.21 sec (Real time) / 84.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 10160 17 62 1 10060
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 30.91 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 5559 new AND gates.
[LOG] Size before ABC: 11698 AND gates.
[LOG] Size after ABC: 5559 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.58/30 sec (0.1/0 sec, 0.06/0 sec, 0.01/0 sec, 0.5/1 sec, 1.01/1 sec, 0.16/0 sec, 0.25/0 sec, 0.22/0 sec, 0.13/0 sec, 0.32/1 sec, 0.27/0 sec, 0.22/0 sec, 0.13/0 sec, 0.22/1 sec, 0.29/0 sec, 0.19/0 sec, 4.19/4 sec, 1.03/1 sec, 0.88/1 sec, 1.44/2 sec, 11.23/11 sec, 6.73/7 sec )
[LOG] Nr of iterations: 1534 (15, 19, 6, 7, 15, 9, 8, 9, 9, 19, 20, 11, 11, 25, 23, 14, 454, 105, 84, 78, 491, 102 )
[LOG] Total clause computation time: 4.25/4 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.55/0.55 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.11/0.11 sec, 1.18/1.18 sec, 1.13/1.13 sec )
[LOG] Total clause minimization time: 25.26/26 sec (0.06/0.06 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.25/0.25 sec, 0.72/0.72 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.12/0.12 sec, 3.6/3.6 sec, 0.81/0.81 sec, 0.71/0.71 sec, 1.32/1.32 sec, 10.04/10.04 sec, 5.6/5.6 sec )
[LOG] Total clause size reduction: 133165 --> 11698 (1470 --> 59, 1872 --> 59, 515 --> 9, 612 --> 35, 1414 --> 101, 800 --> 12, 693 --> 9, 784 --> 12, 776 --> 12, 1728 --> 167, 1805 --> 184, 940 --> 22, 930 --> 21, 2208 --> 58, 2002 --> 75, 1170 --> 32, 40317 --> 3381, 9152 --> 574, 7221 --> 333, 6622 --> 942, 41650 --> 5020, 8484 --> 581 )
[LOG] Average clause size reduction: 86.809 --> 7.62581 (98 --> 3.93333, 98.5263 --> 3.10526, 85.8333 --> 1.5, 87.4286 --> 5, 94.2667 --> 6.73333, 88.8889 --> 1.33333, 86.625 --> 1.125, 87.1111 --> 1.33333, 86.2222 --> 1.33333, 90.9474 --> 8.78947, 90.25 --> 9.2, 85.4545 --> 2, 84.5455 --> 1.90909, 88.32 --> 2.32, 87.0435 --> 3.26087, 83.5714 --> 2.28571, 88.804 --> 7.44714, 87.1619 --> 5.46667, 85.9643 --> 3.96429, 84.8974 --> 12.0769, 84.8269 --> 10.224, 83.1765 --> 5.69608 )
[LOG] Overall execution time: 30.92 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.21 sec (Real time) / 31.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.53 sec (Real time) / 1.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.52 sec (Real time) / 59.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 6281 18 65 1 6176
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 9072.7 sec CPU time.
[LOG] Relation determinization time: 9115 sec real time.
[LOG] Final circuit size: 233606 new AND gates.
[LOG] Size before ABC: 915225 AND gates.
[LOG] Size after ABC: 233606 AND gates.
[LOG] Time for optimizing with ABC: 43 seconds.
[LOG] Total time for all control signals: 9069.98/9069 sec (0.22/0 sec, 0.42/0 sec, 0.02/0 sec, 0.96/1 sec, 0.97/1 sec, 0.23/0 sec, 0.18/1 sec, 0.21/0 sec, 0.12/0 sec, 0.38/0 sec, 0.23/1 sec, 0.36/0 sec, 0.15/0 sec, 0.12/0 sec, 445.35/446 sec, 5/5 sec, 161.15/161 sec, 19.82/20 sec, 18.12/18 sec, 6943.89/6943 sec, 16.8/17 sec, 1206.51/1207 sec, 248.77/248 sec )
[LOG] Nr of iterations: 46221 (17, 60, 6, 7, 14, 14, 8, 8, 9, 12, 24, 32, 15, 10, 28536, 14, 502, 103, 88, 15115, 24, 1571, 32 )
[LOG] Total clause computation time: 503.24/496 sec (0.11/0.11 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.61/0.61 sec, 0.36/0.36 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.04/0.04 sec, 41.99/41.99 sec, 1.66/1.66 sec, 11.89/11.89 sec, 3.15/3.15 sec, 2.58/2.58 sec, 285.84/285.84 sec, 1.52/1.52 sec, 115.31/115.31 sec, 37.83/37.83 sec )
[LOG] Total clause minimization time: 8563.5/8571 sec (0.11/0.11 sec, 0.35/0.35 sec, 0/0 sec, 0.35/0.35 sec, 0.61/0.61 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.1/0.1 sec, 0.34/0.34 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.12/0.12 sec, 0.08/0.08 sec, 401.34/401.34 sec, 3.34/3.34 sec, 149.21/149.21 sec, 16.66/16.66 sec, 15.53/15.53 sec, 6657.02/6657.02 sec, 15.28/15.28 sec, 1091.08/1091.08 sec, 210.94/210.94 sec )
[LOG] Total clause size reduction: 4348187 --> 915225 (1760 --> 54, 6431 --> 608, 540 --> 9, 642 --> 38, 1378 --> 75, 1365 --> 18, 728 --> 9, 721 --> 10, 816 --> 12, 1111 --> 39, 2300 --> 66, 3069 --> 173, 1372 --> 30, 873 --> 19, 2739360 --> 579730, 1235 --> 35, 47094 --> 5543, 9486 --> 426, 8004 --> 364, 1375374 --> 300952, 2070 --> 292, 139730 --> 26540, 2728 --> 183 )
[LOG] Average clause size reduction: 94.0738 --> 19.8011 (103.529 --> 3.17647, 107.183 --> 10.1333, 90 --> 1.5, 91.7143 --> 5.42857, 98.4286 --> 5.35714, 97.5 --> 1.28571, 91 --> 1.125, 90.125 --> 1.25, 90.6667 --> 1.33333, 92.5833 --> 3.25, 95.8333 --> 2.75, 95.9062 --> 5.40625, 91.4667 --> 2, 87.3 --> 1.9, 95.9966 --> 20.3157, 88.2143 --> 2.5, 93.8127 --> 11.0418, 92.0971 --> 4.13592, 90.9545 --> 4.13636, 90.994 --> 19.9108, 86.25 --> 12.1667, 88.9433 --> 16.8937, 85.25 --> 5.71875 )
[LOG] Overall execution time: 9072.7 sec CPU time.
[LOG] Overall execution time: 9115 sec real time.
Synthesis time: 9114.77 sec (Real time) / 9107.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 39.26 sec (Real time) / 39.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9814.40 sec (Real time) / 9812.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 234368 19 68 1 234258
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1098.55 sec CPU time.
[LOG] Relation determinization time: 1126 sec real time.
[LOG] Final circuit size: 151937 new AND gates.
[LOG] Size before ABC: 626462 AND gates.
[LOG] Size after ABC: 151937 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 1095.86/1096 sec (0.31/0 sec, 0.16/0 sec, 0.01/0 sec, 0.96/1 sec, 0.75/1 sec, 0.39/0 sec, 0.26/1 sec, 0.25/0 sec, 0.18/0 sec, 0.36/0 sec, 0.27/1 sec, 0.31/0 sec, 0.14/0 sec, 0.39/1 sec, 0.22/0 sec, 0.24/0 sec, 8.77/9 sec, 0.42/0 sec, 1.18/1 sec, 688.61/689 sec, 6.93/7 sec, 5.73/6 sec, 248.2/248 sec, 130.82/131 sec )
[LOG] Nr of iterations: 29450 (32, 26, 5, 7, 11, 9, 8, 8, 9, 11, 24, 23, 9, 16, 9, 13, 577, 19, 93, 27778, 26, 30, 564, 143 )
[LOG] Total clause computation time: 103.04/106 sec (0.06/0.06 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.66/0.66 sec, 0.35/0.35 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.07/0.07 sec, 1.06/1.06 sec, 0.08/0.08 sec, 0.27/0.27 sec, 59.69/59.69 sec, 1.77/1.77 sec, 1.48/1.48 sec, 30.3/30.3 sec, 6.87/6.87 sec )
[LOG] Total clause minimization time: 990.55/988 sec (0.25/0.25 sec, 0.12/0.12 sec, 0/0 sec, 0.3/0.3 sec, 0.4/0.4 sec, 0.37/0.37 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.34/0.34 sec, 0.2/0.2 sec, 0.17/0.17 sec, 7.66/7.66 sec, 0.34/0.34 sec, 0.91/0.91 sec, 626.76/626.76 sec, 5.15/5.15 sec, 4.25/4.25 sec, 217.86/217.86 sec, 123.94/123.94 sec )
[LOG] Total clause size reduction: 2826857 --> 626462 (3565 --> 293, 2850 --> 180, 452 --> 7, 672 --> 40, 1110 --> 100, 880 --> 10, 763 --> 8, 756 --> 9, 856 --> 11, 1060 --> 18, 2415 --> 73, 2288 --> 55, 824 --> 13, 1530 --> 38, 808 --> 17, 1200 --> 33, 57024 --> 8925, 1764 --> 57, 8924 --> 373, 2666592 --> 606409, 2375 --> 80, 2726 --> 84, 52359 --> 8847, 13064 --> 782 )
[LOG] Average clause size reduction: 95.9884 --> 21.2721 (111.406 --> 9.15625, 109.615 --> 6.92308, 90.4 --> 1.4, 96 --> 5.71429, 100.909 --> 9.09091, 97.7778 --> 1.11111, 95.375 --> 1, 94.5 --> 1.125, 95.1111 --> 1.22222, 96.3636 --> 1.63636, 100.625 --> 3.04167, 99.4783 --> 2.3913, 91.5556 --> 1.44444, 95.625 --> 2.375, 89.7778 --> 1.88889, 92.3077 --> 2.53846, 98.8284 --> 15.4679, 92.8421 --> 3, 95.957 --> 4.01075, 95.9965 --> 21.8305, 91.3462 --> 3.07692, 90.8667 --> 2.8, 92.8351 --> 15.6862, 91.3566 --> 5.46853 )
[LOG] Overall execution time: 1098.56 sec CPU time.
[LOG] Overall execution time: 1126 sec real time.
Synthesis time: 1125.90 sec (Real time) / 1121.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 27.06 sec (Real time) / 26.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2762.29 sec (Real time) / 2761.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 152739 20 71 1 152624
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 53 (10, 18, 5, 2, 12, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1501 --> 106 (306 --> 19, 561 --> 43, 128 --> 8, 31 --> 0, 330 --> 27, 145 --> 9 )
[LOG] Average clause size reduction: 28.3208 --> 2 (30.6 --> 1.9, 31.1667 --> 2.38889, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.25, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 239 5 23 1 206
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 215 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0.04/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 84 (12, 24, 7, 9, 8, 18, 6 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2801 --> 215 (429 --> 28, 874 --> 73, 222 --> 9, 288 --> 22, 245 --> 21, 578 --> 53, 165 --> 9 )
[LOG] Average clause size reduction: 33.3452 --> 2.55952 (35.75 --> 2.33333, 36.4167 --> 3.04167, 31.7143 --> 1.28571, 32 --> 2.44444, 30.625 --> 2.625, 32.1111 --> 2.94444, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 335 6 26 1 297
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.51 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 248 new AND gates.
[LOG] Size before ABC: 445 AND gates.
[LOG] Size after ABC: 247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.45/1 sec (0.04/0 sec, 0.07/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.1/0 sec, 0.14/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 141 (10, 29, 7, 8, 8, 11, 9, 54, 5 )
[LOG] Total clause computation time: 0.13/1 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.32/0 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0/0 sec )
[LOG] Total clause size reduction: 5482 --> 445 (414 --> 20, 1260 --> 123, 264 --> 9, 301 --> 13, 294 --> 12, 410 --> 43, 320 --> 29, 2067 --> 189, 152 --> 7 )
[LOG] Average clause size reduction: 38.8794 --> 3.15603 (41.4 --> 2, 43.4483 --> 4.24138, 37.7143 --> 1.28571, 37.625 --> 1.625, 36.75 --> 1.5, 37.2727 --> 3.90909, 35.5556 --> 3.22222, 38.2778 --> 3.5, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.78 sec (Real time) / 1.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 493 7 30 1 448
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.18 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 629 new AND gates.
[LOG] Size before ABC: 1205 AND gates.
[LOG] Size after ABC: 629 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.99/2 sec (0.02/0 sec, 0.02/0 sec, 0.42/0 sec, 0.18/1 sec, 0.12/0 sec, 0.08/0 sec, 0.24/0 sec, 0.27/0 sec, 0.27/1 sec, 0.37/0 sec )
[LOG] Nr of iterations: 307 (8, 9, 97, 25, 20, 21, 17, 28, 31, 51 )
[LOG] Total clause computation time: 0.5/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 1.47/2 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.39/0.39 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 13724 --> 1205 (357 --> 15, 400 --> 23, 4704 --> 459, 1152 --> 79, 893 --> 63, 920 --> 65, 720 --> 72, 1188 --> 153, 1290 --> 112, 2100 --> 164 )
[LOG] Average clause size reduction: 44.7036 --> 3.92508 (44.625 --> 1.875, 44.4444 --> 2.55556, 48.4948 --> 4.73196, 46.08 --> 3.16, 44.65 --> 3.15, 43.8095 --> 3.09524, 42.3529 --> 4.23529, 42.4286 --> 5.46429, 41.6129 --> 3.6129, 41.1765 --> 3.21569 )
[LOG] Overall execution time: 2.18 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.52 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.01 sec (Real time) / 7.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 915 8 33 1 864
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 18.83 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 2263 new AND gates.
[LOG] Size before ABC: 4637 AND gates.
[LOG] Size after ABC: 2263 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.3/18 sec (0.06/0 sec, 0.04/0 sec, 1.4/2 sec, 0.29/0 sec, 0.32/0 sec, 0.27/0 sec, 0.25/1 sec, 0.76/0 sec, 1.95/2 sec, 6.06/7 sec, 3.7/3 sec, 3.2/3 sec )
[LOG] Nr of iterations: 814 (8, 14, 166, 20, 29, 21, 28, 14, 165, 209, 116, 24 )
[LOG] Total clause computation time: 4.07/3 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.38/0.38 sec, 0.38/0.38 sec, 1.65/1.65 sec, 0.4/0.4 sec, 0.83/0.83 sec )
[LOG] Total clause minimization time: 14.21/15 sec (0.03/0.03 sec, 0.03/0.03 sec, 1.15/1.15 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.38/0.38 sec, 1.57/1.57 sec, 4.4/4.4 sec, 3.3/3.3 sec, 2.37/2.37 sec )
[LOG] Total clause size reduction: 41064 --> 4637 (406 --> 16, 741 --> 40, 9240 --> 1057, 1045 --> 64, 1512 --> 97, 1060 --> 70, 1404 --> 88, 663 --> 73, 8200 --> 887, 10192 --> 1710, 5520 --> 457, 1081 --> 78 )
[LOG] Average clause size reduction: 50.4472 --> 5.69656 (50.75 --> 2, 52.9286 --> 2.85714, 55.6627 --> 6.36747, 52.25 --> 3.2, 52.1379 --> 3.34483, 50.4762 --> 3.33333, 50.1429 --> 3.14286, 47.3571 --> 5.21429, 49.697 --> 5.37576, 48.7656 --> 8.18182, 47.5862 --> 3.93966, 45.0417 --> 3.25 )
[LOG] Overall execution time: 18.83 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.49 sec (Real time) / 19.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.69 sec (Real time) / 65.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2593 9 37 1 2535
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 105.66 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 5156 new AND gates.
[LOG] Size before ABC: 10887 AND gates.
[LOG] Size after ABC: 5156 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 104.17/105 sec (0.11/0 sec, 0.07/1 sec, 6.89/6 sec, 1.17/2 sec, 2.33/2 sec, 2/2 sec, 1.6/2 sec, 1.55/1 sec, 5.29/5 sec, 14.2/15 sec, 24.3/24 sec, 29.77/30 sec, 14.89/15 sec )
[LOG] Nr of iterations: 1517 (9, 11, 290, 23, 36, 26, 28, 27, 18, 399, 95, 532, 23 )
[LOG] Total clause computation time: 18.93/14 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.94/0.94 sec, 0.15/0.15 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.1/0.1 sec, 2.81/2.81 sec, 2.81/2.81 sec, 2.99/2.99 sec, 4.11/4.11 sec, 4.11/4.11 sec )
[LOG] Total clause minimization time: 85.19/91 sec (0.07/0.07 sec, 0.05/0.05 sec, 5.93/5.93 sec, 1.02/1.02 sec, 2/2 sec, 1.75/1.75 sec, 1.32/1.32 sec, 1.45/1.45 sec, 2.48/2.48 sec, 11.38/11.38 sec, 21.31/21.31 sec, 25.65/25.65 sec, 10.78/10.78 sec )
[LOG] Total clause size reduction: 82726 --> 10887 (504 --> 14, 620 --> 42, 17629 --> 2141, 1320 --> 76, 2065 --> 107, 1450 --> 83, 1539 --> 92, 1456 --> 94, 935 --> 107, 21492 --> 2786, 4982 --> 494, 27612 --> 4780, 1122 --> 71 )
[LOG] Average clause size reduction: 54.5326 --> 7.17666 (56 --> 1.55556, 56.3636 --> 3.81818, 60.7897 --> 7.38276, 57.3913 --> 3.30435, 57.3611 --> 2.97222, 55.7692 --> 3.19231, 54.9643 --> 3.28571, 53.9259 --> 3.48148, 51.9444 --> 5.94444, 53.8647 --> 6.98246, 52.4421 --> 5.2, 51.9023 --> 8.98496, 48.7826 --> 3.08696 )
[LOG] Overall execution time: 105.66 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 106.79 sec (Real time) / 106.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.57 sec (Real time) / 1.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 399.93 sec (Real time) / 399.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 5528 10 40 1 5465
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 512.63 sec CPU time.
[LOG] Relation determinization time: 516 sec real time.
[LOG] Final circuit size: 13542 new AND gates.
[LOG] Size before ABC: 29920 AND gates.
[LOG] Size after ABC: 13542 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 508.99/509 sec (0.41/0 sec, 0.23/1 sec, 53.77/53 sec, 11.46/12 sec, 8.92/9 sec, 9.76/10 sec, 6.8/6 sec, 4.9/5 sec, 21.84/22 sec, 5.23/5 sec, 79.88/80 sec, 120.08/120 sec, 124.11/124 sec, 61.6/62 sec )
[LOG] Nr of iterations: 3443 (12, 18, 687, 29, 35, 44, 32, 21, 26, 23, 995, 804, 684, 33 )
[LOG] Total clause computation time: 86.93/95 sec (0.1/0.1 sec, 0.06/0.06 sec, 5.14/5.14 sec, 0.25/0.25 sec, 0.35/0.35 sec, 0.45/0.45 sec, 0.13/0.13 sec, 0.33/0.33 sec, 8.2/8.2 sec, 0.77/0.77 sec, 10.83/10.83 sec, 17.35/17.35 sec, 20.32/20.32 sec, 22.65/22.65 sec )
[LOG] Total clause minimization time: 421.89/414 sec (0.31/0.31 sec, 0.17/0.17 sec, 48.61/48.61 sec, 11.21/11.21 sec, 8.57/8.57 sec, 9.3/9.3 sec, 6.67/6.67 sec, 4.57/4.57 sec, 13.64/13.64 sec, 4.46/4.46 sec, 69.02/69.02 sec, 102.67/102.67 sec, 103.75/103.75 sec, 38.94/38.94 sec )
[LOG] Total clause size reduction: 203239 --> 29920 (748 --> 38, 1139 --> 70, 45276 --> 6221, 1820 --> 106, 2176 --> 131, 2709 --> 177, 1922 --> 113, 1220 --> 57, 1500 --> 178, 1298 --> 52, 57652 --> 8188, 45771 --> 7617, 38248 --> 6840, 1760 --> 132 )
[LOG] Average clause size reduction: 59.0296 --> 8.6901 (62.3333 --> 3.16667, 63.2778 --> 3.88889, 65.9039 --> 9.05531, 62.7586 --> 3.65517, 62.1714 --> 3.74286, 61.5682 --> 4.02273, 60.0625 --> 3.53125, 58.0952 --> 2.71429, 57.6923 --> 6.84615, 56.4348 --> 2.26087, 57.9417 --> 8.22915, 56.9291 --> 9.47388, 55.9181 --> 10, 53.3333 --> 4 )
[LOG] Overall execution time: 512.65 sec CPU time.
[LOG] Overall execution time: 516 sec real time.
Synthesis time: 515.72 sec (Real time) / 513.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.78 sec (Real time) / 2.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2961.38 sec (Real time) / 2960.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 13954 11 43 1 13886
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.64 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1627 new AND gates.
[LOG] Size before ABC: 3058 AND gates.
[LOG] Size after ABC: 1625 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.61/1 sec (0.01/0 sec, 0.04/0 sec, 0.05/0 sec, 0/0 sec, 0.05/0 sec, 0.01/0 sec, 0.95/1 sec, 0.5/0 sec )
[LOG] Nr of iterations: 462 (10, 7, 9, 4, 19, 9, 300, 104 )
[LOG] Total clause computation time: 0.36/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 1.25/1 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.77/0.77 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 16864 --> 3058 (387 --> 20, 252 --> 33, 328 --> 21, 120 --> 5, 702 --> 46, 304 --> 29, 11063 --> 2281, 3708 --> 623 )
[LOG] Average clause size reduction: 36.5022 --> 6.61905 (38.7 --> 2, 36 --> 4.71429, 36.4444 --> 2.33333, 30 --> 1.25, 36.9474 --> 2.42105, 33.7778 --> 3.22222, 36.8767 --> 7.60333, 35.6538 --> 5.99038 )
[LOG] Overall execution time: 1.64 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.11 sec (Real time) / 1.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.05 sec (Real time) / 6.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1845 7 28 1 1804
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 11.31 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 3599 new AND gates.
[LOG] Size before ABC: 7362 AND gates.
[LOG] Size after ABC: 3599 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.19/11 sec (0.01/0 sec, 0.19/0 sec, 0.01/0 sec, 1.29/1 sec, 0.01/0 sec, 1.24/2 sec, 1.85/1 sec, 1.48/2 sec, 4.03/4 sec, 1.08/1 sec )
[LOG] Nr of iterations: 1072 (5, 15, 9, 288, 7, 167, 166, 120, 231, 64 )
[LOG] Total clause computation time: 1.85/2 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.18/0.18 sec, 0/0 sec, 0.1/0.1 sec, 0.32/0.32 sec, 0.18/0.18 sec, 0.74/0.74 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 9.31/9 sec (0/0 sec, 0.16/0.16 sec, 0.01/0.01 sec, 1.11/1.11 sec, 0.01/0.01 sec, 1.13/1.13 sec, 1.51/1.51 sec, 1.3/1.3 sec, 3.29/3.29 sec, 0.79/0.79 sec )
[LOG] Total clause size reduction: 50311 --> 7362 (212 --> 9, 728 --> 83, 408 --> 21, 14350 --> 2493, 294 --> 11, 7968 --> 933, 7755 --> 1324, 5474 --> 601, 10350 --> 1452, 2772 --> 435 )
[LOG] Average clause size reduction: 46.9319 --> 6.86754 (42.4 --> 1.8, 48.5333 --> 5.53333, 45.3333 --> 2.33333, 49.8264 --> 8.65625, 42 --> 1.57143, 47.7126 --> 5.58683, 46.7169 --> 7.9759, 45.6167 --> 5.00833, 44.8052 --> 6.28571, 43.3125 --> 6.79688 )
[LOG] Overall execution time: 11.31 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.21 sec (Real time) / 11.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.92 sec (Real time) / 56.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3889 9 34 1 3836
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 486.18 sec CPU time.
[LOG] Relation determinization time: 494 sec real time.
[LOG] Final circuit size: 27253 new AND gates.
[LOG] Size before ABC: 59246 AND gates.
[LOG] Size after ABC: 27252 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 485.8/485 sec (0.02/0 sec, 0.32/0 sec, 0.01/0 sec, 0.59/0 sec, 0.01/0 sec, 1.26/2 sec, 0.06/0 sec, 15.87/16 sec, 65.89/66 sec, 271.93/272 sec, 129.84/129 sec )
[LOG] Nr of iterations: 6461 (5, 11, 6, 19, 7, 129, 19, 1481, 1633, 2643, 508 )
[LOG] Total clause computation time: 64.45/54 sec (0/0 sec, 0.3/0.3 sec, 0/0 sec, 0.24/0.24 sec, 0/0 sec, 0.22/0.22 sec, 0.01/0.01 sec, 2.01/2.01 sec, 4.12/4.12 sec, 19.3/19.3 sec, 38.25/38.25 sec )
[LOG] Total clause minimization time: 421.07/430 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.01/0.01 sec, 1.03/1.03 sec, 0.05/0.05 sec, 13.82/13.82 sec, 61.68/61.68 sec, 252.5/252.5 sec, 91.58/91.58 sec )
[LOG] Total clause size reduction: 333890 --> 59246 (240 --> 9, 590 --> 43, 290 --> 11, 1026 --> 91, 336 --> 14, 7040 --> 1001, 972 --> 93, 78440 --> 12776, 84864 --> 13941, 134742 --> 26869, 25350 --> 4398 )
[LOG] Average clause size reduction: 51.6778 --> 9.16979 (48 --> 1.8, 53.6364 --> 3.90909, 48.3333 --> 1.83333, 54 --> 4.78947, 48 --> 2, 54.5736 --> 7.75969, 51.1579 --> 4.89474, 52.9642 --> 8.6266, 51.9682 --> 8.53705, 50.9807 --> 10.1661, 49.9016 --> 8.65748 )
[LOG] Overall execution time: 486.18 sec CPU time.
[LOG] Overall execution time: 494 sec real time.
Synthesis time: 493.42 sec (Real time) / 491.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.89 sec (Real time) / 4.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3407.65 sec (Real time) / 3406.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 27591 11 38 1 27532
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 68.49 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 8601 new AND gates.
[LOG] Size before ABC: 18342 AND gates.
[LOG] Size after ABC: 8601 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 68.08/68 sec (4.93/5 sec, 7.49/7 sec, 8.13/8 sec, 1.25/2 sec, 4.57/4 sec, 5.04/5 sec, 6.84/7 sec, 6.22/6 sec, 17.08/17 sec, 0.11/1 sec, 2.13/2 sec, 4.14/4 sec, 0.15/0 sec )
[LOG] Nr of iterations: 2142 (480, 334, 423, 21, 172, 175, 209, 124, 154, 12, 11, 16, 11 )
[LOG] Total clause computation time: 14.95/17 sec (0.97/0.97 sec, 0.58/0.58 sec, 1.46/1.46 sec, 1.12/1.12 sec, 0.39/0.39 sec, 0.47/0.47 sec, 0.76/0.76 sec, 1.68/1.68 sec, 4.93/4.93 sec, 0.02/0.02 sec, 2.03/2.03 sec, 0.5/0.5 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 53.06/51 sec (3.94/3.94 sec, 6.89/6.89 sec, 6.66/6.66 sec, 0.13/0.13 sec, 4.17/4.17 sec, 4.56/4.56 sec, 6.08/6.08 sec, 4.54/4.54 sec, 12.15/12.15 sec, 0.09/0.09 sec, 0.1/0.1 sec, 3.64/3.64 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 140293 --> 18342 (33051 --> 5848, 22644 --> 2302, 28274 --> 4658, 1320 --> 92, 11115 --> 1007, 11136 --> 972, 13104 --> 1144, 7626 --> 1067, 9333 --> 1133, 660 --> 23, 590 --> 33, 870 --> 37, 570 --> 26 )
[LOG] Average clause size reduction: 65.4963 --> 8.56303 (68.8563 --> 12.1833, 67.7964 --> 6.89222, 66.8416 --> 11.0118, 62.8571 --> 4.38095, 64.6221 --> 5.85465, 63.6343 --> 5.55429, 62.6986 --> 5.47368, 61.5 --> 8.60484, 60.6039 --> 7.35714, 55 --> 1.91667, 53.6364 --> 3, 54.375 --> 2.3125, 51.8182 --> 2.36364 )
[LOG] Overall execution time: 68.49 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 70.51 sec (Real time) / 70.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.96 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 520.22 sec (Real time) / 519.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 9015 13 43 1 8946
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 112.78 sec CPU time.
[LOG] Relation determinization time: 116 sec real time.
[LOG] Final circuit size: 12012 new AND gates.
[LOG] Size before ABC: 25970 AND gates.
[LOG] Size after ABC: 12012 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 112.27/112 sec (5.5/5 sec, 11.41/12 sec, 16.12/16 sec, 4.69/5 sec, 10.02/10 sec, 9.77/9 sec, 9.29/10 sec, 10.3/10 sec, 6.16/6 sec, 24.39/25 sec, 0.16/0 sec, 0.26/0 sec, 4.14/4 sec, 0.06/0 sec )
[LOG] Nr of iterations: 2933 (541, 547, 620, 32, 201, 178, 233, 239, 95, 195, 14, 17, 16, 5 )
[LOG] Total clause computation time: 16.93/14 sec (0.69/0.69 sec, 1.05/1.05 sec, 1.85/1.85 sec, 1.2/1.2 sec, 0.55/0.55 sec, 0.42/0.42 sec, 0.7/0.7 sec, 0.96/0.96 sec, 1.42/1.42 sec, 6.08/6.08 sec, 0.07/0.07 sec, 0.07/0.07 sec, 1.86/1.86 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 95.21/98 sec (4.79/4.79 sec, 10.34/10.34 sec, 14.25/14.25 sec, 3.49/3.49 sec, 9.46/9.46 sec, 9.34/9.34 sec, 8.59/8.59 sec, 9.32/9.32 sec, 4.74/4.74 sec, 18.28/18.28 sec, 0.09/0.09 sec, 0.19/0.19 sec, 2.28/2.28 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 212188 --> 25970 (41040 --> 6835, 40950 --> 4222, 45806 --> 7504, 2263 --> 198, 14400 --> 1108, 12567 --> 991, 16240 --> 1406, 16422 --> 1366, 6392 --> 725, 12998 --> 1465, 858 --> 28, 1040 --> 63, 960 --> 50, 252 --> 9 )
[LOG] Average clause size reduction: 72.345 --> 8.85442 (75.8595 --> 12.634, 74.8629 --> 7.71846, 73.8806 --> 12.1032, 70.7188 --> 6.1875, 71.6418 --> 5.51244, 70.6011 --> 5.56742, 69.6996 --> 6.03433, 68.7113 --> 5.71548, 67.2842 --> 7.63158, 66.6564 --> 7.51282, 61.2857 --> 2, 61.1765 --> 3.70588, 60 --> 3.125, 50.4 --> 1.8 )
[LOG] Overall execution time: 112.78 sec CPU time.
[LOG] Overall execution time: 116 sec real time.
Synthesis time: 115.93 sec (Real time) / 115.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.46 sec (Real time) / 2.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 860.34 sec (Real time) / 859.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 12483 15 47 1 12407
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 159.26 sec CPU time.
[LOG] Relation determinization time: 163 sec real time.
[LOG] Final circuit size: 13875 new AND gates.
[LOG] Size before ABC: 29464 AND gates.
[LOG] Size after ABC: 13874 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 158.47/159 sec (8.15/8 sec, 17.72/18 sec, 22.68/23 sec, 3.89/3 sec, 13.43/14 sec, 11.56/11 sec, 8.77/9 sec, 10.68/11 sec, 8.61/9 sec, 13.11/13 sec, 39.36/39 sec, 0.17/0 sec, 0.07/0 sec, 0.07/0 sec, 0.2/1 sec )
[LOG] Nr of iterations: 3254 (521, 527, 772, 22, 218, 195, 174, 198, 130, 143, 312, 13, 7, 8, 14 )
[LOG] Total clause computation time: 26.6/26 sec (1.27/1.27 sec, 1.23/1.23 sec, 2.92/2.92 sec, 3.64/3.64 sec, 0.7/0.7 sec, 0.66/0.66 sec, 0.59/0.59 sec, 0.65/0.65 sec, 0.82/0.82 sec, 2.8/2.8 sec, 11.25/11.25 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 131.75/133 sec (6.85/6.85 sec, 16.47/16.47 sec, 19.72/19.72 sec, 0.25/0.25 sec, 12.72/12.72 sec, 10.89/10.89 sec, 8.17/8.17 sec, 10.03/10.03 sec, 7.79/7.79 sec, 10.31/10.31 sec, 28.11/28.11 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 259793 --> 29464 (43680 --> 6532, 43658 --> 3993, 63222 --> 9382, 1701 --> 99, 17360 --> 1238, 15326 --> 1196, 13494 --> 1005, 15169 --> 1132, 9804 --> 708, 10650 --> 1358, 23014 --> 2733, 876 --> 25, 432 --> 11, 497 --> 13, 910 --> 39 )
[LOG] Average clause size reduction: 79.838 --> 9.0547 (83.8388 --> 12.5374, 82.8425 --> 7.57685, 81.8938 --> 12.1528, 77.3182 --> 4.5, 79.633 --> 5.6789, 78.5949 --> 6.13333, 77.5517 --> 5.77586, 76.6111 --> 5.71717, 75.4154 --> 5.44615, 74.4755 --> 9.4965, 73.7628 --> 8.75962, 67.3846 --> 1.92308, 61.7143 --> 1.57143, 62.125 --> 1.625, 65 --> 2.78571 )
[LOG] Overall execution time: 159.26 sec CPU time.
[LOG] Overall execution time: 163 sec real time.
Synthesis time: 162.85 sec (Real time) / 161.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.01 sec (Real time) / 2.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1399.04 sec (Real time) / 1398.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14407 17 52 1 14324
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9968.95 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 608.43 sec CPU time.
[LOG] Relation determinization time: 614 sec real time.
[LOG] Final circuit size: 20417 new AND gates.
[LOG] Size before ABC: 44525 AND gates.
[LOG] Size after ABC: 20417 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 606.79/607 sec (18.87/19 sec, 42.8/43 sec, 43.29/43 sec, 21.96/22 sec, 24.24/24 sec, 20.04/20 sec, 19.64/20 sec, 25.02/25 sec, 23.05/23 sec, 18.57/19 sec, 29.12/29 sec, 38.31/38 sec, 202.52/202 sec, 0.2/1 sec, 8.49/8 sec, 50.39/51 sec, 20.12/20 sec, 0.16/0 sec )
[LOG] Nr of iterations: 5022 (661, 720, 862, 76, 249, 219, 240, 293, 280, 211, 343, 256, 548, 11, 17, 8, 22, 6 )
[LOG] Total clause computation time: 61.82/77 sec (2.69/2.69 sec, 2.79/2.79 sec, 5.76/5.76 sec, 2.15/2.15 sec, 1.77/1.77 sec, 1.01/1.01 sec, 1.36/1.36 sec, 1.4/1.4 sec, 1.27/1.27 sec, 1.02/1.02 sec, 2.27/2.27 sec, 6.51/6.51 sec, 22.27/22.27 sec, 0.06/0.06 sec, 7.82/7.82 sec, 0.75/0.75 sec, 0.89/0.89 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 544.78/529 sec (16.15/16.15 sec, 39.98/39.98 sec, 37.48/37.48 sec, 19.81/19.81 sec, 22.46/22.46 sec, 19.03/19.03 sec, 18.28/18.28 sec, 23.61/23.61 sec, 21.76/21.76 sec, 17.55/17.55 sec, 26.84/26.84 sec, 31.78/31.78 sec, 180.24/180.24 sec, 0.14/0.14 sec, 0.67/0.67 sec, 49.64/49.64 sec, 19.23/19.23 sec, 0.13/0.13 sec )
[LOG] Total clause size reduction: 474383 --> 44525 (66000 --> 9238, 71181 --> 5479, 84378 --> 10980, 7275 --> 550, 23808 --> 1412, 20710 --> 1230, 22466 --> 1534, 27156 --> 1781, 25668 --> 1642, 19110 --> 1340, 30780 --> 1861, 22695 --> 2441, 48136 --> 4880, 870 --> 19, 1376 --> 50, 595 --> 22, 1764 --> 55, 415 --> 11 )
[LOG] Average clause size reduction: 94.461 --> 8.86599 (99.8487 --> 13.9758, 98.8625 --> 7.60972, 97.8863 --> 12.7378, 95.7237 --> 7.23684, 95.6145 --> 5.67068, 94.5662 --> 5.61644, 93.6083 --> 6.39167, 92.6826 --> 6.0785, 91.6714 --> 5.86429, 90.5687 --> 6.35071, 89.7376 --> 5.42566, 88.6523 --> 9.53516, 87.8394 --> 8.90511, 79.0909 --> 1.72727, 80.9412 --> 2.94118, 74.375 --> 2.75, 80.1818 --> 2.5, 69.1667 --> 1.83333 )
[LOG] Overall execution time: 608.43 sec CPU time.
[LOG] Overall execution time: 614 sec real time.
Synthesis time: 614.78 sec (Real time) / 611.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.57 sec (Real time) / 3.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3721.92 sec (Real time) / 3720.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 21100 21 61 1 21000
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 378.79 sec CPU time.
[LOG] Relation determinization time: 384 sec real time.
[LOG] Final circuit size: 17681 new AND gates.
[LOG] Size before ABC: 39427 AND gates.
[LOG] Size after ABC: 17681 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 376.71/377 sec (20.51/21 sec, 20.78/20 sec, 46.36/47 sec, 12.04/12 sec, 23.64/23 sec, 12.33/13 sec, 15.93/16 sec, 10.52/10 sec, 13.94/14 sec, 14.86/15 sec, 12.12/12 sec, 17.69/18 sec, 33.78/33 sec, 79.31/80 sec, 0.55/0 sec, 6.37/7 sec, 17.3/17 sec, 18.5/19 sec, 0.18/0 sec )
[LOG] Nr of iterations: 4194 (678, 320, 995, 41, 165, 178, 191, 167, 168, 233, 211, 224, 273, 278, 16, 21, 14, 12, 9 )
[LOG] Total clause computation time: 83.47/76 sec (2.8/2.8 sec, 1.63/1.63 sec, 8.72/8.72 sec, 11.46/11.46 sec, 1.35/1.35 sec, 0.91/0.91 sec, 0.99/0.99 sec, 0.69/0.69 sec, 0.85/0.85 sec, 1.16/1.16 sec, 1.16/1.16 sec, 1.73/1.73 sec, 8.43/8.43 sec, 28.28/28.28 sec, 0.28/0.28 sec, 6.03/6.03 sec, 3.4/3.4 sec, 3.54/3.54 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 293.09/301 sec (17.69/17.69 sec, 19.13/19.13 sec, 37.59/37.59 sec, 0.58/0.58 sec, 22.28/22.28 sec, 11.41/11.41 sec, 14.94/14.94 sec, 9.83/9.83 sec, 13.09/13.09 sec, 13.7/13.7 sec, 10.96/10.96 sec, 15.94/15.94 sec, 25.34/25.34 sec, 51.02/51.02 sec, 0.27/0.27 sec, 0.34/0.34 sec, 13.9/13.9 sec, 14.96/14.96 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 424564 --> 39427 (72439 --> 9766, 33814 --> 2209, 104370 --> 13399, 4160 --> 190, 16892 --> 836, 18054 --> 924, 19190 --> 1035, 16600 --> 969, 16533 --> 917, 22736 --> 1363, 20370 --> 1118, 21408 --> 1229, 25840 --> 2546, 26038 --> 2758, 1395 --> 47, 1840 --> 52, 1183 --> 29, 990 --> 21, 712 --> 19 )
[LOG] Average clause size reduction: 101.231 --> 9.40081 (106.842 --> 14.4041, 105.669 --> 6.90313, 104.894 --> 13.4663, 101.463 --> 4.63415, 102.376 --> 5.06667, 101.427 --> 5.19101, 100.471 --> 5.41885, 99.4012 --> 5.8024, 98.4107 --> 5.45833, 97.5794 --> 5.84979, 96.5403 --> 5.29858, 95.5714 --> 5.48661, 94.652 --> 9.32601, 93.6619 --> 9.92086, 87.1875 --> 2.9375, 87.619 --> 2.47619, 84.5 --> 2.07143, 82.5 --> 1.75, 79.1111 --> 2.11111 )
[LOG] Overall execution time: 378.79 sec CPU time.
[LOG] Overall execution time: 384 sec real time.
Synthesis time: 384.38 sec (Real time) / 382.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.10 sec (Real time) / 3.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2376.57 sec (Real time) / 2375.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 18418 23 65 1 18311
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.28 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1851 new AND gates.
[LOG] Size before ABC: 3482 AND gates.
[LOG] Size after ABC: 1849 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.23/2 sec (0.01/0 sec, 0.02/0 sec, 0.08/0 sec, 0/0 sec, 0.12/0 sec, 0.01/0 sec, 1.36/1 sec, 0.63/1 sec )
[LOG] Nr of iterations: 495 (9, 7, 10, 5, 27, 8, 331, 98 )
[LOG] Total clause computation time: 0.36/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.16/0.16 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 1.86/2 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 1.19/1.19 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 19568 --> 3482 (368 --> 22, 270 --> 29, 396 --> 33, 172 --> 7, 1092 --> 141, 287 --> 21, 13200 --> 2615, 3783 --> 614 )
[LOG] Average clause size reduction: 39.5313 --> 7.03434 (40.8889 --> 2.44444, 38.5714 --> 4.14286, 39.6 --> 3.3, 34.4 --> 1.4, 40.4444 --> 5.22222, 35.875 --> 2.625, 39.8792 --> 7.9003, 38.602 --> 6.26531 )
[LOG] Overall execution time: 2.28 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.77 sec (Real time) / 2.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.54 sec (Real time) / 13.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2084 7 31 1 2040
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 7.34 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3105 new AND gates.
[LOG] Size before ABC: 6261 AND gates.
[LOG] Size after ABC: 3105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.23/7 sec (0.01/0 sec, 0.12/0 sec, 0/0 sec, 0.76/1 sec, 0.01/0 sec, 0.75/1 sec, 1.06/1 sec, 1.21/1 sec, 2.65/3 sec, 0.66/0 sec )
[LOG] Nr of iterations: 917 (5, 16, 6, 147, 5, 163, 125, 154, 236, 60 )
[LOG] Total clause computation time: 1.17/1 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.43/0.43 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 6.03/6 sec (0.01/0.01 sec, 0.09/0.09 sec, 0/0 sec, 0.71/0.71 sec, 0/0 sec, 0.62/0.62 sec, 0.85/0.85 sec, 1.05/1.05 sec, 2.21/2.21 sec, 0.49/0.49 sec )
[LOG] Total clause size reduction: 44370 --> 6261 (220 --> 9, 810 --> 76, 265 --> 9, 7592 --> 1436, 204 --> 7, 8100 --> 887, 6076 --> 994, 7344 --> 836, 11045 --> 1598, 2714 --> 409 )
[LOG] Average clause size reduction: 48.386 --> 6.8277 (44 --> 1.8, 50.625 --> 4.75, 44.1667 --> 1.5, 51.6463 --> 9.76871, 40.8 --> 1.4, 49.6933 --> 5.44172, 48.608 --> 7.952, 47.6883 --> 5.42857, 46.8008 --> 6.77119, 45.2333 --> 6.81667 )
[LOG] Overall execution time: 7.34 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.11 sec (Real time) / 7.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.26 sec (Real time) / 35.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3391 9 36 1 3336
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 909.3 sec CPU time.
[LOG] Relation determinization time: 919 sec real time.
[LOG] Final circuit size: 37435 new AND gates.
[LOG] Size before ABC: 79879 AND gates.
[LOG] Size after ABC: 37435 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 908.57/909 sec (0.02/0 sec, 1.88/2 sec, 0.01/0 sec, 2.89/3 sec, 0.01/0 sec, 1.74/2 sec, 0.09/0 sec, 30.66/30 sec, 104.69/105 sec, 512.65/513 sec, 253.93/254 sec )
[LOG] Nr of iterations: 7992 (5, 16, 6, 18, 5, 58, 23, 1497, 2160, 3527, 677 )
[LOG] Total clause computation time: 111.82/108 sec (0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.75/0.75 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.01/0.01 sec, 2.7/2.7 sec, 5.61/5.61 sec, 29.92/29.92 sec, 72.51/72.51 sec )
[LOG] Total clause minimization time: 796.45/801 sec (0/0 sec, 1.8/1.8 sec, 0.01/0.01 sec, 2.14/2.14 sec, 0/0 sec, 1.53/1.53 sec, 0.08/0.08 sec, 27.9/27.9 sec, 99.01/99.01 sec, 482.58/482.58 sec, 181.4/181.4 sec )
[LOG] Total clause size reduction: 444037 --> 79879 (256 --> 9, 945 --> 93, 310 --> 11, 1037 --> 71, 240 --> 7, 3363 --> 285, 1276 --> 116, 85272 --> 13836, 120904 --> 19867, 193930 --> 38816, 36504 --> 6768 )
[LOG] Average clause size reduction: 55.5602 --> 9.99487 (51.2 --> 1.8, 59.0625 --> 5.8125, 51.6667 --> 1.83333, 57.6111 --> 3.94444, 48 --> 1.4, 57.9828 --> 4.91379, 55.4783 --> 5.04348, 56.9619 --> 9.24248, 55.9741 --> 9.19769, 54.9844 --> 11.0054, 53.9202 --> 9.99705 )
[LOG] Overall execution time: 909.3 sec CPU time.
[LOG] Overall execution time: 919 sec real time.
Synthesis time: 919.28 sec (Real time) / 915.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.80 sec (Real time) / 6.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4475.06 sec (Real time) / 4474.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 37785 11 42 1 37721
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 323.93 sec CPU time.
[LOG] Relation determinization time: 337 sec real time.
[LOG] Final circuit size: 28722 new AND gates.
[LOG] Size before ABC: 63486 AND gates.
[LOG] Size after ABC: 28722 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 323.49/324 sec (19.79/20 sec, 19.29/19 sec, 64.4/65 sec, 8.61/8 sec, 23.83/24 sec, 24.5/25 sec, 54.22/54 sec, 25.7/26 sec, 57.77/57 sec, 0.15/1 sec, 8.22/8 sec, 16.92/17 sec, 0.09/0 sec )
[LOG] Nr of iterations: 5021 (1883, 397, 1504, 24, 236, 210, 385, 153, 177, 9, 15, 23, 5 )
[LOG] Total clause computation time: 46.63/46 sec (1.95/1.95 sec, 1.37/1.37 sec, 5.71/5.71 sec, 0.95/0.95 sec, 1.05/1.05 sec, 1.11/1.11 sec, 1.79/1.79 sec, 4.84/4.84 sec, 18.66/18.66 sec, 0.04/0.04 sec, 8.03/8.03 sec, 1.09/1.09 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 276.6/278 sec (17.73/17.73 sec, 17.91/17.91 sec, 58.62/58.62 sec, 7.66/7.66 sec, 22.77/22.77 sec, 23.36/23.36 sec, 52.43/52.43 sec, 20.85/20.85 sec, 39.09/39.09 sec, 0.11/0.11 sec, 0.19/0.19 sec, 15.83/15.83 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 354850 --> 63486 (137386 --> 30197, 28512 --> 2749, 106713 --> 22905, 1610 --> 118, 16215 --> 1390, 14212 --> 1179, 25728 --> 2180, 10032 --> 1319, 11440 --> 1329, 512 --> 15, 882 --> 38, 1364 --> 60, 244 --> 7 )
[LOG] Average clause size reduction: 70.6732 --> 12.6441 (72.9612 --> 16.0366, 71.8186 --> 6.92443, 70.9528 --> 15.2294, 67.0833 --> 4.91667, 68.7076 --> 5.88983, 67.6762 --> 5.61429, 66.826 --> 5.66234, 65.5686 --> 8.62092, 64.6328 --> 7.50847, 56.8889 --> 1.66667, 58.8 --> 2.53333, 59.3043 --> 2.6087, 48.8 --> 1.4 )
[LOG] Overall execution time: 323.94 sec CPU time.
[LOG] Overall execution time: 337 sec real time.
Synthesis time: 336.75 sec (Real time) / 334.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.53 sec (Real time) / 4.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2736.18 sec (Real time) / 2735.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 29139 13 47 1 29066
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1381.74 sec CPU time.
[LOG] Relation determinization time: 1426 sec real time.
[LOG] Final circuit size: 56355 new AND gates.
[LOG] Size before ABC: 132447 AND gates.
[LOG] Size after ABC: 56355 AND gates.
[LOG] Time for optimizing with ABC: 45 seconds.
[LOG] Total time for all control signals: 1381.13/1381 sec (46.21/46 sec, 77.42/78 sec, 359.94/360 sec, 25.64/25 sec, 127.17/128 sec, 90.81/90 sec, 167.76/168 sec, 176.5/177 sec, 54.95/55 sec, 214.44/214 sec, 0.49/0 sec, 0.48/1 sec, 38.67/39 sec, 0.65/0 sec )
[LOG] Nr of iterations: 8968 (3667, 495, 3158, 21, 364, 295, 439, 269, 71, 152, 9, 11, 9, 8 )
[LOG] Total clause computation time: 230.42/232 sec (4.46/4.46 sec, 2.94/2.94 sec, 29.49/29.49 sec, 3.28/3.28 sec, 3.41/3.41 sec, 3.19/3.19 sec, 4.26/4.26 sec, 3.97/3.97 sec, 30.02/30.02 sec, 127.42/127.42 sec, 0.24/0.24 sec, 0.28/0.28 sec, 17.36/17.36 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 1150.15/1149 sec (41.52/41.52 sec, 74.45/74.45 sec, 330.23/330.23 sec, 22.36/22.36 sec, 123.73/123.73 sec, 87.61/87.61 sec, 163.5/163.5 sec, 172.52/172.52 sec, 24.93/24.93 sec, 86.99/86.99 sec, 0.25/0.25 sec, 0.2/0.2 sec, 21.31/21.31 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 708684 --> 132447 (296946 --> 64117, 39520 --> 3760, 249403 --> 54636, 1560 --> 102, 27951 --> 2155, 22344 --> 1666, 32850 --> 2461, 19832 --> 1666, 5110 --> 462, 10872 --> 1331, 568 --> 15, 700 --> 19, 552 --> 17, 476 --> 40 )
[LOG] Average clause size reduction: 79.0236 --> 14.7688 (80.9779 --> 17.4849, 79.8384 --> 7.59596, 78.975 --> 17.3008, 74.2857 --> 4.85714, 76.7885 --> 5.92033, 75.7424 --> 5.64746, 74.8292 --> 5.60592, 73.7249 --> 6.19331, 71.9718 --> 6.50704, 71.5263 --> 8.75658, 63.1111 --> 1.66667, 63.6364 --> 1.72727, 61.3333 --> 1.88889, 59.5 --> 5 )
[LOG] Overall execution time: 1381.74 sec CPU time.
[LOG] Overall execution time: 1426 sec real time.
Synthesis time: 1426.00 sec (Real time) / 1420.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.21 sec (Real time) / 9.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6392.01 sec (Real time) / 6390.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 56827 15 52 1 56746
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 6767.74 sec CPU time.
[LOG] Relation determinization time: 6790 sec real time.
[LOG] Final circuit size: 130492 new AND gates.
[LOG] Size before ABC: 311497 AND gates.
[LOG] Size after ABC: 130492 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 6766.37/6766 sec (158.1/158 sec, 351.89/352 sec, 1861.2/1861 sec, 230.58/231 sec, 356.17/356 sec, 264.97/265 sec, 748.06/748 sec, 673.84/674 sec, 651.68/651 sec, 404.19/405 sec, 1062.4/1062 sec, 1.16/1 sec, 0.85/1 sec, 0.91/1 sec, 0.37/0 sec )
[LOG] Nr of iterations: 18842 (9636, 633, 6150, 23, 452, 225, 442, 392, 400, 220, 241, 7, 8, 8, 5 )
[LOG] Total clause computation time: 789.59/780 sec (12.99/12.99 sec, 8.11/8.11 sec, 99.89/99.89 sec, 27.14/27.14 sec, 10.76/10.76 sec, 5.86/5.86 sec, 13.11/13.11 sec, 13.1/13.1 sec, 10.22/10.22 sec, 79.1/79.1 sec, 508.18/508.18 sec, 0.6/0.6 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 5975.44/5986 sec (144.47/144.47 sec, 343.74/343.74 sec, 1760.78/1760.78 sec, 203.44/203.44 sec, 345.39/345.39 sec, 259.09/259.09 sec, 734.91/734.91 sec, 660.73/660.73 sec, 641.43/641.43 sec, 325.09/325.09 sec, 554.21/554.21 sec, 0.56/0.56 sec, 0.62/0.62 sec, 0.72/0.72 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 1646440 --> 311497 (857515 --> 177094, 55616 --> 5117, 534963 --> 113548, 1892 --> 110, 38335 --> 2677, 18816 --> 1391, 36603 --> 2542, 32062 --> 2324, 32319 --> 2247, 17520 --> 1999, 18960 --> 2404, 468 --> 11, 539 --> 13, 532 --> 13, 300 --> 7 )
[LOG] Average clause size reduction: 87.3814 --> 16.5321 (88.9908 --> 18.3784, 87.861 --> 8.08373, 86.9859 --> 18.4631, 82.2609 --> 4.78261, 84.8119 --> 5.92257, 83.6267 --> 6.18222, 82.8122 --> 5.75113, 81.7908 --> 5.92857, 80.7975 --> 5.6175, 79.6364 --> 9.08636, 78.6722 --> 9.9751, 66.8571 --> 1.57143, 67.375 --> 1.625, 66.5 --> 1.625, 60 --> 1.4 )
[LOG] Overall execution time: 6767.74 sec CPU time.
[LOG] Overall execution time: 6790 sec real time.
Synthesis time: 6789.27 sec (Real time) / 6773.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 26.40 sec (Real time) / 26.18 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9998.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 131019 17 57 1 130930
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 7685.18 sec (Real time) / 7678.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 7025.54 sec (Real time) / 7018.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.84 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1616 new AND gates.
[LOG] Size before ABC: 2965 AND gates.
[LOG] Size after ABC: 1615 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.79/2 sec (0/0 sec, 0.03/0 sec, 0.06/0 sec, 0.01/0 sec, 0.08/0 sec, 0.02/0 sec, 1.22/1 sec, 0.37/1 sec )
[LOG] Nr of iterations: 464 (10, 7, 8, 10, 24, 16, 320, 69 )
[LOG] Total clause computation time: 0.32/0 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.19/0.19 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 1.44/2 sec (0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 1.01/1.01 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 18372 --> 2965 (414 --> 19, 270 --> 29, 308 --> 30, 387 --> 20, 966 --> 73, 615 --> 58, 12760 --> 2368, 2652 --> 368 )
[LOG] Average clause size reduction: 39.5948 --> 6.39009 (41.4 --> 1.9, 38.5714 --> 4.14286, 38.5 --> 3.75, 38.7 --> 2, 40.25 --> 3.04167, 38.4375 --> 3.625, 39.875 --> 7.4, 38.4348 --> 5.33333 )
[LOG] Overall execution time: 1.84 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.29 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.79 sec (Real time) / 5.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1842 7 31 1 1797
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 57.04 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 9222 new AND gates.
[LOG] Size before ABC: 18624 AND gates.
[LOG] Size after ABC: 9222 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 56.76/57 sec (0.03/0 sec, 0.97/1 sec, 0.02/0 sec, 1.82/2 sec, 0.01/0 sec, 4.8/5 sec, 4.86/5 sec, 8.9/8 sec, 26.73/27 sec, 8.62/9 sec )
[LOG] Nr of iterations: 2369 (5, 17, 11, 120, 6, 408, 263, 416, 910, 213 )
[LOG] Total clause computation time: 8.54/7 sec (0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.38/0.38 sec, 0/0 sec, 0.67/0.67 sec, 1.16/1.16 sec, 1.13/1.13 sec, 3.06/3.06 sec, 2/2 sec )
[LOG] Total clause minimization time: 48.14/50 sec (0.01/0.01 sec, 0.86/0.86 sec, 0.01/0.01 sec, 1.44/1.44 sec, 0.01/0.01 sec, 4.11/4.11 sec, 3.68/3.68 sec, 7.76/7.76 sec, 23.65/23.65 sec, 6.61/6.61 sec )
[LOG] Total clause size reduction: 115999 --> 18624 (224 --> 9, 880 --> 99, 540 --> 19, 6307 --> 991, 260 --> 9, 20757 --> 3091, 13100 --> 2460, 20335 --> 2947, 43632 --> 7332, 9964 --> 1667 )
[LOG] Average clause size reduction: 48.9654 --> 7.86154 (44.8 --> 1.8, 51.7647 --> 5.82353, 49.0909 --> 1.72727, 52.5583 --> 8.25833, 43.3333 --> 1.5, 50.875 --> 7.57598, 49.8099 --> 9.35361, 48.8822 --> 7.08413, 47.9473 --> 8.05714, 46.7793 --> 7.82629 )
[LOG] Overall execution time: 57.04 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.99 sec (Real time) / 58.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.05 sec (Real time) / 2.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 417.01 sec (Real time) / 416.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9507 9 37 1 9451
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 4365.57 sec CPU time.
[LOG] Relation determinization time: 4397 sec real time.
[LOG] Final circuit size: 82103 new AND gates.
[LOG] Size before ABC: 189019 AND gates.
[LOG] Size after ABC: 82103 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 4364.27/4364 sec (0.04/0 sec, 3.1/3 sec, 0.02/0 sec, 13.37/14 sec, 0.02/0 sec, 8.72/8 sec, 0.14/0 sec, 71.32/72 sec, 340.21/340 sec, 2348.63/2348 sec, 1578.7/1579 sec )
[LOG] Nr of iterations: 17654 (5, 17, 6, 11, 6, 63, 20, 2232, 3699, 10203, 1392 )
[LOG] Total clause computation time: 606.46/599 sec (0.02/0.02 sec, 3/3 sec, 0.01/0.01 sec, 4.13/4.13 sec, 0/0 sec, 1.11/1.11 sec, 0.04/0.04 sec, 8.2/8.2 sec, 22.03/22.03 sec, 142.21/142.21 sec, 425.71/425.71 sec )
[LOG] Total clause minimization time: 3756.94/3765 sec (0.02/0.02 sec, 0.1/0.1 sec, 0.01/0.01 sec, 9.24/9.24 sec, 0.02/0.02 sec, 7.61/7.61 sec, 0.1/0.1 sec, 63.06/63.06 sec, 318.01/318.01 sec, 2205.86/2205.86 sec, 1152.91/1152.91 sec )
[LOG] Total clause size reduction: 995366 --> 189019 (260 --> 12, 1024 --> 81, 315 --> 11, 620 --> 37, 305 --> 12, 3720 --> 342, 1121 --> 95, 129398 --> 21472, 210786 --> 35446, 571312 --> 117288, 76505 --> 14223 )
[LOG] Average clause size reduction: 56.3819 --> 10.7069 (52 --> 2.4, 60.2353 --> 4.76471, 52.5 --> 1.83333, 56.3636 --> 3.36364, 50.8333 --> 2, 59.0476 --> 5.42857, 56.05 --> 4.75, 57.974 --> 9.62007, 56.9846 --> 9.58259, 55.9945 --> 11.4954, 54.9605 --> 10.2177 )
[LOG] Overall execution time: 4365.58 sec CPU time.
[LOG] Overall execution time: 4397 sec real time.
Synthesis time: 4397.00 sec (Real time) / 4384.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.76 sec (Real time) / 15.62 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9998.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 82450 11 43 1 82385
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9981.33 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9983.44 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
