SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/matrix_multiplier.sv
TOPLEVEL        = matrix_multiplier
MODULE          = test_matrix_multiplier
PYTHONPATH      = /src
HASH            = 10-modify-pipelined-rtl-to-reduce-the-output-latency
