// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dense,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=34.960800,HLS_SYN_LAT=32234,HLS_SYN_TPT=32052,HLS_SYN_MEM=32,HLS_SYN_DSP=14,HLS_SYN_FF=1147,HLS_SYN_LUT=3370,HLS_VERSION=2019_1}" *)

module dense (
        ap_clk,
        ap_rst,
        flat_array_address0,
        flat_array_ce0,
        flat_array_d0,
        flat_array_q0,
        flat_array_we0,
        flat_array_address1,
        flat_array_ce1,
        flat_array_d1,
        flat_array_q1,
        flat_array_we1,
        prediction_address0,
        prediction_ce0,
        prediction_d0,
        prediction_q0,
        prediction_we0,
        prediction_address1,
        prediction_ce1,
        prediction_d1,
        prediction_q1,
        prediction_we1,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [10:0] flat_array_address0;
output   flat_array_ce0;
output  [31:0] flat_array_d0;
input  [31:0] flat_array_q0;
output   flat_array_we0;
output  [10:0] flat_array_address1;
output   flat_array_ce1;
output  [31:0] flat_array_d1;
input  [31:0] flat_array_q1;
output   flat_array_we1;
output  [3:0] prediction_address0;
output   prediction_ce0;
output  [31:0] prediction_d0;
input  [31:0] prediction_q0;
output   prediction_we0;
output  [3:0] prediction_address1;
output   prediction_ce1;
output  [31:0] prediction_d1;
input  [31:0] prediction_q1;
output   prediction_we1;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire   [31:0] dense_array_i_q0;
wire   [31:0] dense_array_t_q0;
wire    Loop_memset_dense_ar_U0_ap_start;
wire    Loop_memset_dense_ar_U0_ap_done;
wire    Loop_memset_dense_ar_U0_ap_continue;
wire    Loop_memset_dense_ar_U0_ap_idle;
wire    Loop_memset_dense_ar_U0_ap_ready;
wire   [3:0] Loop_memset_dense_ar_U0_dense_array_address0;
wire    Loop_memset_dense_ar_U0_dense_array_ce0;
wire    Loop_memset_dense_ar_U0_dense_array_we0;
wire   [31:0] Loop_memset_dense_ar_U0_dense_array_d0;
wire   [10:0] Loop_memset_dense_ar_U0_flat_array_address0;
wire    Loop_memset_dense_ar_U0_flat_array_ce0;
wire    ap_channel_done_dense_array;
wire    Loop_memset_dense_ar_U0_dense_array_full_n;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [3:0] Block_proc_U0_dense_array_address0;
wire    Block_proc_U0_dense_array_ce0;
wire   [3:0] Block_proc_U0_prediction_address0;
wire    Block_proc_U0_prediction_ce0;
wire    Block_proc_U0_prediction_we0;
wire   [31:0] Block_proc_U0_prediction_d0;
wire    ap_sync_continue;
wire    dense_array_i_full_n;
wire    dense_array_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Loop_memset_dense_ar_U0_start_full_n;
wire    Loop_memset_dense_ar_U0_start_write;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;

dense_dense_array #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Loop_memset_dense_ar_U0_dense_array_address0),
    .i_ce0(Loop_memset_dense_ar_U0_dense_array_ce0),
    .i_we0(Loop_memset_dense_ar_U0_dense_array_we0),
    .i_d0(Loop_memset_dense_ar_U0_dense_array_d0),
    .i_q0(dense_array_i_q0),
    .t_address0(Block_proc_U0_dense_array_address0),
    .t_ce0(Block_proc_U0_dense_array_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(dense_array_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(dense_array_i_full_n),
    .i_write(Loop_memset_dense_ar_U0_ap_done),
    .t_empty_n(dense_array_t_empty_n),
    .t_read(Block_proc_U0_ap_ready)
);

Loop_memset_dense_ar Loop_memset_dense_ar_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_memset_dense_ar_U0_ap_start),
    .ap_done(Loop_memset_dense_ar_U0_ap_done),
    .ap_continue(Loop_memset_dense_ar_U0_ap_continue),
    .ap_idle(Loop_memset_dense_ar_U0_ap_idle),
    .ap_ready(Loop_memset_dense_ar_U0_ap_ready),
    .dense_array_address0(Loop_memset_dense_ar_U0_dense_array_address0),
    .dense_array_ce0(Loop_memset_dense_ar_U0_dense_array_ce0),
    .dense_array_we0(Loop_memset_dense_ar_U0_dense_array_we0),
    .dense_array_d0(Loop_memset_dense_ar_U0_dense_array_d0),
    .flat_array_address0(Loop_memset_dense_ar_U0_flat_array_address0),
    .flat_array_ce0(Loop_memset_dense_ar_U0_flat_array_ce0),
    .flat_array_q0(flat_array_q0)
);

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .dense_array_address0(Block_proc_U0_dense_array_address0),
    .dense_array_ce0(Block_proc_U0_dense_array_ce0),
    .dense_array_q0(dense_array_t_q0),
    .prediction_address0(Block_proc_U0_prediction_address0),
    .prediction_ce0(Block_proc_U0_prediction_ce0),
    .prediction_we0(Block_proc_U0_prediction_we0),
    .prediction_d0(Block_proc_U0_prediction_d0)
);

assign Block_proc_U0_ap_continue = 1'b1;

assign Block_proc_U0_ap_start = dense_array_t_empty_n;

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign Loop_memset_dense_ar_U0_ap_continue = dense_array_i_full_n;

assign Loop_memset_dense_ar_U0_ap_start = ap_start;

assign Loop_memset_dense_ar_U0_dense_array_full_n = dense_array_i_full_n;

assign Loop_memset_dense_ar_U0_start_full_n = 1'b1;

assign Loop_memset_dense_ar_U0_start_write = 1'b0;

assign ap_channel_done_dense_array = Loop_memset_dense_ar_U0_ap_done;

assign ap_done = Block_proc_U0_ap_done;

assign ap_idle = ((dense_array_t_empty_n ^ 1'b1) & Loop_memset_dense_ar_U0_ap_idle & Block_proc_U0_ap_idle);

assign ap_ready = Loop_memset_dense_ar_U0_ap_ready;

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_proc_U0_ap_done;

assign ap_sync_ready = Loop_memset_dense_ar_U0_ap_ready;

assign flat_array_address0 = Loop_memset_dense_ar_U0_flat_array_address0;

assign flat_array_address1 = 11'd0;

assign flat_array_ce0 = Loop_memset_dense_ar_U0_flat_array_ce0;

assign flat_array_ce1 = 1'b0;

assign flat_array_d0 = 32'd0;

assign flat_array_d1 = 32'd0;

assign flat_array_we0 = 1'b0;

assign flat_array_we1 = 1'b0;

assign prediction_address0 = Block_proc_U0_prediction_address0;

assign prediction_address1 = 4'd0;

assign prediction_ce0 = Block_proc_U0_prediction_ce0;

assign prediction_ce1 = 1'b0;

assign prediction_d0 = Block_proc_U0_prediction_d0;

assign prediction_d1 = 32'd0;

assign prediction_we0 = Block_proc_U0_prediction_we0;

assign prediction_we1 = 1'b0;

endmodule //dense
