<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/syscon/cs_soc/apbap/APB4_Slave_0_MM</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/syscon/cs_soc/apbap/APB4_Slave_0_MM</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">AddressMap abc_soc_top/syscon/cs_soc/apbap/APB4_Slave_0_MM</h2>

    <!-- Registers for AddressMap abc_soc_top/syscon/cs_soc/apbap/APB4_Slave_0_MM -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF0CA6D4191C454E">DAR0</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACDE39234E577F92">DAR1</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_025A2877888912A3">DAR2</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88F6912EB970090B">DAR3</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AE28411F876E9FF">DAR4</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02B431E1B95C55A2">DAR5</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76B1F97ABBFD6E58">DAR6</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86E9C4CEFCEBABF5">DAR7</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4321EEBFA3491B6">DAR8</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93AE0BFDF6EF0F70">DAR9</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51E2290256FDBB38">DAR10</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5BE2573E865FA8F5">DAR11</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BBE3459E839ED01">DAR12</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EADE18B1E4C276C3">DAR13</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A6999F3C38A99BE">DAR14</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_818879CDB2E10BB1">DAR15</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_898DC52135121F99">DAR16</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9B2562A5D73A885">DAR17</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96A28FDBAC25CD23">DAR18</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13B83C885ECE837C">DAR19</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE376B2AFF61071F">DAR20</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_219D2646288A7AF0">DAR21</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06AE5D566B2871F5">DAR22</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B596D65C1D30BA13">DAR23</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D5F43112D552E7D">DAR24</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_701C28ACA4487E71">DAR25</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_979C0EA0270B323A">DAR26</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE5E5251C54E495B">DAR27</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15A6EA592C186909">DAR28</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDAC55B5D32A31BA">DAR29</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DC98913DD6554BF">DAR30</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11AC02B60AF3995A">DAR31</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C46847DACF731E1E">DAR32</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E42E63C4D8C239DB">DAR33</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4CB52357E65D385">DAR34</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A3FCF506179661E">DAR35</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3291091A92DEBC6">DAR36</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_052F0F4BCC5447B2">DAR37</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_870FD07AA04EC1BB">DAR38</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A1C67BBE8B3A672">DAR39</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FF1FFDD3D930777">DAR40</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_062F16B0AB243066">DAR41</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23B5B181ED1C60B6">DAR42</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DBFA777E5971D36">DAR43</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A00BF9E9D745492">DAR44</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5867D80686AE2401">DAR45</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8673A6199FBAF128">DAR46</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_873F2C598070D931">DAR47</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C27F9CF0839CA1C">DAR48</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA8DB32A1575441B">DAR49</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDCCACFE57ADB84C">DAR50</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F9DFC33D8A6CD89">DAR51</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D36E9D35AD340F0">DAR52</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_005FCFF63C20D331">DAR53</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6EA5A892471538E">DAR54</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_416B5A244149B823">DAR55</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02901392B4814CDB">DAR56</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27A0B51D340DA7EE">DAR57</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A0961914C02142BF">DAR58</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCD835BEB2725382">DAR59</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83F1334B1D6FEA6D">DAR60</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C59CA78885C99A62">DAR61</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F5ADF4FEA1E2817">DAR62</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99AB49D002169612">DAR63</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02A834B17728DAE0">DAR64</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D773EA67EC01C683">DAR65</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4384691F495E1056">DAR66</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_157ABF4D3A983747">DAR67</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF7BA1A537C38554">DAR68</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D74970B543155F44">DAR69</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F41C4D891472C028">DAR70</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B6CAC318A300DF3">DAR71</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0B31F916E48B72F">DAR72</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07CE3313F116F9F0">DAR73</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FA15AF8C59CD8BB">DAR74</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD6DF1C3666BA068">DAR75</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_792E4F80A9517856">DAR76</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADC51CA556E7333F">DAR77</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D654EAB46ED104F3">DAR78</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C8AE9AEEC2E07E6">DAR79</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F1EED77ED3C2ECC">DAR80</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_738C859465396B9F">DAR81</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_591B61D23814CB61">DAR82</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_076218EE1DAF87A3">DAR83</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFC70359CF821DDF">DAR84</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_787C2A4CCA138065">DAR85</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDD14EFB33E9F01D">DAR86</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE3461936A00D88F">DAR87</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8009A48871461A62">DAR88</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9603EAE682B6BF09">DAR89</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34643F729D4AAA33">DAR90</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C6601FD46EEFF41">DAR91</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4894C7ECF28F763A">DAR92</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80340485611D5C1C">DAR93</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96ED6F6F4E4DD2C6">DAR94</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C4F7873206CA9BC">DAR95</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5934F610C94FE1E0">DAR96</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FBF65A4B417E9A30">DAR97</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E3358D7A78CF8FD4">DAR98</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E97C173788C5BAA">DAR99</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12857EE0FD46D235">DAR100</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AABE68C144B1B10E">DAR101</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CC37566E07588A1">DAR102</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2190DC324A4CE0C2">DAR103</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D726AC8B1BC59A00">DAR104</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE10372A3A8B6DD4">DAR105</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_578CABBFE6076675">DAR106</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4864FEA8E469620A">DAR107</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_658118DF9ACD5DE6">DAR108</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B73BAAD6C3F28348">DAR109</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED97CA9FD2981169">DAR110</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E47F1E45B94AF1BC">DAR111</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9305A8F001092632">DAR112</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE8936007DA7170E">DAR113</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2854642988466FD9">DAR114</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDFF2DCB0A1B04C6">DAR115</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDCADACD9ACD23E0">DAR116</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5851AFBD7C5BFF04">DAR117</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F456DEE1C825754E">DAR118</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2CDA845C04C4D7F">DAR119</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36DECE30AB24EEDB">DAR120</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_541008E741F4BD71">DAR121</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F337BD9A746E9C9">DAR122</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0569EA54F4126CD1">DAR123</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9233BC589D35075E">DAR124</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC96788893724AE3">DAR125</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11C8919BA6BAAE57">DAR126</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15344EC203C2A593">DAR127</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2F738E3E11A86C5E">DAR128</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1684A13377DE43CC">DAR129</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_417827CF14AAEFF4">DAR130</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB97E99AF51EA210">DAR131</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0DEED56E7CE759B">DAR132</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1AD0CA081D126CBD">DAR133</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A89F23EB9DFFEC88">DAR134</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09528AB2C92FB692">DAR135</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E5CAD3C7E8255B8">DAR136</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1BF274FB4F8FDB9">DAR137</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09E9DC3D2B5F3B4C">DAR138</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D329491E6BA996AB">DAR139</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4E4C36B53393620">DAR140</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E787A72F9BECFAED">DAR141</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08B7F73D03ABD2CE">DAR142</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE2C33947FA0847F">DAR143</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F36CC8E96D19350">DAR144</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0650F200ED4E8B3">DAR145</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_183AB71957A592CA">DAR146</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0C07863331E5E0D">DAR147</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEDD83195FA8D398">DAR148</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE60AC24A4813414">DAR149</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49AA57EBD697D710">DAR150</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E9B534F616CE090">DAR151</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9654F6430AA6665C">DAR152</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2EA4517454B98DDC">DAR153</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F46CFB74903C3FB4">DAR154</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_888D6A0595F7507B">DAR155</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01B4C4DB67429EC2">DAR156</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_646DAACDA8758496">DAR157</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15DE360E0E8E415D">DAR158</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1296F62A615BADB">DAR159</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAA9BCD879F8E396">DAR160</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33A1E7126CDC580C">DAR161</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B3033023478493B">DAR162</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13411DE66181FA8F">DAR163</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A3178051248DEE0">DAR164</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19B007A669C76930">DAR165</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1336DDD8B38D08F8">DAR166</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6380CF6BB497082E">DAR167</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B734DB9EE25C455D">DAR168</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62B4F522CC4E47EC">DAR169</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3246F4CFB1867FF2">DAR170</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36D46D6AD71CE237">DAR171</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AC272237AD5A053">DAR172</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7FAE05EDE2C2C19">DAR173</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DFC11A68285FFD8">DAR174</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4E97730E0F7C542">DAR175</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FB2017209895E11">DAR176</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D24FE844B5DB82E0">DAR177</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17012358DA8CCC01">DAR178</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEA4BF665764D0AA">DAR179</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76411D19409BB59C">DAR180</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B69133345F3C8414">DAR181</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58A2FC2AC4CD9577">DAR182</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC0ED1E780D4D891">DAR183</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7C423EF08BA0A62">DAR184</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69FD1E82C6A1AEC1">DAR185</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58A0C80729455D43">DAR186</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3858F52D60324377">DAR187</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDEE25CB3AB5E01C">DAR188</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FAE0DC0432E5AD30">DAR189</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7DEE820295FD480">DAR190</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DBF6AC5F837D61FD">DAR191</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98557469DA85989D">DAR192</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3204CFB6837014D0">DAR193</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE057D3710991A8E">DAR194</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F43D93C25423702">DAR195</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09898F205CA0DD1B">DAR196</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE8027F489A65BBD">DAR197</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D311E6528266628A">DAR198</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B758172C711686E">DAR199</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC572F2D83902B95">DAR200</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60851E085D8AF0C4">DAR201</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9266BDF59C7D580E">DAR202</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D02EF4D94C564818">DAR203</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC86F2ACF779757D">DAR204</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02D9873E0E2F5A6A">DAR205</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_788C7951CA3283D8">DAR206</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F192BA07EC3E2F9">DAR207</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D153E67BC46E978C">DAR208</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71A1287D1376781F">DAR209</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4631C036E4C98CEB">DAR210</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19BD1CCF2BA125A1">DAR211</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F17BAABE7C99CF72">DAR212</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3C5EC6CC62DA36B">DAR213</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3077078AA5972A09">DAR214</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17660AFF94F201AE">DAR215</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F8D94055BF9B67F">DAR216</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_923C23F2E3C683FF">DAR217</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41E2D7AB080533C8">DAR218</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E4CC592B6927E35">DAR219</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31A6F3E9E7E7E93B">DAR220</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4A73787FB7804C4">DAR221</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DBA1B392F1CD684">DAR222</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F913AEB09E5A40F1">DAR223</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8572177098F32567">DAR224</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_135797E2EA556CE7">DAR225</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AED2491E5A7F786">DAR226</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4423FD33CB291D66">DAR227</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98DF2BCADF37E119">DAR228</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_793D6A342AD4A3CE">DAR229</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A14FF56CC3A02C5">DAR230</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F167466E8DDC57F">DAR231</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16D552E703093213">DAR232</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_506DCD3A4B873F51">DAR233</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_960AC9EE18D136B9">DAR234</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F64A84550332E455">DAR235</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80EB212A017B9F41">DAR236</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D034FF499BBE9B2">DAR237</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE5837BC9E07476C">DAR238</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F7D0ED716A13BB54">DAR239</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79B822B39A53DF30">DAR240</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C62AE56562EDF6C">DAR241</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_855DE6377F1728F5">DAR242</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34AC9AD76F14D86B">DAR243</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_579F06DE1146C827">DAR244</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B75A42F8589BBC2E">DAR245</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0400886DD398BA9D">DAR246</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_637E8A2CA2B50DE5">DAR247</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DBC9BD933A2F74DF">DAR248</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54ACDBD9BBEF97F0">DAR249</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5B7736F57DCC3A8">DAR250</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D9836DC30F4D659">DAR251</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B348271E84798BA3">DAR252</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECF114262D56BCA6">DAR253</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3239B50A860CA2B6">DAR254</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D10BEE80FFDCC28D">DAR255</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 255</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr">0x00000cff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E66BB3E96CC5FCA">CSW</a>  </b></td>
        <td class="unboxed sdescmap">Control Status Word register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63FCA9E762E11ADE">TAR</a>  </b></td>
        <td class="unboxed sdescmap">Transfer Address Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d08</td>
        <td class="unboxed addr">0x00000d0b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d0c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B681D4D1AE7D84D">DRW</a>  </b></td>
        <td class="unboxed sdescmap">Data Read/Write register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F69DA5694FB3FC7">BD0</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A26F9ED1B53F850">BD1</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB68ED323A609EB8">BD2</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d1c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_123BD964CC6102FF">BD3</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 3</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d20</td>
        <td class="unboxed addr">0x00000d23</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1924FAB6CF3D3EBD">TRR</a>  </b></td>
        <td class="unboxed sdescmap">Transfer Response Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d28</td>
        <td class="unboxed addr">0x00000df3</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000df4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2FC211370A67BD23">CFG</a>  </b></td>
        <td class="unboxed sdescmap">Configuration register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000df8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8BCC7122FE0BFC4">BASE</a>  </b></td>
        <td class="unboxed sdescmap">Debug Base Address register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000dfc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20EFDBFF1E906207">IDR</a>  </b></td>
        <td class="unboxed sdescmap">Identification Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000e00</td>
        <td class="unboxed addr">0x00000efb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000efc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17DFC2A64C2104A5">ITSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Integration Test Status register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000f00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23537145ED1CA383">ITCTRL</a>  </b></td>
        <td class="unboxed sdescmap">Integration Mode Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000f04</td>
        <td class="unboxed addr">0x00000f9f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fa0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A312D573DFC724F6">CLAIMSET</a>  </b></td>
        <td class="unboxed sdescmap">Claim Tag Set Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fa4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5E9C488B452BC9D">CLAIMCLR</a>  </b></td>
        <td class="unboxed sdescmap">Claim Tag Clear Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fa8</td>
        <td class="unboxed addr">0x00000fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_39CC0AA1A6AB251C">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6583608D0C2D2DA0">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fc0</td>
        <td class="unboxed addr">0x00000fcb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fcc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D314FA36E861DB85">DEVTYPE</a>  </b></td>
        <td class="unboxed sdescmap">Device Type Identifier Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F41E0AF15B84291">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_688CFE299FF0E28A">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_218BB9F354565725">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0AE47C7F2F72E84">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7D53606DA7925B8">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F05792B19D35DE13">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEF86E63D5FEAA3C">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99C13236A5A59B0E">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5ACB71EBB7AA8868">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5A5C889010F08D6">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42ED104C6EEBBC40">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8956A80F57AE42B">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6FE61B1644B8AEF5">DAR0</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA607F6AA6A58F37">DAR1</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8EC221D774D98D88">DAR2</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000100c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0D77E91110634A7">DAR3</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7444A9B251AEC7F4">DAR4</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27DAF79B63E1CF3F">DAR5</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD5E00CB3AF18453">DAR6</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000101c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BAD7D605EC301CD2">DAR7</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF2497AD4F398AB9">DAR8</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68EED603EB3584D7">DAR9</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBBFE09D72709423">DAR10</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000102c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C7537CEF1ED2A0B">DAR11</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D89122A8B6FA5829">DAR12</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB3F30566952E8C0">DAR13</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3197AABA98118F84">DAR14</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000103c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB550274AA74BA96">DAR15</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0BB79F760EF660D">DAR16</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD25C3C2D7A56BA8">DAR17</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D05BEA6BB0ADAA5">DAR18</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000104c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9CAAAA9833B87E1D">DAR19</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69AE3E188C1E5F8B">DAR20</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8D5E8D932C2061B">DAR21</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56604C1208DCAF7F">DAR22</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000105c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_026AEF63E33FDC79">DAR23</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_391258E635F08A46">DAR24</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E3FF970769D60C19">DAR25</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F9AF24325335B85">DAR26</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000106c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73F579420184753D">DAR27</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6C2AB3945117204">DAR28</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D4C5C0127DAF8DD1">DAR29</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC44B0EA6AEF12F9">DAR30</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000107c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D533435652EBCDC">DAR31</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FF862559D07A583">DAR32</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD712B1C6560504C">DAR33</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3934220EEC9C9F6">DAR34</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000108c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D56FADD4308457F">DAR35</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26C37A346F73D13B">DAR36</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D857E037BA1F0156">DAR37</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB699360701CE5C2">DAR38</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000109c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7A34E6E6A41E4AD">DAR39</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42226C2CE4A6E0EC">DAR40</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33BDF80C8CA7300B">DAR41</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28A1DC6C0D3C535F">DAR42</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C15B72EA39EC85D">DAR43</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9CBDAEE9B4E1DE0">DAR44</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFBDC7441DBCEEF1">DAR45</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E973B6FD518E3A90">DAR46</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFADB65E1CFC5892">DAR47</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D92744CBFCB7621A">DAR48</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4715A81C83173BE2">DAR49</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C7DB428BACBB849">DAR50</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7ED7281F548DF2F">DAR51</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_870B5F108C2B5566">DAR52</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_129B2AF05FF96F59">DAR53</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C408CC4EF6DB465C">DAR54</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFD90A33D2AD741F">DAR55</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CBA895A322A5D51">DAR56</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D29E76F55BA0366">DAR57</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9FCD35B9D2D387D7">DAR58</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B05E4490E1524290">DAR59</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18241378734C13AB">DAR60</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90B7EE39B05C7427">DAR61</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38179D09CF2A86AC">DAR62</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000010fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1311B36AD7A4EF3">DAR63</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_572F8BDA0A237462">DAR64</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EB79A4BA0A1A70B">DAR65</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14A8BCD1279B049A">DAR66</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000110c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C302B3F37F2E2870">DAR67</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8076DED98FF2D85A">DAR68</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97202A3D2A5F905F">DAR69</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22F4513CE96A76D9">DAR70</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000111c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6DF4A5CF6BEAC63D">DAR71</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14C6B78F567A657E">DAR72</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2F3BFA378FB51533">DAR73</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD66E70CD28A6465">DAR74</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000112c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D39FBFABCF16E775">DAR75</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BDEC3B905E3906D">DAR76</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C728C3D2F414E905">DAR77</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23E74CC8F100F66E">DAR78</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000113c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C37630B22B767BE">DAR79</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7F087228F79C4D4">DAR80</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99A623AC17EE4A3D">DAR81</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76957C877D6E2A03">DAR82</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000114c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5FB88ACAC70024C9">DAR83</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AD06CA8981D9BFD">DAR84</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FDB954FEEC0DB773">DAR85</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_195FF799C20BE8CB">DAR86</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000115c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4204F1A6C7F716F4">DAR87</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E49902244A990B82">DAR88</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4AF4CB41FD37F6E">DAR89</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8716B0CD4C131D3A">DAR90</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000116c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB1AE35C10C63B0E">DAR91</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01F8A0743F3D9455">DAR92</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97D110E56629396F">DAR93</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4B450CF880279A2">DAR94</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000117c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2B9B64A64C64832">DAR95</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_220083753D69D28B">DAR96</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EF668E65A76ADC0">DAR97</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82BB3C91051BFD1D">DAR98</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000118c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BAFF0F6B96D1B9CA">DAR99</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7B03207B96485CF">DAR100</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3AB550D17002D46">DAR101</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4EA46F17F13F67F">DAR102</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000119c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6E27A5601E680AC">DAR103</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F67D223AEDEE8C1">DAR104</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_283545CF87FB8470">DAR105</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC862C4D931A0E15">DAR106</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F33B69DEB059FDAE">DAR107</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76EE5B66BAE499C3">DAR108</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EC1946E6992FA4E">DAR109</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F44ECF038E87F57D">DAR110</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDDDE793B97693B8">DAR111</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D6CC48D99667FA2">DAR112</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_163E5304648519B2">DAR113</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F398E04B4528BC7">DAR114</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_718D11E24743BEBB">DAR115</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AA46BF6B78A0E22">DAR116</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F27FB0ED42607960">DAR117</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61ECC8544F221273">DAR118</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E93E9591CF0C5CE">DAR119</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_516BF5E339CB1290">DAR120</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E9D55931E0B1E187">DAR121</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_093F067C8F56BFCB">DAR122</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC531FA59757096A">DAR123</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9548D1EBEFEA1B40">DAR124</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5228590E75B7196F">DAR125</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B80A2F441145A4F8">DAR126</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000011fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0994B711A5E6EE51">DAR127</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4278B1EB96B7B384">DAR128</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF730C45C6D6D319">DAR129</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08F7ECE52AE71657">DAR130</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000120c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1072D3EDC6B4B819">DAR131</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2E09C420BDF8D30">DAR132</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E6ECD22785D89A8">DAR133</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A32A98752F957940">DAR134</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000121c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C05D1449C2E9DEE9">DAR135</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_223977A2D16D6EE9">DAR136</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07B8F6EF07E9663A">DAR137</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_222AE5320A5FF72E">DAR138</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000122c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38ABF07AE35FFEE8">DAR139</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DDAC44C54CA7D55">DAR140</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2021951613F5770E">DAR141</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52A5CB477B002C90">DAR142</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000123c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E9C595890730DA9">DAR143</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74E9EEF9DC5F0082">DAR144</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41CFF83F24C38D53">DAR145</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30A13E6E4627981A">DAR146</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000124c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_068AB67BDC41721A">DAR147</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97F4D5611B3C4C40">DAR148</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44181AED9C16FC3E">DAR149</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DE1651F8758009A">DAR150</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000125c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_605059903FA52097">DAR151</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFE3F7B4EE862AC8">DAR152</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A179EDC63CFFBBCF">DAR153</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD887DAE7F3CEAC2">DAR154</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000126c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB5A29A70ADB82C6">DAR155</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7732CD1375D7BB22">DAR156</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86306348E7132A92">DAR157</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D319C9EA02EEB73A">DAR158</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000127c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52DFB089C1448990">DAR159</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B805E0AD55ACCC68">DAR160</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_725572979D3372EB">DAR161</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75376FAB180C5CE5">DAR162</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000128c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_040D988075D0CFEF">DAR163</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAFC19E9920F213B">DAR164</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F33495D089BA4E27">DAR165</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9760B714C605885C">DAR166</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000129c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5654CA39DEB86D0">DAR167</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B6078D66F08AFBF">DAR168</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55D71D28F757AAC8">DAR169</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_351E0DE9F80C77F4">DAR170</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C233F5E02B278B45">DAR171</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6ABCC45436B1BE95">DAR172</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1BE12904D4477E5">DAR173</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99CCB72712A3E3CA">DAR174</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D231FE2D5B13C996">DAR175</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55F7406B0709896A">DAR176</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0DE7D60E304F6E0">DAR177</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98975377C46DB775">DAR178</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4AE66A16686D7A2B">DAR179</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DE6CDA3EEE9FEF6">DAR180</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8BEF08EC52A5260">DAR181</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB373694E16010AC">DAR182</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29BF079E9B23C102">DAR183</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_501E3E296D9693C1">DAR184</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71351890B56A351E">DAR185</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F6326217DF4AB69">DAR186</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCA540FE5016A21F">DAR187</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D7E69CE31AE86D8">DAR188</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1133981492053C03">DAR189</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1765747F2DDFEC21">DAR190</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000012fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E77DDE2CE5DAAED">DAR191</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_32F86B24B7E5424A">DAR192</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3F663797FB92B97">DAR193</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAA60D890B4E9D72">DAR194</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000130c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A6CB0303439C611">DAR195</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_290A0F308DDA15F8">DAR196</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD9D56712A2E6741">DAR197</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12D47F832DCD4AAE">DAR198</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000131c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4746B5184E542D9">DAR199</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD79F5CBBE0A8F13">DAR200</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2417060E2AE061D">DAR201</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFF46E45D67E831E">DAR202</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000132c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_077E412E6F730B0B">DAR203</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3618AEB6BD8AEC25">DAR204</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_636DEE4D835EB137">DAR205</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F854156029EDD5A">DAR206</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000133c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65BB440C4C1CADD2">DAR207</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_568CF60296739891">DAR208</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1EE20425053AA48">DAR209</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F256C45AF208931">DAR210</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000134c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_082E581881A3658F">DAR211</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_994320095692C00B">DAR212</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F06C957F420D8D5B">DAR213</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0C7331EAB040CBA">DAR214</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000135c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_629F693FEDB50164">DAR215</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D15574828E1BE7E3">DAR216</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38AE4CAE6B76C949">DAR217</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DD807ED4A910E41">DAR218</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000136c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6715E670ACEF4026">DAR219</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E41430ABDFCBAACA">DAR220</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D65F949165F4809">DAR221</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C24F60E3626EA80">DAR222</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000137c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB69B3EC74793E0E">DAR223</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92217421426A2804">DAR224</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8B44DC5E25E41F8">DAR225</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B825F7DDE29C8997">DAR226</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000138c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F2D1A94CE9E1BD7">DAR227</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9BF2E2E9B10522C">DAR228</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_841B25874881D3EC">DAR229</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBF512DF9A03E3A5">DAR230</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000139c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D83EAEA54596ACDB">DAR231</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14299C52A214109F">DAR232</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0612FF6ACCE3FA7">DAR233</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_037E2595B1D7A8C6">DAR234</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A68426F78D657D4C">DAR235</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3B5838A201B4C7B">DAR236</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F0F86FADC71A183">DAR237</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA600FBFFAF883A9">DAR238</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25342F6AAC5BE2EB">DAR239</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_85DDD227611ECD35">DAR240</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD98B3632C421096">DAR241</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FBFE17F23404B5AC">DAR242</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33AEDFDAE9A7ACB7">DAR243</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB831D5D3F2E1C26">DAR244</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9C96D4A955BC0D4">DAR245</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3D7B1DEFEBAD35C">DAR246</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8F9E7B8245FBFF39">DAR247</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B0D81E257D221EA">DAR248</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC7F7469CB51A7D6">DAR249</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EED4F08D0EACF4B">DAR250</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE5C5B288E9B2A6E">DAR251</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF5F04038E5DF2DD">DAR252</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14BC34B1EB099876">DAR253</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_480F4CCB685FEAAC">DAR254</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000013fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70917DD35B8BFC00">DAR255</a>  </b></td>
        <td class="unboxed sdescmap">Direct Access Register 255</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001400</td>
        <td class="unboxed addr">0x00001cff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3295BE5F5B979B19">CSW</a>  </b></td>
        <td class="unboxed sdescmap">Control Status Word register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_040AB80DE900EAA1">TAR</a>  </b></td>
        <td class="unboxed sdescmap">Transfer Address Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001d08</td>
        <td class="unboxed addr">0x00001d0b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d0c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6DB3281DE787008">DRW</a>  </b></td>
        <td class="unboxed sdescmap">Data Read/Write register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03CD024DBFF2C471">BD0</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_630366A172CE16F1">BD1</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25F76331782F4C88">BD2</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d1c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02504E00343665F9">BD3</a>  </b></td>
        <td class="unboxed sdescmap">Banked Data register 3</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001d20</td>
        <td class="unboxed addr">0x00001d23</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_968A35791117C07D">TRR</a>  </b></td>
        <td class="unboxed sdescmap">Transfer Response Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001d28</td>
        <td class="unboxed addr">0x00001df3</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001df4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96FEF604E6A9A8E8">CFG</a>  </b></td>
        <td class="unboxed sdescmap">Configuration register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001df8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89261DFB188139B0">BASE</a>  </b></td>
        <td class="unboxed sdescmap">Debug Base Address register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001dfc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6585AA7C49E7B980">IDR</a>  </b></td>
        <td class="unboxed sdescmap">Identification Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001e00</td>
        <td class="unboxed addr">0x00001efb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001efc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D9E2849C37A1D1C">ITSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Integration Test Status register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46436BEBDE12C1C2">ITCTRL</a>  </b></td>
        <td class="unboxed sdescmap">Integration Mode Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001f04</td>
        <td class="unboxed addr">0x00001f9f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fa0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A627B87953008D37">CLAIMSET</a>  </b></td>
        <td class="unboxed sdescmap">Claim Tag Set Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fa4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D181C6C54205D7E">CLAIMCLR</a>  </b></td>
        <td class="unboxed sdescmap">Claim Tag Clear Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001fa8</td>
        <td class="unboxed addr">0x00001fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E05F80B6C4EDE1EB">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E0E126DAD20A94C">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001fc0</td>
        <td class="unboxed addr">0x00001fcb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fcc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42B2DE61E38A5735">DEVTYPE</a>  </b></td>
        <td class="unboxed sdescmap">Device Type Identifier Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5710BD2ED9CA4507">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B9882069B144261">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFA16392238A8FEA">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65FAE84FE9544403">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37716C7F05654B8B">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F94FB021D87DF83">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9A79A8B55C83C96">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30C34053F5541C37">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A07DB0B9E9D51B0">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C72B76E126944FD">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2CB5275C461A524">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6810DE4481E6A1CD">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/syscon/cs_soc/apbap/APB4_Slave_0_MM</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_EF0CA6D4191C454E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) DAR0</span><br/>
      <span class="sdescdet">Direct Access Register 0</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10000</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACDE39234E577F92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) DAR1</span><br/>
      <span class="sdescdet">Direct Access Register 1</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10004</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00020003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_025A2877888912A3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) DAR2</span><br/>
      <span class="sdescdet">Direct Access Register 2</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10008</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00030003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88F6912EB970090B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) DAR3</span><br/>
      <span class="sdescdet">Direct Access Register 3</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1000c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00040003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AE28411F876E9FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) DAR4</span><br/>
      <span class="sdescdet">Direct Access Register 4</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10010</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x10). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00050003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02B431E1B95C55A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) DAR5</span><br/>
      <span class="sdescdet">Direct Access Register 5</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10014</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x14). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02000003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76B1F97ABBFD6E58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) DAR6</span><br/>
      <span class="sdescdet">Direct Access Register 6</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10018</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02400003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x18). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02400003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86E9C4CEFCEBABF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) DAR7</span><br/>
      <span class="sdescdet">Direct Access Register 7</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1001c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02800003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02800003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4321EEBFA3491B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) DAR8</span><br/>
      <span class="sdescdet">Direct Access Register 8</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10020</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02c00003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x20). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02c00003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93AE0BFDF6EF0F70" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) DAR9</span><br/>
      <span class="sdescdet">Direct Access Register 9</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10024</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x24). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51E2290256FDBB38" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) DAR10</span><br/>
      <span class="sdescdet">Direct Access Register 10</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10028</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x28). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5BE2573E865FA8F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) DAR11</span><br/>
      <span class="sdescdet">Direct Access Register 11</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1002c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BBE3459E839ED01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) DAR12</span><br/>
      <span class="sdescdet">Direct Access Register 12</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10030</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x30). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EADE18B1E4C276C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) DAR13</span><br/>
      <span class="sdescdet">Direct Access Register 13</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10034</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x34). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A6999F3C38A99BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) DAR14</span><br/>
      <span class="sdescdet">Direct Access Register 14</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10038</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x38). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_818879CDB2E10BB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) DAR15</span><br/>
      <span class="sdescdet">Direct Access Register 15</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1003c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_898DC52135121F99" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) DAR16</span><br/>
      <span class="sdescdet">Direct Access Register 16</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10040</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x40). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9B2562A5D73A885" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) DAR17</span><br/>
      <span class="sdescdet">Direct Access Register 17</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10044</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x44). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96A28FDBAC25CD23" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) DAR18</span><br/>
      <span class="sdescdet">Direct Access Register 18</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10048</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x48). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13B83C885ECE837C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) DAR19</span><br/>
      <span class="sdescdet">Direct Access Register 19</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1004c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x4C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE376B2AFF61071F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) DAR20</span><br/>
      <span class="sdescdet">Direct Access Register 20</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10050</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x50). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_219D2646288A7AF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) DAR21</span><br/>
      <span class="sdescdet">Direct Access Register 21</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10054</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x54). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06AE5D566B2871F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) DAR22</span><br/>
      <span class="sdescdet">Direct Access Register 22</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10058</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x58). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B596D65C1D30BA13" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) DAR23</span><br/>
      <span class="sdescdet">Direct Access Register 23</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1005c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x5C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D5F43112D552E7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) DAR24</span><br/>
      <span class="sdescdet">Direct Access Register 24</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10060</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x60). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_701C28ACA4487E71" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) DAR25</span><br/>
      <span class="sdescdet">Direct Access Register 25</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10064</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x64). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_979C0EA0270B323A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) DAR26</span><br/>
      <span class="sdescdet">Direct Access Register 26</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10068</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x68). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE5E5251C54E495B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) DAR27</span><br/>
      <span class="sdescdet">Direct Access Register 27</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1006c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x6C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15A6EA592C186909" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) DAR28</span><br/>
      <span class="sdescdet">Direct Access Register 28</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10070</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x70). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDAC55B5D32A31BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) DAR29</span><br/>
      <span class="sdescdet">Direct Access Register 29</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10074</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x74). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DC98913DD6554BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) DAR30</span><br/>
      <span class="sdescdet">Direct Access Register 30</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10078</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x78). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11AC02B60AF3995A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) DAR31</span><br/>
      <span class="sdescdet">Direct Access Register 31</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1007c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x7C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C46847DACF731E1E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) DAR32</span><br/>
      <span class="sdescdet">Direct Access Register 32</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10080</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x80). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E42E63C4D8C239DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) DAR33</span><br/>
      <span class="sdescdet">Direct Access Register 33</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10084</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x84). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4CB52357E65D385" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) DAR34</span><br/>
      <span class="sdescdet">Direct Access Register 34</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10088</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x88). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A3FCF506179661E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) DAR35</span><br/>
      <span class="sdescdet">Direct Access Register 35</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1008c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x8C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3291091A92DEBC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) DAR36</span><br/>
      <span class="sdescdet">Direct Access Register 36</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10090</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x90). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_052F0F4BCC5447B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) DAR37</span><br/>
      <span class="sdescdet">Direct Access Register 37</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10094</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x94). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_870FD07AA04EC1BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) DAR38</span><br/>
      <span class="sdescdet">Direct Access Register 38</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10098</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x98). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A1C67BBE8B3A672" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) DAR39</span><br/>
      <span class="sdescdet">Direct Access Register 39</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1009c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x9C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FF1FFDD3D930777" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) DAR40</span><br/>
      <span class="sdescdet">Direct Access Register 40</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_062F16B0AB243066" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) DAR41</span><br/>
      <span class="sdescdet">Direct Access Register 41</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23B5B181ED1C60B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) DAR42</span><br/>
      <span class="sdescdet">Direct Access Register 42</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DBFA777E5971D36" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) DAR43</span><br/>
      <span class="sdescdet">Direct Access Register 43</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xAC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A00BF9E9D745492" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) DAR44</span><br/>
      <span class="sdescdet">Direct Access Register 44</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5867D80686AE2401" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) DAR45</span><br/>
      <span class="sdescdet">Direct Access Register 45</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8673A6199FBAF128" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) DAR46</span><br/>
      <span class="sdescdet">Direct Access Register 46</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_873F2C598070D931" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) DAR47</span><br/>
      <span class="sdescdet">Direct Access Register 47</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xBC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C27F9CF0839CA1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) DAR48</span><br/>
      <span class="sdescdet">Direct Access Register 48</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA8DB32A1575441B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) DAR49</span><br/>
      <span class="sdescdet">Direct Access Register 49</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDCCACFE57ADB84C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) DAR50</span><br/>
      <span class="sdescdet">Direct Access Register 50</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F9DFC33D8A6CD89" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) DAR51</span><br/>
      <span class="sdescdet">Direct Access Register 51</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xCC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D36E9D35AD340F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) DAR52</span><br/>
      <span class="sdescdet">Direct Access Register 52</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_005FCFF63C20D331" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) DAR53</span><br/>
      <span class="sdescdet">Direct Access Register 53</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6EA5A892471538E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) DAR54</span><br/>
      <span class="sdescdet">Direct Access Register 54</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_416B5A244149B823" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) DAR55</span><br/>
      <span class="sdescdet">Direct Access Register 55</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xDC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02901392B4814CDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) DAR56</span><br/>
      <span class="sdescdet">Direct Access Register 56</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27A0B51D340DA7EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) DAR57</span><br/>
      <span class="sdescdet">Direct Access Register 57</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A0961914C02142BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) DAR58</span><br/>
      <span class="sdescdet">Direct Access Register 58</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCD835BEB2725382" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) DAR59</span><br/>
      <span class="sdescdet">Direct Access Register 59</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xEC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83F1334B1D6FEA6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) DAR60</span><br/>
      <span class="sdescdet">Direct Access Register 60</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C59CA78885C99A62" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) DAR61</span><br/>
      <span class="sdescdet">Direct Access Register 61</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F5ADF4FEA1E2817" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) DAR62</span><br/>
      <span class="sdescdet">Direct Access Register 62</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99AB49D002169612" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) DAR63</span><br/>
      <span class="sdescdet">Direct Access Register 63</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f100fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xFC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02A834B17728DAE0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) DAR64</span><br/>
      <span class="sdescdet">Direct Access Register 64</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10100</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x100). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D773EA67EC01C683" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) DAR65</span><br/>
      <span class="sdescdet">Direct Access Register 65</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10104</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x104). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4384691F495E1056" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) DAR66</span><br/>
      <span class="sdescdet">Direct Access Register 66</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10108</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x108). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_157ABF4D3A983747" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) DAR67</span><br/>
      <span class="sdescdet">Direct Access Register 67</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1010c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x10C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF7BA1A537C38554" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) DAR68</span><br/>
      <span class="sdescdet">Direct Access Register 68</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10110</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x110). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D74970B543155F44" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) DAR69</span><br/>
      <span class="sdescdet">Direct Access Register 69</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10114</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x114). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F41C4D891472C028" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) DAR70</span><br/>
      <span class="sdescdet">Direct Access Register 70</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10118</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x118). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B6CAC318A300DF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) DAR71</span><br/>
      <span class="sdescdet">Direct Access Register 71</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1011c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x11C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0B31F916E48B72F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) DAR72</span><br/>
      <span class="sdescdet">Direct Access Register 72</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10120</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x120). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07CE3313F116F9F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) DAR73</span><br/>
      <span class="sdescdet">Direct Access Register 73</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10124</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x124). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FA15AF8C59CD8BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) DAR74</span><br/>
      <span class="sdescdet">Direct Access Register 74</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10128</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x128). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD6DF1C3666BA068" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) DAR75</span><br/>
      <span class="sdescdet">Direct Access Register 75</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1012c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x12C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_792E4F80A9517856" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) DAR76</span><br/>
      <span class="sdescdet">Direct Access Register 76</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10130</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x130). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADC51CA556E7333F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) DAR77</span><br/>
      <span class="sdescdet">Direct Access Register 77</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10134</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x134). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D654EAB46ED104F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) DAR78</span><br/>
      <span class="sdescdet">Direct Access Register 78</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10138</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x138). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C8AE9AEEC2E07E6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) DAR79</span><br/>
      <span class="sdescdet">Direct Access Register 79</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1013c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x13C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F1EED77ED3C2ECC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) DAR80</span><br/>
      <span class="sdescdet">Direct Access Register 80</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10140</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x140). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_738C859465396B9F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) DAR81</span><br/>
      <span class="sdescdet">Direct Access Register 81</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10144</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x144). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_591B61D23814CB61" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) DAR82</span><br/>
      <span class="sdescdet">Direct Access Register 82</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10148</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x148). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_076218EE1DAF87A3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) DAR83</span><br/>
      <span class="sdescdet">Direct Access Register 83</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1014c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x14C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFC70359CF821DDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) DAR84</span><br/>
      <span class="sdescdet">Direct Access Register 84</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10150</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x150). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_787C2A4CCA138065" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) DAR85</span><br/>
      <span class="sdescdet">Direct Access Register 85</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10154</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x154). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDD14EFB33E9F01D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) DAR86</span><br/>
      <span class="sdescdet">Direct Access Register 86</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10158</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x158). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE3461936A00D88F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) DAR87</span><br/>
      <span class="sdescdet">Direct Access Register 87</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1015c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x15C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8009A48871461A62" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) DAR88</span><br/>
      <span class="sdescdet">Direct Access Register 88</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10160</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x160). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9603EAE682B6BF09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) DAR89</span><br/>
      <span class="sdescdet">Direct Access Register 89</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10164</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x164). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34643F729D4AAA33" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) DAR90</span><br/>
      <span class="sdescdet">Direct Access Register 90</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10168</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x168). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C6601FD46EEFF41" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) DAR91</span><br/>
      <span class="sdescdet">Direct Access Register 91</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1016c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x16C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4894C7ECF28F763A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) DAR92</span><br/>
      <span class="sdescdet">Direct Access Register 92</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10170</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x170). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80340485611D5C1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) DAR93</span><br/>
      <span class="sdescdet">Direct Access Register 93</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10174</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x174). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96ED6F6F4E4DD2C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) DAR94</span><br/>
      <span class="sdescdet">Direct Access Register 94</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10178</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x178). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C4F7873206CA9BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) DAR95</span><br/>
      <span class="sdescdet">Direct Access Register 95</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1017c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x17C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5934F610C94FE1E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) DAR96</span><br/>
      <span class="sdescdet">Direct Access Register 96</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10180</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x180). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FBF65A4B417E9A30" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) DAR97</span><br/>
      <span class="sdescdet">Direct Access Register 97</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10184</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x184). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E3358D7A78CF8FD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) DAR98</span><br/>
      <span class="sdescdet">Direct Access Register 98</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10188</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x188). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E97C173788C5BAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) DAR99</span><br/>
      <span class="sdescdet">Direct Access Register 99</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1018c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x18C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12857EE0FD46D235" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) DAR100</span><br/>
      <span class="sdescdet">Direct Access Register 100</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10190</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x190). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AABE68C144B1B10E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) DAR101</span><br/>
      <span class="sdescdet">Direct Access Register 101</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10194</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x194). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CC37566E07588A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) DAR102</span><br/>
      <span class="sdescdet">Direct Access Register 102</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10198</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x198). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2190DC324A4CE0C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) DAR103</span><br/>
      <span class="sdescdet">Direct Access Register 103</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1019c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x19C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D726AC8B1BC59A00" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) DAR104</span><br/>
      <span class="sdescdet">Direct Access Register 104</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE10372A3A8B6DD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) DAR105</span><br/>
      <span class="sdescdet">Direct Access Register 105</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_578CABBFE6076675" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) DAR106</span><br/>
      <span class="sdescdet">Direct Access Register 106</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4864FEA8E469620A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) DAR107</span><br/>
      <span class="sdescdet">Direct Access Register 107</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_658118DF9ACD5DE6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) DAR108</span><br/>
      <span class="sdescdet">Direct Access Register 108</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B73BAAD6C3F28348" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) DAR109</span><br/>
      <span class="sdescdet">Direct Access Register 109</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED97CA9FD2981169" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) DAR110</span><br/>
      <span class="sdescdet">Direct Access Register 110</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E47F1E45B94AF1BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) DAR111</span><br/>
      <span class="sdescdet">Direct Access Register 111</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9305A8F001092632" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) DAR112</span><br/>
      <span class="sdescdet">Direct Access Register 112</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE8936007DA7170E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) DAR113</span><br/>
      <span class="sdescdet">Direct Access Register 113</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2854642988466FD9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) DAR114</span><br/>
      <span class="sdescdet">Direct Access Register 114</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDFF2DCB0A1B04C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) DAR115</span><br/>
      <span class="sdescdet">Direct Access Register 115</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDCADACD9ACD23E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) DAR116</span><br/>
      <span class="sdescdet">Direct Access Register 116</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5851AFBD7C5BFF04" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) DAR117</span><br/>
      <span class="sdescdet">Direct Access Register 117</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F456DEE1C825754E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) DAR118</span><br/>
      <span class="sdescdet">Direct Access Register 118</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2CDA845C04C4D7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) DAR119</span><br/>
      <span class="sdescdet">Direct Access Register 119</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36DECE30AB24EEDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) DAR120</span><br/>
      <span class="sdescdet">Direct Access Register 120</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_541008E741F4BD71" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) DAR121</span><br/>
      <span class="sdescdet">Direct Access Register 121</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F337BD9A746E9C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) DAR122</span><br/>
      <span class="sdescdet">Direct Access Register 122</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0569EA54F4126CD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) DAR123</span><br/>
      <span class="sdescdet">Direct Access Register 123</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9233BC589D35075E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) DAR124</span><br/>
      <span class="sdescdet">Direct Access Register 124</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC96788893724AE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) DAR125</span><br/>
      <span class="sdescdet">Direct Access Register 125</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11C8919BA6BAAE57" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) DAR126</span><br/>
      <span class="sdescdet">Direct Access Register 126</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15344EC203C2A593" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) DAR127</span><br/>
      <span class="sdescdet">Direct Access Register 127</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f101fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2F738E3E11A86C5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) DAR128</span><br/>
      <span class="sdescdet">Direct Access Register 128</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10200</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x200). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1684A13377DE43CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) DAR129</span><br/>
      <span class="sdescdet">Direct Access Register 129</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10204</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x204). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_417827CF14AAEFF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) DAR130</span><br/>
      <span class="sdescdet">Direct Access Register 130</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10208</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x208). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB97E99AF51EA210" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) DAR131</span><br/>
      <span class="sdescdet">Direct Access Register 131</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1020c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x20C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0DEED56E7CE759B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) DAR132</span><br/>
      <span class="sdescdet">Direct Access Register 132</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10210</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x210). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1AD0CA081D126CBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) DAR133</span><br/>
      <span class="sdescdet">Direct Access Register 133</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10214</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x214). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A89F23EB9DFFEC88" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) DAR134</span><br/>
      <span class="sdescdet">Direct Access Register 134</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10218</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x218). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09528AB2C92FB692" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) DAR135</span><br/>
      <span class="sdescdet">Direct Access Register 135</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1021c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x21C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E5CAD3C7E8255B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) DAR136</span><br/>
      <span class="sdescdet">Direct Access Register 136</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10220</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x220). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1BF274FB4F8FDB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) DAR137</span><br/>
      <span class="sdescdet">Direct Access Register 137</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10224</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x224). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09E9DC3D2B5F3B4C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) DAR138</span><br/>
      <span class="sdescdet">Direct Access Register 138</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10228</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x228). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D329491E6BA996AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) DAR139</span><br/>
      <span class="sdescdet">Direct Access Register 139</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1022c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x22C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4E4C36B53393620" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) DAR140</span><br/>
      <span class="sdescdet">Direct Access Register 140</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10230</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x230). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E787A72F9BECFAED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) DAR141</span><br/>
      <span class="sdescdet">Direct Access Register 141</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10234</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x234). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08B7F73D03ABD2CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) DAR142</span><br/>
      <span class="sdescdet">Direct Access Register 142</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10238</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x238). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE2C33947FA0847F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) DAR143</span><br/>
      <span class="sdescdet">Direct Access Register 143</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1023c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x23C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F36CC8E96D19350" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) DAR144</span><br/>
      <span class="sdescdet">Direct Access Register 144</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10240</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x240). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0650F200ED4E8B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) DAR145</span><br/>
      <span class="sdescdet">Direct Access Register 145</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10244</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x244). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_183AB71957A592CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) DAR146</span><br/>
      <span class="sdescdet">Direct Access Register 146</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10248</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x248). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0C07863331E5E0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) DAR147</span><br/>
      <span class="sdescdet">Direct Access Register 147</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1024c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x24C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEDD83195FA8D398" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) DAR148</span><br/>
      <span class="sdescdet">Direct Access Register 148</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10250</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x250). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE60AC24A4813414" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) DAR149</span><br/>
      <span class="sdescdet">Direct Access Register 149</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10254</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x254). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49AA57EBD697D710" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) DAR150</span><br/>
      <span class="sdescdet">Direct Access Register 150</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10258</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x258). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E9B534F616CE090" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) DAR151</span><br/>
      <span class="sdescdet">Direct Access Register 151</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1025c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x25C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9654F6430AA6665C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) DAR152</span><br/>
      <span class="sdescdet">Direct Access Register 152</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10260</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x260). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2EA4517454B98DDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) DAR153</span><br/>
      <span class="sdescdet">Direct Access Register 153</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10264</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x264). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F46CFB74903C3FB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) DAR154</span><br/>
      <span class="sdescdet">Direct Access Register 154</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10268</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x268). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_888D6A0595F7507B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) DAR155</span><br/>
      <span class="sdescdet">Direct Access Register 155</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1026c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x26C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01B4C4DB67429EC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) DAR156</span><br/>
      <span class="sdescdet">Direct Access Register 156</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10270</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x270). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_646DAACDA8758496" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) DAR157</span><br/>
      <span class="sdescdet">Direct Access Register 157</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10274</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x274). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15DE360E0E8E415D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) DAR158</span><br/>
      <span class="sdescdet">Direct Access Register 158</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10278</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x278). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1296F62A615BADB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) DAR159</span><br/>
      <span class="sdescdet">Direct Access Register 159</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1027c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x27C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAA9BCD879F8E396" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) DAR160</span><br/>
      <span class="sdescdet">Direct Access Register 160</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10280</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x280). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33A1E7126CDC580C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) DAR161</span><br/>
      <span class="sdescdet">Direct Access Register 161</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10284</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x284). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B3033023478493B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) DAR162</span><br/>
      <span class="sdescdet">Direct Access Register 162</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10288</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x288). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13411DE66181FA8F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) DAR163</span><br/>
      <span class="sdescdet">Direct Access Register 163</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1028c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x28C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A3178051248DEE0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) DAR164</span><br/>
      <span class="sdescdet">Direct Access Register 164</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10290</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x290). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19B007A669C76930" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) DAR165</span><br/>
      <span class="sdescdet">Direct Access Register 165</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10294</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x294). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1336DDD8B38D08F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) DAR166</span><br/>
      <span class="sdescdet">Direct Access Register 166</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10298</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x298). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6380CF6BB497082E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) DAR167</span><br/>
      <span class="sdescdet">Direct Access Register 167</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1029c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x29C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B734DB9EE25C455D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) DAR168</span><br/>
      <span class="sdescdet">Direct Access Register 168</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62B4F522CC4E47EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) DAR169</span><br/>
      <span class="sdescdet">Direct Access Register 169</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3246F4CFB1867FF2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) DAR170</span><br/>
      <span class="sdescdet">Direct Access Register 170</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36D46D6AD71CE237" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) DAR171</span><br/>
      <span class="sdescdet">Direct Access Register 171</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AC272237AD5A053" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) DAR172</span><br/>
      <span class="sdescdet">Direct Access Register 172</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7FAE05EDE2C2C19" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) DAR173</span><br/>
      <span class="sdescdet">Direct Access Register 173</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DFC11A68285FFD8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) DAR174</span><br/>
      <span class="sdescdet">Direct Access Register 174</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4E97730E0F7C542" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) DAR175</span><br/>
      <span class="sdescdet">Direct Access Register 175</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FB2017209895E11" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) DAR176</span><br/>
      <span class="sdescdet">Direct Access Register 176</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D24FE844B5DB82E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) DAR177</span><br/>
      <span class="sdescdet">Direct Access Register 177</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17012358DA8CCC01" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) DAR178</span><br/>
      <span class="sdescdet">Direct Access Register 178</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEA4BF665764D0AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) DAR179</span><br/>
      <span class="sdescdet">Direct Access Register 179</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76411D19409BB59C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) DAR180</span><br/>
      <span class="sdescdet">Direct Access Register 180</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B69133345F3C8414" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) DAR181</span><br/>
      <span class="sdescdet">Direct Access Register 181</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58A2FC2AC4CD9577" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) DAR182</span><br/>
      <span class="sdescdet">Direct Access Register 182</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC0ED1E780D4D891" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) DAR183</span><br/>
      <span class="sdescdet">Direct Access Register 183</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7C423EF08BA0A62" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) DAR184</span><br/>
      <span class="sdescdet">Direct Access Register 184</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_69FD1E82C6A1AEC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) DAR185</span><br/>
      <span class="sdescdet">Direct Access Register 185</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58A0C80729455D43" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) DAR186</span><br/>
      <span class="sdescdet">Direct Access Register 186</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3858F52D60324377" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) DAR187</span><br/>
      <span class="sdescdet">Direct Access Register 187</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDEE25CB3AB5E01C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) DAR188</span><br/>
      <span class="sdescdet">Direct Access Register 188</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FAE0DC0432E5AD30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) DAR189</span><br/>
      <span class="sdescdet">Direct Access Register 189</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7DEE820295FD480" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) DAR190</span><br/>
      <span class="sdescdet">Direct Access Register 190</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DBF6AC5F837D61FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) DAR191</span><br/>
      <span class="sdescdet">Direct Access Register 191</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f102fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98557469DA85989D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) DAR192</span><br/>
      <span class="sdescdet">Direct Access Register 192</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10300</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x300). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3204CFB6837014D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) DAR193</span><br/>
      <span class="sdescdet">Direct Access Register 193</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10304</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x304). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE057D3710991A8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) DAR194</span><br/>
      <span class="sdescdet">Direct Access Register 194</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10308</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x308). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F43D93C25423702" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) DAR195</span><br/>
      <span class="sdescdet">Direct Access Register 195</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1030c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x30C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09898F205CA0DD1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) DAR196</span><br/>
      <span class="sdescdet">Direct Access Register 196</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10310</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x310). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE8027F489A65BBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) DAR197</span><br/>
      <span class="sdescdet">Direct Access Register 197</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10314</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x314). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D311E6528266628A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) DAR198</span><br/>
      <span class="sdescdet">Direct Access Register 198</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10318</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x318). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B758172C711686E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) DAR199</span><br/>
      <span class="sdescdet">Direct Access Register 199</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1031c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x31C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC572F2D83902B95" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) DAR200</span><br/>
      <span class="sdescdet">Direct Access Register 200</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10320</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x320). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60851E085D8AF0C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) DAR201</span><br/>
      <span class="sdescdet">Direct Access Register 201</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10324</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x324). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9266BDF59C7D580E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) DAR202</span><br/>
      <span class="sdescdet">Direct Access Register 202</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10328</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x328). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D02EF4D94C564818" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) DAR203</span><br/>
      <span class="sdescdet">Direct Access Register 203</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1032c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x32C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC86F2ACF779757D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) DAR204</span><br/>
      <span class="sdescdet">Direct Access Register 204</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10330</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x330). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02D9873E0E2F5A6A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) DAR205</span><br/>
      <span class="sdescdet">Direct Access Register 205</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10334</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x334). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_788C7951CA3283D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) DAR206</span><br/>
      <span class="sdescdet">Direct Access Register 206</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10338</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x338). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F192BA07EC3E2F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) DAR207</span><br/>
      <span class="sdescdet">Direct Access Register 207</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1033c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x33C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D153E67BC46E978C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) DAR208</span><br/>
      <span class="sdescdet">Direct Access Register 208</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10340</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x340). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71A1287D1376781F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) DAR209</span><br/>
      <span class="sdescdet">Direct Access Register 209</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10344</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x344). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4631C036E4C98CEB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) DAR210</span><br/>
      <span class="sdescdet">Direct Access Register 210</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10348</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x348). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19BD1CCF2BA125A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) DAR211</span><br/>
      <span class="sdescdet">Direct Access Register 211</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1034c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x34C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F17BAABE7C99CF72" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) DAR212</span><br/>
      <span class="sdescdet">Direct Access Register 212</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10350</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x350). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3C5EC6CC62DA36B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) DAR213</span><br/>
      <span class="sdescdet">Direct Access Register 213</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10354</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x354). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3077078AA5972A09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) DAR214</span><br/>
      <span class="sdescdet">Direct Access Register 214</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10358</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x358). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17660AFF94F201AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) DAR215</span><br/>
      <span class="sdescdet">Direct Access Register 215</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1035c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x35C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F8D94055BF9B67F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) DAR216</span><br/>
      <span class="sdescdet">Direct Access Register 216</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10360</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x360). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_923C23F2E3C683FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) DAR217</span><br/>
      <span class="sdescdet">Direct Access Register 217</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10364</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x364). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41E2D7AB080533C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) DAR218</span><br/>
      <span class="sdescdet">Direct Access Register 218</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10368</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x368). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E4CC592B6927E35" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) DAR219</span><br/>
      <span class="sdescdet">Direct Access Register 219</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1036c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x36C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31A6F3E9E7E7E93B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) DAR220</span><br/>
      <span class="sdescdet">Direct Access Register 220</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10370</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x370). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4A73787FB7804C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) DAR221</span><br/>
      <span class="sdescdet">Direct Access Register 221</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10374</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x374). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DBA1B392F1CD684" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) DAR222</span><br/>
      <span class="sdescdet">Direct Access Register 222</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10378</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x378). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F913AEB09E5A40F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) DAR223</span><br/>
      <span class="sdescdet">Direct Access Register 223</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1037c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x37C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8572177098F32567" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) DAR224</span><br/>
      <span class="sdescdet">Direct Access Register 224</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10380</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x380). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_135797E2EA556CE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) DAR225</span><br/>
      <span class="sdescdet">Direct Access Register 225</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10384</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x384). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AED2491E5A7F786" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) DAR226</span><br/>
      <span class="sdescdet">Direct Access Register 226</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10388</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x388). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4423FD33CB291D66" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) DAR227</span><br/>
      <span class="sdescdet">Direct Access Register 227</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1038c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x38C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98DF2BCADF37E119" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) DAR228</span><br/>
      <span class="sdescdet">Direct Access Register 228</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10390</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x390). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_793D6A342AD4A3CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) DAR229</span><br/>
      <span class="sdescdet">Direct Access Register 229</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10394</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x394). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A14FF56CC3A02C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) DAR230</span><br/>
      <span class="sdescdet">Direct Access Register 230</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10398</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x398). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F167466E8DDC57F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) DAR231</span><br/>
      <span class="sdescdet">Direct Access Register 231</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1039c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x39C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16D552E703093213" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) DAR232</span><br/>
      <span class="sdescdet">Direct Access Register 232</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_506DCD3A4B873F51" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) DAR233</span><br/>
      <span class="sdescdet">Direct Access Register 233</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_960AC9EE18D136B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) DAR234</span><br/>
      <span class="sdescdet">Direct Access Register 234</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F64A84550332E455" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) DAR235</span><br/>
      <span class="sdescdet">Direct Access Register 235</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80EB212A017B9F41" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) DAR236</span><br/>
      <span class="sdescdet">Direct Access Register 236</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D034FF499BBE9B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b4</span> Register(32 bit) DAR237</span><br/>
      <span class="sdescdet">Direct Access Register 237</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE5837BC9E07476C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b8</span> Register(32 bit) DAR238</span><br/>
      <span class="sdescdet">Direct Access Register 238</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F7D0ED716A13BB54" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003bc</span> Register(32 bit) DAR239</span><br/>
      <span class="sdescdet">Direct Access Register 239</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79B822B39A53DF30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c0</span> Register(32 bit) DAR240</span><br/>
      <span class="sdescdet">Direct Access Register 240</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C62AE56562EDF6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c4</span> Register(32 bit) DAR241</span><br/>
      <span class="sdescdet">Direct Access Register 241</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_855DE6377F1728F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c8</span> Register(32 bit) DAR242</span><br/>
      <span class="sdescdet">Direct Access Register 242</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34AC9AD76F14D86B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) DAR243</span><br/>
      <span class="sdescdet">Direct Access Register 243</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_579F06DE1146C827" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) DAR244</span><br/>
      <span class="sdescdet">Direct Access Register 244</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B75A42F8589BBC2E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) DAR245</span><br/>
      <span class="sdescdet">Direct Access Register 245</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0400886DD398BA9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) DAR246</span><br/>
      <span class="sdescdet">Direct Access Register 246</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_637E8A2CA2B50DE5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) DAR247</span><br/>
      <span class="sdescdet">Direct Access Register 247</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DBC9BD933A2F74DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) DAR248</span><br/>
      <span class="sdescdet">Direct Access Register 248</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54ACDBD9BBEF97F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) DAR249</span><br/>
      <span class="sdescdet">Direct Access Register 249</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5B7736F57DCC3A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) DAR250</span><br/>
      <span class="sdescdet">Direct Access Register 250</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D9836DC30F4D659" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) DAR251</span><br/>
      <span class="sdescdet">Direct Access Register 251</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B348271E84798BA3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) DAR252</span><br/>
      <span class="sdescdet">Direct Access Register 252</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECF114262D56BCA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) DAR253</span><br/>
      <span class="sdescdet">Direct Access Register 253</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3239B50A860CA2B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) DAR254</span><br/>
      <span class="sdescdet">Direct Access Register 254</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D10BEE80FFDCC28D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) DAR255</span><br/>
      <span class="sdescdet">Direct Access Register 255</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f103fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E66BB3E96CC5FCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d00</span> Register(32 bit) CSW</span><br/>
      <span class="sdescdet">Control Status Word register</span><br/>
      <span class="ldescdet">The CSW register configures and controls accesses through the APB master interface to the connected memory system.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d00</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x30000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00800040</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RES0_3</td>
        <td class="fldnorm" colspan="3">Prot</td>
        <td class="fldnorm" colspan="4">RES0_2</td>
        <td class="fldnorm" colspan="1">SDeviceEn</td>
        <td class="fldnorm" colspan="5">RES0_1</td>
        <td class="fldnorm" colspan="1">ERRSTOP</td>
        <td class="fldnorm" colspan="1">ERRNPASS</td>
        <td class="fldnorm" colspan="4">Type</td>
        <td class="fldnorm" colspan="4">Mode</td>
        <td class="fldnorm" colspan="1">TrInProg</td>
        <td class="fldnorm" colspan="1">DeviceEn</td>
        <td class="fldnorm" colspan="2">AddrInc</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">Size</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Prot</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Drives APB master interface pprot_m[2:0] which specifies the APB4 protection encoding. The reset value is 0x3 (Data, Non-secure, Privileged). Together with the Access Port Enable interface signals, CSW.Prot[1] determines whether a secure access is allowed on the master interface. Accesses are permitted as follows: access_permitted = (ap_en &amp;&amp; ap_secure_en) || (ap_en &amp;&amp; CSW.Prot[1]).</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SDeviceEn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the status of the ap_en and ap_secure_en ports. It is set when both ap_en and ap_secure_en are HIGH, but otherwise is clear. If this bit is clear, Secure APB transfers are not permitted. Non-secure memory accesses and internal register accesses that do not initiate memory accesses are permitted regardless of the status of this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERRSTOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stop on error. Reset to 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Memory access errors do not prevent future memory accesses</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Memory access errors prevent future memory accesses</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERRNPASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Errors are not passed upstream:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Memory access errors are passed upstream</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Memory access errors are not passed upstream</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field is reserved. Reads return 0x0 and writes are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Mode</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Specifies the mode of operation. Reset to 0x0. All other values are reserved.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Normal download or upload mode</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TrInProg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transfer in progress. This field indicates whether a transfer is in progress on the APB master interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DeviceEn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the status of the ap_en port. The bit is set when ap_en is HIGH, but otherwise is clear. If this bit is clear, no APB transfers are carried out, that is, both Secure and Non-secure accesses are blocked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AddrInc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Auto address increment mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted. Reset to 0b0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Auto increment OFF</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Increment, single. Single transfer from corresponding byte lane.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Size</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of the data access to perform. The APB-AP supports only word accesses and this field is fixed at 0x2. The reset value is 0x2.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63FCA9E762E11ADE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d04</span> Register(32 bit) TAR</span><br/>
      <span class="sdescdet">Transfer Address Register</span><br/>
      <span class="ldescdet">TAR holds the transfer address of the current transfer. TAR must be programmed before initiating any memory transfer through DRW, or Banked Data Registers, or Direct Access Registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d04</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Address</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Address</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Address of the current transfer. When a memory access is initiated by accessing the DRW register, the TAR value directly gives the 32-bit transfer address. When a memory access is initiated by accessing Banked Data registers, the TAR only provides the upper bits [31:4] and the remaining address bits [3:0] come from the offset of Banked Data register being accessed. When a memory access is initiated by accessing Direct Access Registers, the TAR provides the upper bits [31:10] and the remaining address bits [9:0] come from the offset of the DAR being accessed.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B681D4D1AE7D84D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d0c</span> Register(32 bit) DRW</span><br/>
      <span class="sdescdet">Data Read/Write register</span><br/>
      <span class="ldescdet">A write to the DRW register initiates a memory write transaction on the master. AP drives DRW write data on the data bus during the data phase of the current transfer. Reading the DRW register initiates a memory read transaction on the master. The resulting read data that is received from the memory system is returned on the slave interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d0c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current transfer data value. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F69DA5694FB3FC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d10</span> Register(32 bit) BD0</span><br/>
      <span class="sdescdet">Banked Data register 0</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d10</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x0). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A26F9ED1B53F850" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d14</span> Register(32 bit) BD1</span><br/>
      <span class="sdescdet">Banked Data register 1</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d14</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x4). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00020003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB68ED323A609EB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d18</span> Register(32 bit) BD2</span><br/>
      <span class="sdescdet">Banked Data register 2</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d18</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x8). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00030003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_123BD964CC6102FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d1c</span> Register(32 bit) BD3</span><br/>
      <span class="sdescdet">Banked Data register 3</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d1c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0xC). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00040003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1924FAB6CF3D3EBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d24</span> Register(32 bit) TRR</span><br/>
      <span class="sdescdet">Transfer Response Register</span><br/>
      <span class="ldescdet">The Transfer Response Register is used to capture an error response received during a transaction. It is also used to clear any logged responses.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10d24</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Logged error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>On reads - no error response logged. Writing to this bit has no effect.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>On reads - error response logged. Writing to this bit clears this bit to 0.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2FC211370A67BD23" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000df4</span> Register(32 bit) CFG</span><br/>
      <span class="sdescdet">Configuration register</span><br/>
      <span class="ldescdet">The CFG register is the css_600 configuration register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10df4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000101a0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">RES0_2</td>
        <td class="fldnorm" colspan="4">TARINC</td>
        <td class="fldnorm" colspan="4">RES0_1</td>
        <td class="fldnorm" colspan="4">ERR</td>
        <td class="fldnorm" colspan="4">DARSIZE</td>
        <td class="fldnorm" colspan="4">RES0_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TARINC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the type of error handling that is implemented:</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Error response handling 0. CSW.ERRNPASS, CSW.ERRSTOP, and TRR are not implemented.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Error response handling 1. CSW.ERRNPASS, CSW.ERRSTOP, and TRR are implemented.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DARSIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8BCC7122FE0BFC4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000df8</span> Register(32 bit) BASE</span><br/>
      <span class="sdescdet">Debug Base Address register</span><br/>
      <span class="ldescdet">Provides an initial system address for the first component in the system. Typically, the system address is the address of a top-level ROM Table that indicates where APv2 APs are located.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10df8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">BASEADDR</td>
        <td class="fldnorm" colspan="10">RES0_0</td>
        <td class="fldnorm" colspan="1">Format</td>
        <td class="fldnorm" colspan="1">EntryPresent</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASEADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base address of a ROM table. It points to the start of the debug register space or a ROM table address. Bits[11:0] of the address are 0x000 because the address is aligned to 4KB boundary. This field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[31:12], otherwise, it reads as 0x0.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Format</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base address register format. Returns the value 0b1 indicating the ADIv5 format, which is unchanged in ADIv6.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EntryPresent</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates whether a debug component is present for this AP. It returns the tie-off value of the input signal baseaddr_valid.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>No debug entry present.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Debug entry present and BASE.BASEADDR indicate the start address of the debug register space or ROM table.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20EFDBFF1E906207" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000dfc</span> Register(32 bit) IDR</span><br/>
      <span class="sdescdet">Identification Register</span><br/>
      <span class="ldescdet">This register provides a mechanism for the debugger to know various identity attributes of the AP.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10dfc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x34770006</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="4">JEDEC_bank</td>
        <td class="fldnorm" colspan="7">JEDEC_code</td>
        <td class="fldnorm" colspan="4">Class</td>
        <td class="fldnorm" colspan="5">RES0_0</td>
        <td class="fldnorm" colspan="4">Variant</td>
        <td class="fldnorm" colspan="4">Type</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC_bank</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC_code</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.</span></p>
          <p><b>Reset: </b>hex:0x3b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Class</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x8, indicating that this is a Memory Access Port</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Variant</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x0, indicating no variation from base type specified by IDR.Type</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x6, indicating that this is an APB4 Access Port</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17DFC2A64C2104A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000efc</span> Register(32 bit) ITSTATUS</span><br/>
      <span class="sdescdet">Integration Test Status register</span><br/>
      <span class="ldescdet">This register indicates the Integration Test DP Abort status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10efc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">DPABORT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DPABORT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort. Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23537145ED1CA383" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000f00</span> Register(32 bit) ITCTRL</span><br/>
      <span class="sdescdet">Integration Mode Control Register</span><br/>
      <span class="ldescdet">The Integration Mode Control register is used to enable topology detection.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10f00</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">IME</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A312D573DFC724F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fa0</span> Register(32 bit) CLAIMSET</span><br/>
      <span class="sdescdet">Claim Tag Set Register</span><br/>
      <span class="ldescdet">This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fa0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RAZWI_0</td>
        <td class="fldnorm" colspan="2">SET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RAZWI_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RAZ/WI</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5E9C488B452BC9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fa4</span> Register(32 bit) CLAIMCLR</span><br/>
      <span class="sdescdet">Claim Tag Clear Register</span><br/>
      <span class="ldescdet">This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fa4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RAZWI_0</td>
        <td class="fldnorm" colspan="2">CLR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RAZWI_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RAZ/WI</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_39CC0AA1A6AB251C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fb8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6583608D0C2D2DA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fbc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700a17</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component.</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0a17, identifying APv2 MEM-AP architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0a17;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D314FA36E861DB85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fcc</span> Register(32 bit) DEVTYPE</span><br/>
      <span class="sdescdet">Device Type Identifier Register</span><br/>
      <span class="ldescdet">A debugger can use this register to get information about a component that has an unrecognized Part number.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fcc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SUB</td>
        <td class="fldnorm" colspan="4">MAJOR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SUB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Minor classification. Returns 0x0, Other/undefined.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAJOR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Major classification. Returns 0x0, Miscellaneous.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F41E0AF15B84291" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fd0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_688CFE299FF0E28A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fd4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_218BB9F354565725" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fd8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0AE47C7F2F72E84" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fdc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7D53606DA7925B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fe0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000e2</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.</span></p>
          <p><b>Reset: </b>hex:0xe2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F05792B19D35DE13" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fe4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b9</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0xb;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEF86E63D5FEAA3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fe8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000003b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99C13236A5A59B0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10fec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5ACB71EBB7AA8868" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10ff0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F5A5C889010F08D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10ff4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42ED104C6EEBBC40" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10ff8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8956A80F57AE42B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f10ffc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6FE61B1644B8AEF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001000</span> Register(32 bit) DAR0</span><br/>
      <span class="sdescdet">Direct Access Register 0</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11000</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA607F6AA6A58F37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001004</span> Register(32 bit) DAR1</span><br/>
      <span class="sdescdet">Direct Access Register 1</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11004</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00020003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8EC221D774D98D88" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001008</span> Register(32 bit) DAR2</span><br/>
      <span class="sdescdet">Direct Access Register 2</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11008</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00030003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0D77E91110634A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000100c</span> Register(32 bit) DAR3</span><br/>
      <span class="sdescdet">Direct Access Register 3</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1100c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00040003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7444A9B251AEC7F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001010</span> Register(32 bit) DAR4</span><br/>
      <span class="sdescdet">Direct Access Register 4</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11010</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x10). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00050003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27DAF79B63E1CF3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001014</span> Register(32 bit) DAR5</span><br/>
      <span class="sdescdet">Direct Access Register 5</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11014</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x14). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02000003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD5E00CB3AF18453" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001018</span> Register(32 bit) DAR6</span><br/>
      <span class="sdescdet">Direct Access Register 6</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11018</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02400003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x18). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02400003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BAD7D605EC301CD2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000101c</span> Register(32 bit) DAR7</span><br/>
      <span class="sdescdet">Direct Access Register 7</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1101c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02800003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02800003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF2497AD4F398AB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001020</span> Register(32 bit) DAR8</span><br/>
      <span class="sdescdet">Direct Access Register 8</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11020</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x02c00003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x20). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x02c00003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68EED603EB3584D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001024</span> Register(32 bit) DAR9</span><br/>
      <span class="sdescdet">Direct Access Register 9</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11024</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x24). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBBFE09D72709423" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001028</span> Register(32 bit) DAR10</span><br/>
      <span class="sdescdet">Direct Access Register 10</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11028</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x28). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C7537CEF1ED2A0B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000102c</span> Register(32 bit) DAR11</span><br/>
      <span class="sdescdet">Direct Access Register 11</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1102c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D89122A8B6FA5829" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001030</span> Register(32 bit) DAR12</span><br/>
      <span class="sdescdet">Direct Access Register 12</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11030</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x30). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB3F30566952E8C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001034</span> Register(32 bit) DAR13</span><br/>
      <span class="sdescdet">Direct Access Register 13</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11034</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x34). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3197AABA98118F84" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001038</span> Register(32 bit) DAR14</span><br/>
      <span class="sdescdet">Direct Access Register 14</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11038</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x38). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB550274AA74BA96" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000103c</span> Register(32 bit) DAR15</span><br/>
      <span class="sdescdet">Direct Access Register 15</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1103c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0BB79F760EF660D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001040</span> Register(32 bit) DAR16</span><br/>
      <span class="sdescdet">Direct Access Register 16</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11040</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x40). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD25C3C2D7A56BA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001044</span> Register(32 bit) DAR17</span><br/>
      <span class="sdescdet">Direct Access Register 17</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11044</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x44). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D05BEA6BB0ADAA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001048</span> Register(32 bit) DAR18</span><br/>
      <span class="sdescdet">Direct Access Register 18</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11048</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x48). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9CAAAA9833B87E1D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000104c</span> Register(32 bit) DAR19</span><br/>
      <span class="sdescdet">Direct Access Register 19</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1104c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x4C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_69AE3E188C1E5F8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001050</span> Register(32 bit) DAR20</span><br/>
      <span class="sdescdet">Direct Access Register 20</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11050</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x50). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8D5E8D932C2061B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001054</span> Register(32 bit) DAR21</span><br/>
      <span class="sdescdet">Direct Access Register 21</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11054</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x54). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56604C1208DCAF7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001058</span> Register(32 bit) DAR22</span><br/>
      <span class="sdescdet">Direct Access Register 22</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11058</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x58). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_026AEF63E33FDC79" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000105c</span> Register(32 bit) DAR23</span><br/>
      <span class="sdescdet">Direct Access Register 23</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1105c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x5C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_391258E635F08A46" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001060</span> Register(32 bit) DAR24</span><br/>
      <span class="sdescdet">Direct Access Register 24</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11060</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x60). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E3FF970769D60C19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001064</span> Register(32 bit) DAR25</span><br/>
      <span class="sdescdet">Direct Access Register 25</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11064</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x64). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F9AF24325335B85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001068</span> Register(32 bit) DAR26</span><br/>
      <span class="sdescdet">Direct Access Register 26</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11068</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x68). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73F579420184753D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000106c</span> Register(32 bit) DAR27</span><br/>
      <span class="sdescdet">Direct Access Register 27</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1106c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x6C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6C2AB3945117204" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001070</span> Register(32 bit) DAR28</span><br/>
      <span class="sdescdet">Direct Access Register 28</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11070</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x70). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D4C5C0127DAF8DD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001074</span> Register(32 bit) DAR29</span><br/>
      <span class="sdescdet">Direct Access Register 29</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11074</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x74). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC44B0EA6AEF12F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001078</span> Register(32 bit) DAR30</span><br/>
      <span class="sdescdet">Direct Access Register 30</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11078</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x78). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D533435652EBCDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000107c</span> Register(32 bit) DAR31</span><br/>
      <span class="sdescdet">Direct Access Register 31</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1107c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x7C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FF862559D07A583" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001080</span> Register(32 bit) DAR32</span><br/>
      <span class="sdescdet">Direct Access Register 32</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11080</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x80). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD712B1C6560504C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001084</span> Register(32 bit) DAR33</span><br/>
      <span class="sdescdet">Direct Access Register 33</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11084</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x84). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3934220EEC9C9F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001088</span> Register(32 bit) DAR34</span><br/>
      <span class="sdescdet">Direct Access Register 34</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11088</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x88). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D56FADD4308457F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000108c</span> Register(32 bit) DAR35</span><br/>
      <span class="sdescdet">Direct Access Register 35</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1108c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x8C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26C37A346F73D13B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001090</span> Register(32 bit) DAR36</span><br/>
      <span class="sdescdet">Direct Access Register 36</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11090</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x90). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D857E037BA1F0156" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001094</span> Register(32 bit) DAR37</span><br/>
      <span class="sdescdet">Direct Access Register 37</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11094</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x94). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB699360701CE5C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001098</span> Register(32 bit) DAR38</span><br/>
      <span class="sdescdet">Direct Access Register 38</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11098</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x98). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7A34E6E6A41E4AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000109c</span> Register(32 bit) DAR39</span><br/>
      <span class="sdescdet">Direct Access Register 39</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1109c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x9C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42226C2CE4A6E0EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010a0</span> Register(32 bit) DAR40</span><br/>
      <span class="sdescdet">Direct Access Register 40</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33BDF80C8CA7300B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010a4</span> Register(32 bit) DAR41</span><br/>
      <span class="sdescdet">Direct Access Register 41</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28A1DC6C0D3C535F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010a8</span> Register(32 bit) DAR42</span><br/>
      <span class="sdescdet">Direct Access Register 42</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xA8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C15B72EA39EC85D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010ac</span> Register(32 bit) DAR43</span><br/>
      <span class="sdescdet">Direct Access Register 43</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xAC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9CBDAEE9B4E1DE0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010b0</span> Register(32 bit) DAR44</span><br/>
      <span class="sdescdet">Direct Access Register 44</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFBDC7441DBCEEF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010b4</span> Register(32 bit) DAR45</span><br/>
      <span class="sdescdet">Direct Access Register 45</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E973B6FD518E3A90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010b8</span> Register(32 bit) DAR46</span><br/>
      <span class="sdescdet">Direct Access Register 46</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xB8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFADB65E1CFC5892" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010bc</span> Register(32 bit) DAR47</span><br/>
      <span class="sdescdet">Direct Access Register 47</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xBC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D92744CBFCB7621A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010c0</span> Register(32 bit) DAR48</span><br/>
      <span class="sdescdet">Direct Access Register 48</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4715A81C83173BE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010c4</span> Register(32 bit) DAR49</span><br/>
      <span class="sdescdet">Direct Access Register 49</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C7DB428BACBB849" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010c8</span> Register(32 bit) DAR50</span><br/>
      <span class="sdescdet">Direct Access Register 50</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xC8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7ED7281F548DF2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010cc</span> Register(32 bit) DAR51</span><br/>
      <span class="sdescdet">Direct Access Register 51</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xCC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_870B5F108C2B5566" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010d0</span> Register(32 bit) DAR52</span><br/>
      <span class="sdescdet">Direct Access Register 52</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_129B2AF05FF96F59" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010d4</span> Register(32 bit) DAR53</span><br/>
      <span class="sdescdet">Direct Access Register 53</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C408CC4EF6DB465C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010d8</span> Register(32 bit) DAR54</span><br/>
      <span class="sdescdet">Direct Access Register 54</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xD8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFD90A33D2AD741F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010dc</span> Register(32 bit) DAR55</span><br/>
      <span class="sdescdet">Direct Access Register 55</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xDC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CBA895A322A5D51" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010e0</span> Register(32 bit) DAR56</span><br/>
      <span class="sdescdet">Direct Access Register 56</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D29E76F55BA0366" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010e4</span> Register(32 bit) DAR57</span><br/>
      <span class="sdescdet">Direct Access Register 57</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9FCD35B9D2D387D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010e8</span> Register(32 bit) DAR58</span><br/>
      <span class="sdescdet">Direct Access Register 58</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xE8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B05E4490E1524290" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010ec</span> Register(32 bit) DAR59</span><br/>
      <span class="sdescdet">Direct Access Register 59</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xEC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18241378734C13AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010f0</span> Register(32 bit) DAR60</span><br/>
      <span class="sdescdet">Direct Access Register 60</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90B7EE39B05C7427" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010f4</span> Register(32 bit) DAR61</span><br/>
      <span class="sdescdet">Direct Access Register 61</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38179D09CF2A86AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010f8</span> Register(32 bit) DAR62</span><br/>
      <span class="sdescdet">Direct Access Register 62</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xF8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1311B36AD7A4EF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000010fc</span> Register(32 bit) DAR63</span><br/>
      <span class="sdescdet">Direct Access Register 63</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f110fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0xFC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_572F8BDA0A237462" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001100</span> Register(32 bit) DAR64</span><br/>
      <span class="sdescdet">Direct Access Register 64</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11100</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x100). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EB79A4BA0A1A70B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001104</span> Register(32 bit) DAR65</span><br/>
      <span class="sdescdet">Direct Access Register 65</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11104</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x104). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14A8BCD1279B049A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001108</span> Register(32 bit) DAR66</span><br/>
      <span class="sdescdet">Direct Access Register 66</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11108</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x108). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C302B3F37F2E2870" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000110c</span> Register(32 bit) DAR67</span><br/>
      <span class="sdescdet">Direct Access Register 67</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1110c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x10C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8076DED98FF2D85A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001110</span> Register(32 bit) DAR68</span><br/>
      <span class="sdescdet">Direct Access Register 68</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11110</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x110). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97202A3D2A5F905F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001114</span> Register(32 bit) DAR69</span><br/>
      <span class="sdescdet">Direct Access Register 69</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11114</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x114). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22F4513CE96A76D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001118</span> Register(32 bit) DAR70</span><br/>
      <span class="sdescdet">Direct Access Register 70</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11118</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x118). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6DF4A5CF6BEAC63D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000111c</span> Register(32 bit) DAR71</span><br/>
      <span class="sdescdet">Direct Access Register 71</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1111c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x11C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14C6B78F567A657E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001120</span> Register(32 bit) DAR72</span><br/>
      <span class="sdescdet">Direct Access Register 72</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11120</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x120). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2F3BFA378FB51533" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001124</span> Register(32 bit) DAR73</span><br/>
      <span class="sdescdet">Direct Access Register 73</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11124</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x124). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD66E70CD28A6465" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001128</span> Register(32 bit) DAR74</span><br/>
      <span class="sdescdet">Direct Access Register 74</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11128</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x128). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D39FBFABCF16E775" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000112c</span> Register(32 bit) DAR75</span><br/>
      <span class="sdescdet">Direct Access Register 75</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1112c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x12C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BDEC3B905E3906D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001130</span> Register(32 bit) DAR76</span><br/>
      <span class="sdescdet">Direct Access Register 76</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11130</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x130). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C728C3D2F414E905" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001134</span> Register(32 bit) DAR77</span><br/>
      <span class="sdescdet">Direct Access Register 77</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11134</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x134). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23E74CC8F100F66E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001138</span> Register(32 bit) DAR78</span><br/>
      <span class="sdescdet">Direct Access Register 78</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11138</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x138). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C37630B22B767BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000113c</span> Register(32 bit) DAR79</span><br/>
      <span class="sdescdet">Direct Access Register 79</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1113c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x13C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7F087228F79C4D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001140</span> Register(32 bit) DAR80</span><br/>
      <span class="sdescdet">Direct Access Register 80</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11140</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x140). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99A623AC17EE4A3D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001144</span> Register(32 bit) DAR81</span><br/>
      <span class="sdescdet">Direct Access Register 81</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11144</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x144). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76957C877D6E2A03" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001148</span> Register(32 bit) DAR82</span><br/>
      <span class="sdescdet">Direct Access Register 82</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11148</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x148). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5FB88ACAC70024C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000114c</span> Register(32 bit) DAR83</span><br/>
      <span class="sdescdet">Direct Access Register 83</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1114c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x14C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AD06CA8981D9BFD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001150</span> Register(32 bit) DAR84</span><br/>
      <span class="sdescdet">Direct Access Register 84</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11150</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x150). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FDB954FEEC0DB773" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001154</span> Register(32 bit) DAR85</span><br/>
      <span class="sdescdet">Direct Access Register 85</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11154</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x154). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_195FF799C20BE8CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001158</span> Register(32 bit) DAR86</span><br/>
      <span class="sdescdet">Direct Access Register 86</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11158</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x158). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4204F1A6C7F716F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000115c</span> Register(32 bit) DAR87</span><br/>
      <span class="sdescdet">Direct Access Register 87</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1115c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x15C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E49902244A990B82" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001160</span> Register(32 bit) DAR88</span><br/>
      <span class="sdescdet">Direct Access Register 88</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11160</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x160). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4AF4CB41FD37F6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001164</span> Register(32 bit) DAR89</span><br/>
      <span class="sdescdet">Direct Access Register 89</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11164</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x164). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8716B0CD4C131D3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001168</span> Register(32 bit) DAR90</span><br/>
      <span class="sdescdet">Direct Access Register 90</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11168</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x168). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB1AE35C10C63B0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000116c</span> Register(32 bit) DAR91</span><br/>
      <span class="sdescdet">Direct Access Register 91</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1116c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x16C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01F8A0743F3D9455" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001170</span> Register(32 bit) DAR92</span><br/>
      <span class="sdescdet">Direct Access Register 92</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11170</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x170). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97D110E56629396F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001174</span> Register(32 bit) DAR93</span><br/>
      <span class="sdescdet">Direct Access Register 93</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11174</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x174). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4B450CF880279A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001178</span> Register(32 bit) DAR94</span><br/>
      <span class="sdescdet">Direct Access Register 94</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11178</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x178). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2B9B64A64C64832" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000117c</span> Register(32 bit) DAR95</span><br/>
      <span class="sdescdet">Direct Access Register 95</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1117c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x17C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_220083753D69D28B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001180</span> Register(32 bit) DAR96</span><br/>
      <span class="sdescdet">Direct Access Register 96</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11180</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x180). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EF668E65A76ADC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001184</span> Register(32 bit) DAR97</span><br/>
      <span class="sdescdet">Direct Access Register 97</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11184</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x184). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82BB3C91051BFD1D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001188</span> Register(32 bit) DAR98</span><br/>
      <span class="sdescdet">Direct Access Register 98</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11188</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x188). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BAFF0F6B96D1B9CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000118c</span> Register(32 bit) DAR99</span><br/>
      <span class="sdescdet">Direct Access Register 99</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1118c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x18C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7B03207B96485CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001190</span> Register(32 bit) DAR100</span><br/>
      <span class="sdescdet">Direct Access Register 100</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11190</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x190). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3AB550D17002D46" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001194</span> Register(32 bit) DAR101</span><br/>
      <span class="sdescdet">Direct Access Register 101</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11194</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x194). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4EA46F17F13F67F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001198</span> Register(32 bit) DAR102</span><br/>
      <span class="sdescdet">Direct Access Register 102</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11198</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x198). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6E27A5601E680AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000119c</span> Register(32 bit) DAR103</span><br/>
      <span class="sdescdet">Direct Access Register 103</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1119c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x19C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F67D223AEDEE8C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011a0</span> Register(32 bit) DAR104</span><br/>
      <span class="sdescdet">Direct Access Register 104</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_283545CF87FB8470" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011a4</span> Register(32 bit) DAR105</span><br/>
      <span class="sdescdet">Direct Access Register 105</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC862C4D931A0E15" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011a8</span> Register(32 bit) DAR106</span><br/>
      <span class="sdescdet">Direct Access Register 106</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F33B69DEB059FDAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011ac</span> Register(32 bit) DAR107</span><br/>
      <span class="sdescdet">Direct Access Register 107</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76EE5B66BAE499C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011b0</span> Register(32 bit) DAR108</span><br/>
      <span class="sdescdet">Direct Access Register 108</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EC1946E6992FA4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011b4</span> Register(32 bit) DAR109</span><br/>
      <span class="sdescdet">Direct Access Register 109</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F44ECF038E87F57D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011b8</span> Register(32 bit) DAR110</span><br/>
      <span class="sdescdet">Direct Access Register 110</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDDDE793B97693B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011bc</span> Register(32 bit) DAR111</span><br/>
      <span class="sdescdet">Direct Access Register 111</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D6CC48D99667FA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011c0</span> Register(32 bit) DAR112</span><br/>
      <span class="sdescdet">Direct Access Register 112</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_163E5304648519B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011c4</span> Register(32 bit) DAR113</span><br/>
      <span class="sdescdet">Direct Access Register 113</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F398E04B4528BC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011c8</span> Register(32 bit) DAR114</span><br/>
      <span class="sdescdet">Direct Access Register 114</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_718D11E24743BEBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011cc</span> Register(32 bit) DAR115</span><br/>
      <span class="sdescdet">Direct Access Register 115</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AA46BF6B78A0E22" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011d0</span> Register(32 bit) DAR116</span><br/>
      <span class="sdescdet">Direct Access Register 116</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F27FB0ED42607960" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011d4</span> Register(32 bit) DAR117</span><br/>
      <span class="sdescdet">Direct Access Register 117</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61ECC8544F221273" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011d8</span> Register(32 bit) DAR118</span><br/>
      <span class="sdescdet">Direct Access Register 118</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E93E9591CF0C5CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011dc</span> Register(32 bit) DAR119</span><br/>
      <span class="sdescdet">Direct Access Register 119</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_516BF5E339CB1290" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011e0</span> Register(32 bit) DAR120</span><br/>
      <span class="sdescdet">Direct Access Register 120</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E9D55931E0B1E187" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011e4</span> Register(32 bit) DAR121</span><br/>
      <span class="sdescdet">Direct Access Register 121</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_093F067C8F56BFCB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011e8</span> Register(32 bit) DAR122</span><br/>
      <span class="sdescdet">Direct Access Register 122</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC531FA59757096A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011ec</span> Register(32 bit) DAR123</span><br/>
      <span class="sdescdet">Direct Access Register 123</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9548D1EBEFEA1B40" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011f0</span> Register(32 bit) DAR124</span><br/>
      <span class="sdescdet">Direct Access Register 124</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5228590E75B7196F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011f4</span> Register(32 bit) DAR125</span><br/>
      <span class="sdescdet">Direct Access Register 125</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B80A2F441145A4F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011f8</span> Register(32 bit) DAR126</span><br/>
      <span class="sdescdet">Direct Access Register 126</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0994B711A5E6EE51" class="boxed tabrb"><span class="regname">+<span class="addr">0x000011fc</span> Register(32 bit) DAR127</span><br/>
      <span class="sdescdet">Direct Access Register 127</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f111fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x1FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4278B1EB96B7B384" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001200</span> Register(32 bit) DAR128</span><br/>
      <span class="sdescdet">Direct Access Register 128</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11200</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x200). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF730C45C6D6D319" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001204</span> Register(32 bit) DAR129</span><br/>
      <span class="sdescdet">Direct Access Register 129</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11204</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x204). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08F7ECE52AE71657" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001208</span> Register(32 bit) DAR130</span><br/>
      <span class="sdescdet">Direct Access Register 130</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11208</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x208). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1072D3EDC6B4B819" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000120c</span> Register(32 bit) DAR131</span><br/>
      <span class="sdescdet">Direct Access Register 131</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1120c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x20C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2E09C420BDF8D30" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001210</span> Register(32 bit) DAR132</span><br/>
      <span class="sdescdet">Direct Access Register 132</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11210</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x210). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E6ECD22785D89A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001214</span> Register(32 bit) DAR133</span><br/>
      <span class="sdescdet">Direct Access Register 133</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11214</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x214). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A32A98752F957940" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001218</span> Register(32 bit) DAR134</span><br/>
      <span class="sdescdet">Direct Access Register 134</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11218</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x218). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C05D1449C2E9DEE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000121c</span> Register(32 bit) DAR135</span><br/>
      <span class="sdescdet">Direct Access Register 135</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1121c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x21C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_223977A2D16D6EE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001220</span> Register(32 bit) DAR136</span><br/>
      <span class="sdescdet">Direct Access Register 136</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11220</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x220). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07B8F6EF07E9663A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001224</span> Register(32 bit) DAR137</span><br/>
      <span class="sdescdet">Direct Access Register 137</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11224</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x224). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_222AE5320A5FF72E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001228</span> Register(32 bit) DAR138</span><br/>
      <span class="sdescdet">Direct Access Register 138</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11228</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x228). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38ABF07AE35FFEE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000122c</span> Register(32 bit) DAR139</span><br/>
      <span class="sdescdet">Direct Access Register 139</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1122c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x22C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DDAC44C54CA7D55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001230</span> Register(32 bit) DAR140</span><br/>
      <span class="sdescdet">Direct Access Register 140</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11230</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x230). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2021951613F5770E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001234</span> Register(32 bit) DAR141</span><br/>
      <span class="sdescdet">Direct Access Register 141</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11234</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x234). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52A5CB477B002C90" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001238</span> Register(32 bit) DAR142</span><br/>
      <span class="sdescdet">Direct Access Register 142</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11238</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x238). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E9C595890730DA9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000123c</span> Register(32 bit) DAR143</span><br/>
      <span class="sdescdet">Direct Access Register 143</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1123c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x23C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74E9EEF9DC5F0082" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001240</span> Register(32 bit) DAR144</span><br/>
      <span class="sdescdet">Direct Access Register 144</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11240</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x240). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41CFF83F24C38D53" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001244</span> Register(32 bit) DAR145</span><br/>
      <span class="sdescdet">Direct Access Register 145</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11244</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x244). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30A13E6E4627981A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001248</span> Register(32 bit) DAR146</span><br/>
      <span class="sdescdet">Direct Access Register 146</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11248</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x248). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_068AB67BDC41721A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000124c</span> Register(32 bit) DAR147</span><br/>
      <span class="sdescdet">Direct Access Register 147</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1124c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x24C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97F4D5611B3C4C40" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001250</span> Register(32 bit) DAR148</span><br/>
      <span class="sdescdet">Direct Access Register 148</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11250</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x250). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44181AED9C16FC3E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001254</span> Register(32 bit) DAR149</span><br/>
      <span class="sdescdet">Direct Access Register 149</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11254</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x254). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DE1651F8758009A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001258</span> Register(32 bit) DAR150</span><br/>
      <span class="sdescdet">Direct Access Register 150</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11258</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x258). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_605059903FA52097" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000125c</span> Register(32 bit) DAR151</span><br/>
      <span class="sdescdet">Direct Access Register 151</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1125c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x25C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFE3F7B4EE862AC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001260</span> Register(32 bit) DAR152</span><br/>
      <span class="sdescdet">Direct Access Register 152</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11260</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x260). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A179EDC63CFFBBCF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001264</span> Register(32 bit) DAR153</span><br/>
      <span class="sdescdet">Direct Access Register 153</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11264</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x264). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD887DAE7F3CEAC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001268</span> Register(32 bit) DAR154</span><br/>
      <span class="sdescdet">Direct Access Register 154</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11268</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x268). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB5A29A70ADB82C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000126c</span> Register(32 bit) DAR155</span><br/>
      <span class="sdescdet">Direct Access Register 155</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1126c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x26C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7732CD1375D7BB22" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001270</span> Register(32 bit) DAR156</span><br/>
      <span class="sdescdet">Direct Access Register 156</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11270</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x270). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86306348E7132A92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001274</span> Register(32 bit) DAR157</span><br/>
      <span class="sdescdet">Direct Access Register 157</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11274</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x274). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D319C9EA02EEB73A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001278</span> Register(32 bit) DAR158</span><br/>
      <span class="sdescdet">Direct Access Register 158</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11278</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x278). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52DFB089C1448990" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000127c</span> Register(32 bit) DAR159</span><br/>
      <span class="sdescdet">Direct Access Register 159</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1127c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x27C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B805E0AD55ACCC68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001280</span> Register(32 bit) DAR160</span><br/>
      <span class="sdescdet">Direct Access Register 160</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11280</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x280). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_725572979D3372EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001284</span> Register(32 bit) DAR161</span><br/>
      <span class="sdescdet">Direct Access Register 161</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11284</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x284). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75376FAB180C5CE5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001288</span> Register(32 bit) DAR162</span><br/>
      <span class="sdescdet">Direct Access Register 162</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11288</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x288). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_040D988075D0CFEF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000128c</span> Register(32 bit) DAR163</span><br/>
      <span class="sdescdet">Direct Access Register 163</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1128c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x28C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAFC19E9920F213B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001290</span> Register(32 bit) DAR164</span><br/>
      <span class="sdescdet">Direct Access Register 164</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11290</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x290). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F33495D089BA4E27" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001294</span> Register(32 bit) DAR165</span><br/>
      <span class="sdescdet">Direct Access Register 165</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11294</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x294). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9760B714C605885C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001298</span> Register(32 bit) DAR166</span><br/>
      <span class="sdescdet">Direct Access Register 166</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11298</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x298). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5654CA39DEB86D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000129c</span> Register(32 bit) DAR167</span><br/>
      <span class="sdescdet">Direct Access Register 167</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1129c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x29C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B6078D66F08AFBF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012a0</span> Register(32 bit) DAR168</span><br/>
      <span class="sdescdet">Direct Access Register 168</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55D71D28F757AAC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012a4</span> Register(32 bit) DAR169</span><br/>
      <span class="sdescdet">Direct Access Register 169</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_351E0DE9F80C77F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012a8</span> Register(32 bit) DAR170</span><br/>
      <span class="sdescdet">Direct Access Register 170</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C233F5E02B278B45" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012ac</span> Register(32 bit) DAR171</span><br/>
      <span class="sdescdet">Direct Access Register 171</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6ABCC45436B1BE95" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012b0</span> Register(32 bit) DAR172</span><br/>
      <span class="sdescdet">Direct Access Register 172</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1BE12904D4477E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012b4</span> Register(32 bit) DAR173</span><br/>
      <span class="sdescdet">Direct Access Register 173</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99CCB72712A3E3CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012b8</span> Register(32 bit) DAR174</span><br/>
      <span class="sdescdet">Direct Access Register 174</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D231FE2D5B13C996" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012bc</span> Register(32 bit) DAR175</span><br/>
      <span class="sdescdet">Direct Access Register 175</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55F7406B0709896A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012c0</span> Register(32 bit) DAR176</span><br/>
      <span class="sdescdet">Direct Access Register 176</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0DE7D60E304F6E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012c4</span> Register(32 bit) DAR177</span><br/>
      <span class="sdescdet">Direct Access Register 177</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98975377C46DB775" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012c8</span> Register(32 bit) DAR178</span><br/>
      <span class="sdescdet">Direct Access Register 178</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4AE66A16686D7A2B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012cc</span> Register(32 bit) DAR179</span><br/>
      <span class="sdescdet">Direct Access Register 179</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DE6CDA3EEE9FEF6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012d0</span> Register(32 bit) DAR180</span><br/>
      <span class="sdescdet">Direct Access Register 180</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8BEF08EC52A5260" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012d4</span> Register(32 bit) DAR181</span><br/>
      <span class="sdescdet">Direct Access Register 181</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB373694E16010AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012d8</span> Register(32 bit) DAR182</span><br/>
      <span class="sdescdet">Direct Access Register 182</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29BF079E9B23C102" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012dc</span> Register(32 bit) DAR183</span><br/>
      <span class="sdescdet">Direct Access Register 183</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_501E3E296D9693C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012e0</span> Register(32 bit) DAR184</span><br/>
      <span class="sdescdet">Direct Access Register 184</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71351890B56A351E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012e4</span> Register(32 bit) DAR185</span><br/>
      <span class="sdescdet">Direct Access Register 185</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F6326217DF4AB69" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012e8</span> Register(32 bit) DAR186</span><br/>
      <span class="sdescdet">Direct Access Register 186</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCA540FE5016A21F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012ec</span> Register(32 bit) DAR187</span><br/>
      <span class="sdescdet">Direct Access Register 187</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D7E69CE31AE86D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012f0</span> Register(32 bit) DAR188</span><br/>
      <span class="sdescdet">Direct Access Register 188</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1133981492053C03" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012f4</span> Register(32 bit) DAR189</span><br/>
      <span class="sdescdet">Direct Access Register 189</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1765747F2DDFEC21" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012f8</span> Register(32 bit) DAR190</span><br/>
      <span class="sdescdet">Direct Access Register 190</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E77DDE2CE5DAAED" class="boxed tabrb"><span class="regname">+<span class="addr">0x000012fc</span> Register(32 bit) DAR191</span><br/>
      <span class="sdescdet">Direct Access Register 191</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f112fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x2FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_32F86B24B7E5424A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001300</span> Register(32 bit) DAR192</span><br/>
      <span class="sdescdet">Direct Access Register 192</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11300</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x300). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3F663797FB92B97" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001304</span> Register(32 bit) DAR193</span><br/>
      <span class="sdescdet">Direct Access Register 193</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11304</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x304). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAA60D890B4E9D72" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001308</span> Register(32 bit) DAR194</span><br/>
      <span class="sdescdet">Direct Access Register 194</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11308</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x308). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A6CB0303439C611" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000130c</span> Register(32 bit) DAR195</span><br/>
      <span class="sdescdet">Direct Access Register 195</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1130c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x30C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_290A0F308DDA15F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001310</span> Register(32 bit) DAR196</span><br/>
      <span class="sdescdet">Direct Access Register 196</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11310</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x310). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD9D56712A2E6741" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001314</span> Register(32 bit) DAR197</span><br/>
      <span class="sdescdet">Direct Access Register 197</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11314</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x314). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12D47F832DCD4AAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001318</span> Register(32 bit) DAR198</span><br/>
      <span class="sdescdet">Direct Access Register 198</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11318</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x318). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4746B5184E542D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000131c</span> Register(32 bit) DAR199</span><br/>
      <span class="sdescdet">Direct Access Register 199</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1131c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x31C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD79F5CBBE0A8F13" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001320</span> Register(32 bit) DAR200</span><br/>
      <span class="sdescdet">Direct Access Register 200</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11320</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x320). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2417060E2AE061D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001324</span> Register(32 bit) DAR201</span><br/>
      <span class="sdescdet">Direct Access Register 201</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11324</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x324). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFF46E45D67E831E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001328</span> Register(32 bit) DAR202</span><br/>
      <span class="sdescdet">Direct Access Register 202</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11328</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x328). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_077E412E6F730B0B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000132c</span> Register(32 bit) DAR203</span><br/>
      <span class="sdescdet">Direct Access Register 203</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1132c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x32C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3618AEB6BD8AEC25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001330</span> Register(32 bit) DAR204</span><br/>
      <span class="sdescdet">Direct Access Register 204</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11330</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x330). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_636DEE4D835EB137" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001334</span> Register(32 bit) DAR205</span><br/>
      <span class="sdescdet">Direct Access Register 205</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11334</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x334). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F854156029EDD5A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001338</span> Register(32 bit) DAR206</span><br/>
      <span class="sdescdet">Direct Access Register 206</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11338</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x338). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65BB440C4C1CADD2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000133c</span> Register(32 bit) DAR207</span><br/>
      <span class="sdescdet">Direct Access Register 207</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1133c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x33C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_568CF60296739891" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001340</span> Register(32 bit) DAR208</span><br/>
      <span class="sdescdet">Direct Access Register 208</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11340</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x340). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1EE20425053AA48" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001344</span> Register(32 bit) DAR209</span><br/>
      <span class="sdescdet">Direct Access Register 209</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11344</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x344). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F256C45AF208931" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001348</span> Register(32 bit) DAR210</span><br/>
      <span class="sdescdet">Direct Access Register 210</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11348</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x348). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_082E581881A3658F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000134c</span> Register(32 bit) DAR211</span><br/>
      <span class="sdescdet">Direct Access Register 211</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1134c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x34C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_994320095692C00B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001350</span> Register(32 bit) DAR212</span><br/>
      <span class="sdescdet">Direct Access Register 212</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11350</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x350). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F06C957F420D8D5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001354</span> Register(32 bit) DAR213</span><br/>
      <span class="sdescdet">Direct Access Register 213</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11354</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x354). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0C7331EAB040CBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001358</span> Register(32 bit) DAR214</span><br/>
      <span class="sdescdet">Direct Access Register 214</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11358</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x358). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_629F693FEDB50164" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000135c</span> Register(32 bit) DAR215</span><br/>
      <span class="sdescdet">Direct Access Register 215</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1135c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x35C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D15574828E1BE7E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001360</span> Register(32 bit) DAR216</span><br/>
      <span class="sdescdet">Direct Access Register 216</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11360</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x360). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38AE4CAE6B76C949" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001364</span> Register(32 bit) DAR217</span><br/>
      <span class="sdescdet">Direct Access Register 217</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11364</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x364). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DD807ED4A910E41" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001368</span> Register(32 bit) DAR218</span><br/>
      <span class="sdescdet">Direct Access Register 218</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11368</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x368). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6715E670ACEF4026" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000136c</span> Register(32 bit) DAR219</span><br/>
      <span class="sdescdet">Direct Access Register 219</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1136c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x36C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E41430ABDFCBAACA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001370</span> Register(32 bit) DAR220</span><br/>
      <span class="sdescdet">Direct Access Register 220</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11370</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x370). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D65F949165F4809" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001374</span> Register(32 bit) DAR221</span><br/>
      <span class="sdescdet">Direct Access Register 221</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11374</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x374). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C24F60E3626EA80" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001378</span> Register(32 bit) DAR222</span><br/>
      <span class="sdescdet">Direct Access Register 222</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11378</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x378). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB69B3EC74793E0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000137c</span> Register(32 bit) DAR223</span><br/>
      <span class="sdescdet">Direct Access Register 223</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1137c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x37C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92217421426A2804" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001380</span> Register(32 bit) DAR224</span><br/>
      <span class="sdescdet">Direct Access Register 224</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11380</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x380). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8B44DC5E25E41F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001384</span> Register(32 bit) DAR225</span><br/>
      <span class="sdescdet">Direct Access Register 225</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11384</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x384). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B825F7DDE29C8997" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001388</span> Register(32 bit) DAR226</span><br/>
      <span class="sdescdet">Direct Access Register 226</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11388</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x388). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F2D1A94CE9E1BD7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000138c</span> Register(32 bit) DAR227</span><br/>
      <span class="sdescdet">Direct Access Register 227</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1138c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x38C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9BF2E2E9B10522C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001390</span> Register(32 bit) DAR228</span><br/>
      <span class="sdescdet">Direct Access Register 228</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11390</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x390). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_841B25874881D3EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001394</span> Register(32 bit) DAR229</span><br/>
      <span class="sdescdet">Direct Access Register 229</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11394</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x394). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBF512DF9A03E3A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001398</span> Register(32 bit) DAR230</span><br/>
      <span class="sdescdet">Direct Access Register 230</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11398</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x398). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D83EAEA54596ACDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000139c</span> Register(32 bit) DAR231</span><br/>
      <span class="sdescdet">Direct Access Register 231</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f1139c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x39C). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14299C52A214109F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013a0</span> Register(32 bit) DAR232</span><br/>
      <span class="sdescdet">Direct Access Register 232</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113a0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0612FF6ACCE3FA7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013a4</span> Register(32 bit) DAR233</span><br/>
      <span class="sdescdet">Direct Access Register 233</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113a4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_037E2595B1D7A8C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013a8</span> Register(32 bit) DAR234</span><br/>
      <span class="sdescdet">Direct Access Register 234</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113a8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3A8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A68426F78D657D4C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013ac</span> Register(32 bit) DAR235</span><br/>
      <span class="sdescdet">Direct Access Register 235</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113ac</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3AC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3B5838A201B4C7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013b0</span> Register(32 bit) DAR236</span><br/>
      <span class="sdescdet">Direct Access Register 236</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113b0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F0F86FADC71A183" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013b4</span> Register(32 bit) DAR237</span><br/>
      <span class="sdescdet">Direct Access Register 237</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113b4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA600FBFFAF883A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013b8</span> Register(32 bit) DAR238</span><br/>
      <span class="sdescdet">Direct Access Register 238</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113b8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3B8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25342F6AAC5BE2EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013bc</span> Register(32 bit) DAR239</span><br/>
      <span class="sdescdet">Direct Access Register 239</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113bc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3BC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_85DDD227611ECD35" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013c0</span> Register(32 bit) DAR240</span><br/>
      <span class="sdescdet">Direct Access Register 240</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113c0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD98B3632C421096" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013c4</span> Register(32 bit) DAR241</span><br/>
      <span class="sdescdet">Direct Access Register 241</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113c4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FBFE17F23404B5AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013c8</span> Register(32 bit) DAR242</span><br/>
      <span class="sdescdet">Direct Access Register 242</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113c8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3C8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33AEDFDAE9A7ACB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013cc</span> Register(32 bit) DAR243</span><br/>
      <span class="sdescdet">Direct Access Register 243</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113cc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3CC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB831D5D3F2E1C26" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013d0</span> Register(32 bit) DAR244</span><br/>
      <span class="sdescdet">Direct Access Register 244</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113d0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9C96D4A955BC0D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013d4</span> Register(32 bit) DAR245</span><br/>
      <span class="sdescdet">Direct Access Register 245</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113d4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3D7B1DEFEBAD35C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013d8</span> Register(32 bit) DAR246</span><br/>
      <span class="sdescdet">Direct Access Register 246</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113d8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3D8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8F9E7B8245FBFF39" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013dc</span> Register(32 bit) DAR247</span><br/>
      <span class="sdescdet">Direct Access Register 247</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113dc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3DC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B0D81E257D221EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013e0</span> Register(32 bit) DAR248</span><br/>
      <span class="sdescdet">Direct Access Register 248</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113e0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC7F7469CB51A7D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013e4</span> Register(32 bit) DAR249</span><br/>
      <span class="sdescdet">Direct Access Register 249</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113e4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EED4F08D0EACF4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013e8</span> Register(32 bit) DAR250</span><br/>
      <span class="sdescdet">Direct Access Register 250</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113e8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3E8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE5C5B288E9B2A6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013ec</span> Register(32 bit) DAR251</span><br/>
      <span class="sdescdet">Direct Access Register 251</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113ec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3EC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF5F04038E5DF2DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013f0</span> Register(32 bit) DAR252</span><br/>
      <span class="sdescdet">Direct Access Register 252</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113f0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F0). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14BC34B1EB099876" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013f4</span> Register(32 bit) DAR253</span><br/>
      <span class="sdescdet">Direct Access Register 253</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113f4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F4). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_480F4CCB685FEAAC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013f8</span> Register(32 bit) DAR254</span><br/>
      <span class="sdescdet">Direct Access Register 254</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113f8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3F8). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70917DD35B8BFC00" class="boxed tabrb"><span class="regname">+<span class="addr">0x000013fc</span> Register(32 bit) DAR255</span><br/>
      <span class="sdescdet">Direct Access Register 255</span><br/>
      <span class="ldescdet">The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f113fc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFC00) + 0x3FC). In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3295BE5F5B979B19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d00</span> Register(32 bit) CSW</span><br/>
      <span class="sdescdet">Control Status Word register</span><br/>
      <span class="ldescdet">The CSW register configures and controls accesses through the APB master interface to the connected memory system.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d00</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x30000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00800040</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RES0_3</td>
        <td class="fldnorm" colspan="3">Prot</td>
        <td class="fldnorm" colspan="4">RES0_2</td>
        <td class="fldnorm" colspan="1">SDeviceEn</td>
        <td class="fldnorm" colspan="5">RES0_1</td>
        <td class="fldnorm" colspan="1">ERRSTOP</td>
        <td class="fldnorm" colspan="1">ERRNPASS</td>
        <td class="fldnorm" colspan="4">Type</td>
        <td class="fldnorm" colspan="4">Mode</td>
        <td class="fldnorm" colspan="1">TrInProg</td>
        <td class="fldnorm" colspan="1">DeviceEn</td>
        <td class="fldnorm" colspan="2">AddrInc</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">Size</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Prot</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Drives APB master interface pprot_m[2:0] which specifies the APB4 protection encoding. The reset value is 0x3 (Data, Non-secure, Privileged). Together with the Access Port Enable interface signals, CSW.Prot[1] determines whether a secure access is allowed on the master interface. Accesses are permitted as follows: access_permitted = (ap_en &amp;&amp; ap_secure_en) || (ap_en &amp;&amp; CSW.Prot[1]).</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SDeviceEn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the status of the ap_en and ap_secure_en ports. It is set when both ap_en and ap_secure_en are HIGH, but otherwise is clear. If this bit is clear, Secure APB transfers are not permitted. Non-secure memory accesses and internal register accesses that do not initiate memory accesses are permitted regardless of the status of this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERRSTOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stop on error. Reset to 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Memory access errors do not prevent future memory accesses</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Memory access errors prevent future memory accesses</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERRNPASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Errors are not passed upstream:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Memory access errors are passed upstream</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Memory access errors are not passed upstream</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field is reserved. Reads return 0x0 and writes are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Mode</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Specifies the mode of operation. Reset to 0x0. All other values are reserved.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Normal download or upload mode</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TrInProg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transfer in progress. This field indicates whether a transfer is in progress on the APB master interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DeviceEn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the status of the ap_en port. The bit is set when ap_en is HIGH, but otherwise is clear. If this bit is clear, no APB transfers are carried out, that is, both Secure and Non-secure accesses are blocked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AddrInc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Auto address increment mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted. Reset to 0b0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Auto increment OFF</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Increment, single. Single transfer from corresponding byte lane.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Size</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of the data access to perform. The APB-AP supports only word accesses and this field is fixed at 0x2. The reset value is 0x2.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_040AB80DE900EAA1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d04</span> Register(32 bit) TAR</span><br/>
      <span class="sdescdet">Transfer Address Register</span><br/>
      <span class="ldescdet">TAR holds the transfer address of the current transfer. TAR must be programmed before initiating any memory transfer through DRW, or Banked Data Registers, or Direct Access Registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d04</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Address</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Address</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Address of the current transfer. When a memory access is initiated by accessing the DRW register, the TAR value directly gives the 32-bit transfer address. When a memory access is initiated by accessing Banked Data registers, the TAR only provides the upper bits [31:4] and the remaining address bits [3:0] come from the offset of Banked Data register being accessed. When a memory access is initiated by accessing Direct Access Registers, the TAR provides the upper bits [31:10] and the remaining address bits [9:0] come from the offset of the DAR being accessed.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6DB3281DE787008" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d0c</span> Register(32 bit) DRW</span><br/>
      <span class="sdescdet">Data Read/Write register</span><br/>
      <span class="ldescdet">A write to the DRW register initiates a memory write transaction on the master. AP drives DRW write data on the data bus during the data phase of the current transfer. Reading the DRW register initiates a memory read transaction on the master. The resulting read data that is received from the memory system is returned on the slave interface.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d0c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current transfer data value. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03CD024DBFF2C471" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d10</span> Register(32 bit) BD0</span><br/>
      <span class="sdescdet">Banked Data register 0</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d10</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x0). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00010003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_630366A172CE16F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d14</span> Register(32 bit) BD1</span><br/>
      <span class="sdescdet">Banked Data register 1</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d14</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x4). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00020003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25F76331782F4C88" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d18</span> Register(32 bit) BD2</span><br/>
      <span class="sdescdet">Banked Data register 2</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d18</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0x8). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00030003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02504E00343665F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d1c</span> Register(32 bit) BD3</span><br/>
      <span class="sdescdet">Banked Data register 3</span><br/>
      <span class="ldescdet">The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d1c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Maps to memory address ((TAR &amp; 0xFFFFFFF0) + 0xC). In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.</span></p>
          <p><b>Reset: </b>hex:0x00040003;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_968A35791117C07D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d24</span> Register(32 bit) TRR</span><br/>
      <span class="sdescdet">Transfer Response Register</span><br/>
      <span class="ldescdet">The Transfer Response Register is used to capture an error response received during a transaction. It is also used to clear any logged responses.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11d24</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Logged error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>On reads - no error response logged. Writing to this bit has no effect.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>On reads - error response logged. Writing to this bit clears this bit to 0.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96FEF604E6A9A8E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001df4</span> Register(32 bit) CFG</span><br/>
      <span class="sdescdet">Configuration register</span><br/>
      <span class="ldescdet">The CFG register is the css_600 configuration register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11df4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000101a0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">RES0_2</td>
        <td class="fldnorm" colspan="4">TARINC</td>
        <td class="fldnorm" colspan="4">RES0_1</td>
        <td class="fldnorm" colspan="4">ERR</td>
        <td class="fldnorm" colspan="4">DARSIZE</td>
        <td class="fldnorm" colspan="4">RES0_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TARINC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the type of error handling that is implemented:</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Error response handling 0. CSW.ERRNPASS, CSW.ERRSTOP, and TRR are not implemented.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Error response handling 1. CSW.ERRNPASS, CSW.ERRSTOP, and TRR are implemented.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DARSIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89261DFB188139B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001df8</span> Register(32 bit) BASE</span><br/>
      <span class="sdescdet">Debug Base Address register</span><br/>
      <span class="ldescdet">Provides an initial system address for the first component in the system. Typically, the system address is the address of a top-level ROM Table that indicates where APv2 APs are located.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11df8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">BASEADDR</td>
        <td class="fldnorm" colspan="10">RES0_0</td>
        <td class="fldnorm" colspan="1">Format</td>
        <td class="fldnorm" colspan="1">EntryPresent</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASEADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base address of a ROM table. It points to the start of the debug register space or a ROM table address. Bits[11:0] of the address are 0x000 because the address is aligned to 4KB boundary. This field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[31:12], otherwise, it reads as 0x0.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Format</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base address register format. Returns the value 0b1 indicating the ADIv5 format, which is unchanged in ADIv6.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EntryPresent</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates whether a debug component is present for this AP. It returns the tie-off value of the input signal baseaddr_valid.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>No debug entry present.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Debug entry present and BASE.BASEADDR indicate the start address of the debug register space or ROM table.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6585AA7C49E7B980" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001dfc</span> Register(32 bit) IDR</span><br/>
      <span class="sdescdet">Identification Register</span><br/>
      <span class="ldescdet">This register provides a mechanism for the debugger to know various identity attributes of the AP.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11dfc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x34770006</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="4">JEDEC_bank</td>
        <td class="fldnorm" colspan="7">JEDEC_code</td>
        <td class="fldnorm" colspan="4">Class</td>
        <td class="fldnorm" colspan="5">RES0_0</td>
        <td class="fldnorm" colspan="4">Variant</td>
        <td class="fldnorm" colspan="4">Type</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC_bank</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC_code</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.</span></p>
          <p><b>Reset: </b>hex:0x3b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Class</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x8, indicating that this is a Memory Access Port</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Variant</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x0, indicating no variation from base type specified by IDR.Type</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x6, indicating that this is an APB4 Access Port</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D9E2849C37A1D1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001efc</span> Register(32 bit) ITSTATUS</span><br/>
      <span class="sdescdet">Integration Test Status register</span><br/>
      <span class="ldescdet">This register indicates the Integration Test DP Abort status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11efc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">DPABORT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DPABORT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort. Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46436BEBDE12C1C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f00</span> Register(32 bit) ITCTRL</span><br/>
      <span class="sdescdet">Integration Mode Control Register</span><br/>
      <span class="ldescdet">The Integration Mode Control register is used to enable topology detection.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11f00</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RES0_0</td>
        <td class="fldnorm" colspan="1">IME</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A627B87953008D37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fa0</span> Register(32 bit) CLAIMSET</span><br/>
      <span class="sdescdet">Claim Tag Set Register</span><br/>
      <span class="ldescdet">This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fa0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RAZWI_0</td>
        <td class="fldnorm" colspan="2">SET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RAZWI_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RAZ/WI</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D181C6C54205D7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fa4</span> Register(32 bit) CLAIMCLR</span><br/>
      <span class="sdescdet">Claim Tag Clear Register</span><br/>
      <span class="ldescdet">This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fa4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RAZWI_0</td>
        <td class="fldnorm" colspan="2">CLR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RAZWI_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RAZ/WI</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E05F80B6C4EDE1EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fb8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E0E126DAD20A94C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fbc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700a17</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component.</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0a17, identifying APv2 MEM-AP architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0a17;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42B2DE61E38A5735" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fcc</span> Register(32 bit) DEVTYPE</span><br/>
      <span class="sdescdet">Device Type Identifier Register</span><br/>
      <span class="ldescdet">A debugger can use this register to get information about a component that has an unrecognized Part number.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fcc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SUB</td>
        <td class="fldnorm" colspan="4">MAJOR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SUB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Minor classification. Returns 0x0, Other/undefined.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAJOR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Major classification. Returns 0x0, Miscellaneous.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5710BD2ED9CA4507" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fd0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B9882069B144261" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fd4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFA16392238A8FEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fd8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65FAE84FE9544403" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fdc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37716C7F05654B8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fe0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000e2</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.</span></p>
          <p><b>Reset: </b>hex:0xe2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F94FB021D87DF83" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fe4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b9</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0xb;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9A79A8B55C83C96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fe8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000003b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30C34053F5541C37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11fec</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A07DB0B9E9D51B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11ff0</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C72B76E126944FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11ff4</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2CB5275C461A524" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11ff8</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6810DE4481E6A1CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01f11ffc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_cs_soc_apbap_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
