Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu May  8 07:14:23 2025
| Host         : haven running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/haven/Desktop/eesm6000c/lab3/lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (79)
6. checking no_output_delay (94)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sm_tready (HIGH)

sm_tdata[-1111111080]/G
sm_tdata[-1111111081]/G
sm_tdata[-1111111082]/G
sm_tdata[-1111111083]/G
sm_tdata[-1111111084]/G
sm_tdata[-1111111085]/G
sm_tdata[-1111111086]/G
sm_tdata[-1111111087]/G
sm_tdata[-1111111088]/G
sm_tdata[-1111111089]/G
sm_tdata[-1111111090]/G
sm_tdata[-1111111091]/G
sm_tdata[-1111111092]/G
sm_tdata[-1111111093]/G
sm_tdata[-1111111094]/G
sm_tdata[-1111111095]/G
sm_tdata[-1111111096]/G
sm_tdata[-1111111097]/G
sm_tdata[-1111111098]/G
sm_tdata[-1111111099]/G
sm_tdata[-1111111100]/G
sm_tdata[-1111111101]/G
sm_tdata[-1111111102]/G
sm_tdata[-1111111103]/G
sm_tdata[-1111111104]/G
sm_tdata[-1111111105]/G
sm_tdata[-1111111106]/G
sm_tdata[-1111111107]/G
sm_tdata[-1111111108]/G
sm_tdata[-1111111109]/G
sm_tdata[-1111111110]/G
sm_tdata[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: sm_tvalid_reg/Q (HIGH)

sm_tdata[-1111111080]/G
sm_tdata[-1111111081]/G
sm_tdata[-1111111082]/G
sm_tdata[-1111111083]/G
sm_tdata[-1111111084]/G
sm_tdata[-1111111085]/G
sm_tdata[-1111111086]/G
sm_tdata[-1111111087]/G
sm_tdata[-1111111088]/G
sm_tdata[-1111111089]/G
sm_tdata[-1111111090]/G
sm_tdata[-1111111091]/G
sm_tdata[-1111111092]/G
sm_tdata[-1111111093]/G
sm_tdata[-1111111094]/G
sm_tdata[-1111111095]/G
sm_tdata[-1111111096]/G
sm_tdata[-1111111097]/G
sm_tdata[-1111111098]/G
sm_tdata[-1111111099]/G
sm_tdata[-1111111100]/G
sm_tdata[-1111111101]/G
sm_tdata[-1111111102]/G
sm_tdata[-1111111103]/G
sm_tdata[-1111111104]/G
sm_tdata[-1111111105]/G
sm_tdata[-1111111106]/G
sm_tdata[-1111111107]/G
sm_tdata[-1111111108]/G
sm_tdata[-1111111109]/G
sm_tdata[-1111111110]/G
sm_tdata[-1111111111]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

sm_tdata[-1111111080]/D
sm_tdata[-1111111081]/D
sm_tdata[-1111111082]/D
sm_tdata[-1111111083]/D
sm_tdata[-1111111084]/D
sm_tdata[-1111111085]/D
sm_tdata[-1111111086]/D
sm_tdata[-1111111087]/D
sm_tdata[-1111111088]/D
sm_tdata[-1111111089]/D
sm_tdata[-1111111090]/D
sm_tdata[-1111111091]/D
sm_tdata[-1111111092]/D
sm_tdata[-1111111093]/D
sm_tdata[-1111111094]/D
sm_tdata[-1111111095]/D
sm_tdata[-1111111096]/D
sm_tdata[-1111111097]/D
sm_tdata[-1111111098]/D
sm_tdata[-1111111099]/D
sm_tdata[-1111111100]/D
sm_tdata[-1111111101]/D
sm_tdata[-1111111102]/D
sm_tdata[-1111111103]/D
sm_tdata[-1111111104]/D
sm_tdata[-1111111105]/D
sm_tdata[-1111111106]/D
sm_tdata[-1111111107]/D
sm_tdata[-1111111108]/D
sm_tdata[-1111111109]/D
sm_tdata[-1111111110]/D
sm_tdata[-1111111111]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (79)
-------------------------------
 There are 79 input ports with no input delay specified. (HIGH)

awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (94)
--------------------------------
 There are 94 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[1]
rdata[2]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[10]
tap_A[11]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.586        0.000                      0                  177        0.070        0.000                      0                  177        6.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.586        0.000                      0                  177        0.070        0.000                      0                  177        6.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 9.584ns (66.977%)  route 4.725ns (33.023%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.797 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.128 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.746    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.053 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.053    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.429 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.429    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.766 r  temp_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.000    16.766    temp_reg[31]_i_3_n_6
                         FDRE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[29]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.766    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.303ns  (logic 9.578ns (66.963%)  route 4.725ns (33.037%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.797 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.128 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.746    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.053 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.053    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.429 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.429    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.760 r  temp_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.000    16.760    temp_reg[31]_i_3_n_4
                         FDRE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[31]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.228ns  (logic 9.503ns (66.789%)  route 4.725ns (33.211%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.797 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.128 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.746    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.053 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.053    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.429 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.429    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.685 r  temp_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.000    16.685    temp_reg[31]_i_3_n_5
                         FDRE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[30]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.685    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 9.479ns (66.733%)  route 4.725ns (33.267%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.797 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.128 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.746    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.053 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.053    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.429 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.429    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.661 r  temp_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.000    16.661    temp_reg[31]_i_3_n_7
                         FDRE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.192ns  (logic 9.467ns (66.705%)  route 4.725ns (33.295%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.011 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.629    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.936 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    15.936    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.312 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.312    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.649 r  temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.649    temp_reg[27]_i_1_n_6
                         FDRE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[25]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.649    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 9.461ns (66.691%)  route 4.725ns (33.309%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.011 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.629    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.936 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    15.936    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.312 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.312    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.643 r  temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.643    temp_reg[27]_i_1_n_4
                         FDRE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[27]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.643    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.111ns  (logic 9.386ns (66.513%)  route 4.725ns (33.487%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.011 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.629    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.936 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    15.936    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.312 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.312    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.568 r  temp_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    16.568    temp_reg[27]_i_1_n_5
                         FDRE                                         r  temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[26]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 9.362ns (66.456%)  route 4.725ns (33.544%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.671 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    14.680    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.011 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.629    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.936 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    15.936    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.312 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.312    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.544 r  temp_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    16.544    temp_reg[27]_i_1_n_7
                         FDRE                                         r  temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[24]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.544    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.962ns  (logic 9.246ns (66.221%)  route 4.716ns (33.779%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.781 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.399    temp_reg[19]_i_6_n_4
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.706 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    15.706    temp[19]_i_2_n_0
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.082 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.082    temp_reg[19]_i_1_n_0
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.419 r  temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.419    temp_reg[23]_i_1_n_6
                         FDRE                                         r  temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[21]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[21]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.419    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 j_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.956ns  (logic 9.240ns (66.206%)  route 4.716ns (33.794%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  j_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  j_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.992     3.926    j_cnt[3]
                                                                      r  temp1_i_17/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.601 f  temp1_i_17/CO[3]
                         net (fo=2, unplaced)         0.929     5.530    temp1_i_17_n_0
                                                                      f  temp1_i_20/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.654 r  temp1_i_20/O
                         net (fo=1, unplaced)         0.000     5.654    temp1_i_20_n_0
                                                                      r  temp1_i_16/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.972 r  temp1_i_16/CO[2]
                         net (fo=32, unplaced)        0.523     6.495    mul2
                                                                      r  temp1__0_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.310     6.805 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.605    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.641 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.696    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.214 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.014    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.138 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.138    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.781 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.399    temp_reg[19]_i_6_n_4
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.706 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    15.706    temp[19]_i_2_n_0
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.082 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.082    temp_reg[19]_i_1_n_0
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.413 r  temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.413    temp_reg[23]_i_1_n_4
                         FDRE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    temp_reg[23]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[10]
                                                                      r  temp_reg[11]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  temp_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[11]_i_1_n_4
                         FDRE                                         r  temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[12]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[12]
                                                                      r  temp_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  temp_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[15]_i_1_n_6
                         FDRE                                         r  temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[14]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[14]
                                                                      r  temp_reg[15]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  temp_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[15]_i_1_n_4
                         FDRE                                         r  temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[16]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[16]
                                                                      r  temp_reg[19]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  temp_reg[19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[19]_i_1_n_6
                         FDRE                                         r  temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[18]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[18]
                                                                      r  temp_reg[19]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  temp_reg[19]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[19]_i_1_n_4
                         FDRE                                         r  temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[0]
                                                                      r  temp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  temp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[3]_i_1_n_6
                         FDRE                                         r  temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[20]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[20]
                                                                      r  temp_reg[23]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[23]_i_1_n_6
                         FDRE                                         r  temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[22]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[22]
                                                                      r  temp_reg[23]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[23]_i_1_n_4
                         FDRE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[24]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[24]
                                                                      r  temp_reg[27]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[27]_i_1_n_6
                         FDRE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[26]/Q
                         net (fo=3, unplaced)         0.089     0.913    temp_reg[26]
                                                                      r  temp_reg[27]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    temp_reg[27]_i_1_n_4
                         FDRE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         15.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               ap_done_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000               ap_idle_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.000       7.500                ap_done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.000       7.500                ap_done_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         8.000       7.500                ap_idle_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         8.000       7.500                ap_idle_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.000       7.500                cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                ap_done_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                ap_done_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         7.000       6.500                ap_idle_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         7.000       6.500                ap_idle_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.023 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.458    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.004ns (53.692%)  route 3.453ns (46.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=56, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_EN_OBUF_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.902     2.823    tap_EN_OBUF_inst_i_4_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=13, unplaced)        0.952     3.899    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.823    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.458 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.458    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 3.978ns (53.530%)  route 3.453ns (46.470%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=94, unplaced)        0.800     1.771    wready_OBUF
                                                                      f  tap_EN_OBUF_inst_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.902     2.797    current_addr[5]
                                                                      r  tap_EN_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.921 r  tap_EN_OBUF_inst_i_3/O
                         net (fo=13, unplaced)        0.952     3.873    tap_EN_OBUF_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.997 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.797    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.432 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.432    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_tdata[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111111]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111111]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111101]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111101]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111100]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111100]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111100]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111099]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111099]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111099]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111098]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111098]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111098]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111097]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111097]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111097]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111096]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111096]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111096]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111095]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111095]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111095]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111094]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111094]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111094]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata[-1111111093]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sm_tdata[-1111111093]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sm_tdata[-1111111093]/Q
                         net (fo=1, unplaced)         0.337     0.498    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[10]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[11]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[2]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[2]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     4.212 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  i_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  i_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[3]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  i_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  i_cnt_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[6]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[7]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[8]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 3.407ns (65.652%)  route 1.783ns (34.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  i_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  i_cnt_reg[9]/Q
                         net (fo=3, unplaced)         0.983     3.917    i_cnt_reg[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.212 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.012    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.647 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.647    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[31]/Q
                         net (fo=2, unplaced)         0.145     0.970    temp_reg[31]
                         LDCE                                         r  sm_tdata[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[30]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[30]
                         LDCE                                         r  sm_tdata[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[29]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[29]
                         LDCE                                         r  sm_tdata[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[28]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[28]
                         LDCE                                         r  sm_tdata[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[27]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[27]
                         LDCE                                         r  sm_tdata[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[26]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[26]
                         LDCE                                         r  sm_tdata[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111086]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[25]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[25]
                         LDCE                                         r  sm_tdata[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[24]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[24]
                         LDCE                                         r  sm_tdata[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111088]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[23]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[23]
                         LDCE                                         r  sm_tdata[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Destination:            sm_tdata[-1111111089]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[22]/Q
                         net (fo=3, unplaced)         0.148     0.973    temp_reg[22]
                         LDCE                                         r  sm_tdata[-1111111089]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.856ns  (logic 8.775ns (74.012%)  route 3.081ns (25.988%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.856 r  temp_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.000    11.856    temp_reg[31]_i_3_n_6
                         FDRE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.850ns  (logic 8.769ns (73.998%)  route 3.081ns (26.002%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.850 r  temp_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.000    11.850    temp_reg[31]_i_3_n_4
                         FDRE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.775ns  (logic 8.694ns (73.833%)  route 3.081ns (26.167%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.775 r  temp_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.000    11.775    temp_reg[31]_i_3_n_5
                         FDRE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.751ns  (logic 8.670ns (73.779%)  route 3.081ns (26.221%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_0
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_4
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_0
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_0
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.751 r  temp_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.000    11.751    temp_reg[31]_i_3_n_7
                         FDRE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.739ns  (logic 8.658ns (73.753%)  route 3.081ns (26.247%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.739 r  temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.739    temp_reg[27]_i_1_n_6
                         FDRE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.733ns  (logic 8.652ns (73.739%)  route 3.081ns (26.261%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.733 r  temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.733    temp_reg[27]_i_1_n_4
                         FDRE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.658ns  (logic 8.577ns (73.570%)  route 3.081ns (26.430%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.658 r  temp_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.658    temp_reg[27]_i_1_n_5
                         FDRE                                         r  temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.634ns  (logic 8.553ns (73.516%)  route 3.081ns (26.484%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_0
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_4
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_0
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_0
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.634 r  temp_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.634    temp_reg[27]_i_1_n_7
                         FDRE                                         r  temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.509ns  (logic 8.437ns (73.306%)  route 3.072ns (26.694%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    temp_reg[19]_i_6_n_4
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    temp[19]_i_2_n_0
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    temp_reg[19]_i_1_n_0
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.509 r  temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.509    temp_reg[23]_i_1_n_6
                         FDRE                                         r  temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.431ns (73.292%)  route 3.072ns (26.708%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_105
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_0
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    temp_reg[19]_i_6_n_4
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    temp[19]_i_2_n_0
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    temp_reg[19]_i_1_n_0
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.503 r  temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.503    temp_reg[23]_i_1_n_4
                         FDRE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_WE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.290ns (35.911%)  route 0.518ns (64.089%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      f  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[3]
                                                                      f  ss_tready_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 f  ss_tready_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     0.764    ss_tready_OBUF_inst_i_3_n_0
                                                                      f  ss_tready_OBUF_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.809 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=6, unplaced)         0.000     0.809    ss_tready_OBUF
                         FDCE                                         r  data_WE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg[3]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            ap_done_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (34.015%)  route 0.563ns (65.985%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      r  ap_done_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.854 r  ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    ap_done_i_1_n_0
                         FDCE                                         r  ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (34.015%)  route 0.563ns (65.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      r  ap_idle_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.854 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    ap_idle_i_1_n_0
                         FDPE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            mul_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (34.015%)  route 0.563ns (65.985%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      r  mul_cnt[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.854 r  mul_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    p_0_in[2]
                         FDPE                                         r  mul_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  mul_cnt_reg[2]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            sm_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (34.015%)  route 0.563ns (65.985%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  sm_cnt[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.854 r  sm_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    sm_cnt[1]_i_1_n_0
                         FDCE                                         r  sm_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_cnt_reg[1]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            sm_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (34.015%)  route 0.563ns (65.985%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  sm_cnt[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.854 r  sm_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    sm_cnt[2]_i_1_n_0
                         FDCE                                         r  sm_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_cnt_reg[2]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            mul_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.293ns (34.246%)  route 0.563ns (65.754%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  mul_cnt[11]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.048     0.857 r  mul_cnt[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.857    p_0_in[11]
                         FDCE                                         r  mul_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  mul_cnt_reg[11]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            sm_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.293ns (34.246%)  route 0.563ns (65.754%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  sm_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.048     0.857 r  sm_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.857    sm_cnt[0]_i_1_n_0
                         FDCE                                         r  sm_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_cnt_reg[0]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            sm_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.293ns (34.246%)  route 0.563ns (65.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  sm_cnt[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.048     0.857 r  sm_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.857    sm_cnt[3]_i_1_n_0
                         FDCE                                         r  sm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_cnt_reg[3]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            sm_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.293ns (34.246%)  route 0.563ns (65.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  rdata_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 f  rdata_OBUF[0]_inst_i_2/O
                         net (fo=63, unplaced)        0.226     0.809    rdata_OBUF[0]_inst_i_2_n_0
                                                                      f  sm_tvalid_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.048     0.857 r  sm_tvalid_i_1/O
                         net (fo=1, unplaced)         0.000     0.857    sm_tvalid_i_1_n_0
                         FDCE                                         r  sm_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=95, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tvalid_reg/C





