// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition"

// DATE "03/12/2020 08:26:05"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab7_Part_a (
	clk,
	freq,
	vol,
	d_bit);
input 	clk;
input 	[11:0] freq;
input 	[7:0] vol;
output 	d_bit;

// Design Ports Information
// freq[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[1]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[4]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[5]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[7]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[8]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[9]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[10]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq[11]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[0]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[1]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[2]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[4]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[5]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[6]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vol[7]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_bit	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab7_Part_a_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \freq[0]~input_o ;
wire \freq[1]~input_o ;
wire \freq[2]~input_o ;
wire \freq[3]~input_o ;
wire \freq[4]~input_o ;
wire \freq[5]~input_o ;
wire \freq[6]~input_o ;
wire \freq[7]~input_o ;
wire \freq[8]~input_o ;
wire \freq[9]~input_o ;
wire \freq[10]~input_o ;
wire \freq[11]~input_o ;
wire \vol[0]~input_o ;
wire \vol[1]~input_o ;
wire \vol[2]~input_o ;
wire \vol[3]~input_o ;
wire \vol[4]~input_o ;
wire \vol[5]~input_o ;
wire \vol[6]~input_o ;
wire \vol[7]~input_o ;
wire \d_bit~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add0~1 ;
wire \Add0~3_combout ;
wire \Add0~5_combout ;
wire \Add0~4 ;
wire \Add0~6_combout ;
wire \Add0~8_combout ;
wire \Add0~7 ;
wire \Add0~9_combout ;
wire \Add0~11_combout ;
wire \Add0~10 ;
wire \Add0~12_combout ;
wire \Add0~14_combout ;
wire \Add0~13 ;
wire \Add0~15_combout ;
wire \Add0~17_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \Add0~16 ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \Add0~19 ;
wire \Add0~21_combout ;
wire \Add0~23_combout ;
wire \Add0~22 ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~3_combout ;
wire \Add0~25 ;
wire \Add0~27_combout ;
wire \Add0~29_combout ;
wire \Add0~28 ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \Add0~31 ;
wire \Add0~33_combout ;
wire \Add0~35_combout ;
wire \Add0~34 ;
wire \Add0~36_combout ;
wire \Add0~38_combout ;
wire \Add0~37 ;
wire \Add0~39_combout ;
wire \Add0~41_combout ;
wire \Add0~40 ;
wire \Add0~42_combout ;
wire \Add0~44_combout ;
wire \Add0~43 ;
wire \Add0~45_combout ;
wire \Add0~47_combout ;
wire \Add0~46 ;
wire \Add0~48_combout ;
wire \Add0~50_combout ;
wire \Add0~49 ;
wire \Add0~51_combout ;
wire \Add0~53_combout ;
wire \LessThan0~4_combout ;
wire \Add0~52 ;
wire \Add0~54_combout ;
wire \Add0~56_combout ;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \out_table_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \out_table_rtl_0|auto_generated|ram_block1a1 ;
wire \out_table_rtl_0|auto_generated|ram_block1a2 ;
wire \out_table_rtl_0|auto_generated|ram_block1a3 ;
wire \out_table_rtl_0|auto_generated|ram_block1a4 ;
wire \out_table_rtl_0|auto_generated|ram_block1a5 ;
wire \out_table_rtl_0|auto_generated|ram_block1a6 ;
wire \out_table_rtl_0|auto_generated|ram_block1a7 ;
wire \out_table_rtl_0|auto_generated|ram_block1a8 ;
wire \out_table_rtl_0|auto_generated|ram_block1a9 ;
wire \out_table_rtl_0|auto_generated|ram_block1a10 ;
wire \out_table_rtl_0|auto_generated|ram_block1a11 ;
wire \out_table_rtl_0|auto_generated|ram_block1a12 ;
wire \out_table_rtl_0|auto_generated|ram_block1a13 ;
wire \out_table_rtl_0|auto_generated|ram_block1a14 ;
wire \out_table_rtl_0|auto_generated|ram_block1a15 ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \Add1~0_combout ;
wire \count~4_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \count~5_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \count~6_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \count~7_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \count~8_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \count~9_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \count~10_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \count~11_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \count~12_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \count~13_combout ;
wire \WideOr0~5_combout ;
wire \WideOr0~1_combout ;
wire \WideOr0~2_combout ;
wire \WideOr0~3_combout ;
wire \WideOr0~4_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \count~0_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \count~1_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \count~2_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \count~3_combout ;
wire \WideOr0~0_combout ;
wire \WideOr0~combout ;
wire \Add2~1 ;
wire \Add2~3_combout ;
wire \Add2~5_combout ;
wire \Add2~4 ;
wire \Add2~6_combout ;
wire \Add2~8_combout ;
wire \Add2~7 ;
wire \Add2~9_combout ;
wire \Add2~11_combout ;
wire \Add2~10 ;
wire \Add2~12_combout ;
wire \Add2~14_combout ;
wire \Add2~13 ;
wire \Add2~15_combout ;
wire \Add2~17_combout ;
wire \Add2~16 ;
wire \Add2~18_combout ;
wire \Add2~20_combout ;
wire \Add2~19 ;
wire \Add2~21_combout ;
wire \Add2~23_combout ;
wire \Add2~22 ;
wire \Add2~24_combout ;
wire \Add2~26_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \Add2~25 ;
wire \Add2~27_combout ;
wire \Add2~29_combout ;
wire \Add2~28 ;
wire \Add2~30_combout ;
wire \Add2~32_combout ;
wire \Add2~31 ;
wire \Add2~33_combout ;
wire \Add2~35_combout ;
wire \Add2~34 ;
wire \Add2~36_combout ;
wire \Add2~38_combout ;
wire \Add2~37 ;
wire \Add2~39_combout ;
wire \Add2~41_combout ;
wire \Add2~40 ;
wire \Add2~42_combout ;
wire \Add2~44_combout ;
wire \Add2~43 ;
wire \Add2~45_combout ;
wire \Add2~47_combout ;
wire \Add2~46 ;
wire \Add2~49 ;
wire \Add2~51_combout ;
wire \Add2~53_combout ;
wire \Add2~52 ;
wire \Add2~54_combout ;
wire \Add2~56_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~6_combout ;
wire \Add2~48_combout ;
wire \Add2~50_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~6_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~7_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~8_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~3_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[0]~9_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a97 ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~12_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~13_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~14_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~15_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~17_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~16_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~18_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[1]~19_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~27_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~26_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~28_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a98 ;
wire \offset_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~22_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~23_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~24_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~25_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[2]~29_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~33_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~34_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~35_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a99 ;
wire \offset_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~32_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~37_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~36_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~38_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[3]~39_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~43_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~44_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~45_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~46_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~47_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~48_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~42_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[4]~49_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~56_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~57_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~58_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a101 ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~52_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~54_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~53_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~55_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[5]~59_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~63_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~64_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~65_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~67_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~66_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~68_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a102 ;
wire \offset_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~62_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[6]~69_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~76_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~77_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~78_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a103 ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~72_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~74_combout ;
wire \offset_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \offset_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~73_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~75_combout ;
wire \offset_rtl_0|auto_generated|mux2|result_node[7]~79_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Add5~0_combout ;
wire \Add5~1_combout ;
wire \Add5~2_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \DtoA_convert.ge[-20]~24_combout ;
wire \Add3~0_combout ;
wire \Add4~0_combout ;
wire \DtoA_convert.ge[-20]~25 ;
wire \DtoA_convert.ge[-19]~26_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \DtoA_convert.ge[-19]~27 ;
wire \DtoA_convert.ge[-18]~28_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \DtoA_convert.ge[-18]~29 ;
wire \DtoA_convert.ge[-17]~30_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \DtoA_convert.ge[-17]~31 ;
wire \DtoA_convert.ge[-16]~32_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \DtoA_convert.ge[-16]~33 ;
wire \DtoA_convert.ge[-15]~34_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \DtoA_convert.ge[-15]~35 ;
wire \DtoA_convert.ge[-14]~36_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \DtoA_convert.ge[-14]~37 ;
wire \DtoA_convert.ge[-13]~38_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \DtoA_convert.ge[-13]~39 ;
wire \DtoA_convert.ge[-12]~40_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \DtoA_convert.ge[-12]~41 ;
wire \DtoA_convert.ge[-11]~42_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \DtoA_convert.ge[-11]~43 ;
wire \DtoA_convert.ge[-10]~44_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Add4~19 ;
wire \Add4~20_combout ;
wire \DtoA_convert.ge[-10]~45 ;
wire \DtoA_convert.ge[-9]~46_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add4~21 ;
wire \Add4~22_combout ;
wire \DtoA_convert.ge[-9]~47 ;
wire \DtoA_convert.ge[-8]~48_combout ;
wire \Add3~23 ;
wire \Add3~24_combout ;
wire \Add4~23 ;
wire \Add4~24_combout ;
wire \DtoA_convert.ge[-8]~49 ;
wire \DtoA_convert.ge[-7]~50_combout ;
wire \Add3~25 ;
wire \Add3~26_combout ;
wire \Add4~25 ;
wire \Add4~26_combout ;
wire \DtoA_convert.ge[-7]~51 ;
wire \DtoA_convert.ge[-6]~52_combout ;
wire \Add3~27 ;
wire \Add3~28_combout ;
wire \Add4~27 ;
wire \Add4~28_combout ;
wire \DtoA_convert.ge[-6]~53 ;
wire \DtoA_convert.ge[-5]~54_combout ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \Add4~29 ;
wire \Add4~30_combout ;
wire \DtoA_convert.ge[-5]~55 ;
wire \DtoA_convert.ge[-4]~56_combout ;
wire \Add3~31 ;
wire \Add3~32_combout ;
wire \Add4~31 ;
wire \Add4~32_combout ;
wire \DtoA_convert.ge[-4]~57 ;
wire \DtoA_convert.ge[-3]~58_combout ;
wire \Add3~33 ;
wire \Add3~34_combout ;
wire \Add4~33 ;
wire \Add4~34_combout ;
wire \DtoA_convert.ge[-3]~59 ;
wire \DtoA_convert.ge[-2]~60_combout ;
wire \Add3~35 ;
wire \Add3~36_combout ;
wire \Add4~35 ;
wire \Add4~36_combout ;
wire \DtoA_convert.ge[-2]~61 ;
wire \DtoA_convert.ge[-1]~62_combout ;
wire \Add3~37 ;
wire \Add3~38_combout ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \DtoA_convert.ge[-1]~63 ;
wire \DtoA_convert.ge[0]~64_combout ;
wire \Add3~39 ;
wire \Add3~40_combout ;
wire \Add4~39 ;
wire \Add4~40_combout ;
wire \DtoA_convert.ge[0]~65 ;
wire \DtoA_convert.ge[1]~66_combout ;
wire \Add3~41 ;
wire \Add3~42_combout ;
wire \Add4~41 ;
wire \Add4~42_combout ;
wire \DtoA_convert.ge[1]~67 ;
wire \DtoA_convert.ge[2]~68_combout ;
wire \Add3~43 ;
wire \Add3~44_combout ;
wire \Add4~43 ;
wire \Add4~44_combout ;
wire \DtoA_convert.ge[2]~69 ;
wire \DtoA_convert.ge[3]~70_combout ;
wire \Add3~45 ;
wire \Add3~46_combout ;
wire \Add4~45 ;
wire \Add4~46_combout ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~13_cout ;
wire \LessThan2~15_cout ;
wire \LessThan2~17_cout ;
wire \LessThan2~19_cout ;
wire \LessThan2~21_cout ;
wire \LessThan2~23_cout ;
wire \LessThan2~25_cout ;
wire \LessThan2~27_cout ;
wire \LessThan2~29_cout ;
wire \LessThan2~31_cout ;
wire \LessThan2~33_cout ;
wire \LessThan2~35_cout ;
wire \LessThan2~37_cout ;
wire \LessThan2~39_cout ;
wire \LessThan2~41_cout ;
wire \LessThan2~43_cout ;
wire \LessThan2~45_cout ;
wire \LessThan2~46_combout ;
wire \d_bit~0_combout ;
wire \d_bit~reg0_q ;
wire [3:-28] \DtoA_convert.ge ;
wire [18:0] \Wave_Out.index ;
wire [3:0] \offset_rtl_0|auto_generated|address_reg_a ;
wire [19:0] \Audio_Out.count ;
wire [18:0] \Audio_Out.index ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [3:0] \offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [3:0] \offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \offset_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT17  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \out_table_rtl_0|auto_generated|ram_block1a0~portadataout  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \out_table_rtl_0|auto_generated|ram_block1a1  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \out_table_rtl_0|auto_generated|ram_block1a2  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \out_table_rtl_0|auto_generated|ram_block1a3  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \out_table_rtl_0|auto_generated|ram_block1a4  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \out_table_rtl_0|auto_generated|ram_block1a5  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \out_table_rtl_0|auto_generated|ram_block1a6  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \out_table_rtl_0|auto_generated|ram_block1a7  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \out_table_rtl_0|auto_generated|ram_block1a8  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \out_table_rtl_0|auto_generated|ram_block1a9  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \out_table_rtl_0|auto_generated|ram_block1a10  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \out_table_rtl_0|auto_generated|ram_block1a11  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \out_table_rtl_0|auto_generated|ram_block1a12  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \out_table_rtl_0|auto_generated|ram_block1a13  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \out_table_rtl_0|auto_generated|ram_block1a14  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \out_table_rtl_0|auto_generated|ram_block1a15  = \out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \offset_rtl_0|auto_generated|ram_block1a80~portadataout  = \offset_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a88~portadataout  = \offset_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a72~portadataout  = \offset_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a96~portadataout  = \offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];
assign \offset_rtl_0|auto_generated|ram_block1a97  = \offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [1];
assign \offset_rtl_0|auto_generated|ram_block1a98  = \offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [2];
assign \offset_rtl_0|auto_generated|ram_block1a99  = \offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [3];

assign \offset_rtl_0|auto_generated|ram_block1a64~portadataout  = \offset_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a56~portadataout  = \offset_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a40~portadataout  = \offset_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a48~portadataout  = \offset_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a32~portadataout  = \offset_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a24~portadataout  = \offset_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a8~portadataout  = \offset_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a16~portadataout  = \offset_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a0~portadataout  = \offset_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a81~portadataout  = \offset_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a73~portadataout  = \offset_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a89~portadataout  = \offset_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a65~portadataout  = \offset_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a41~portadataout  = \offset_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a33~portadataout  = \offset_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a57~portadataout  = \offset_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a49~portadataout  = \offset_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a9~portadataout  = \offset_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a1~portadataout  = \offset_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a25~portadataout  = \offset_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a17~portadataout  = \offset_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a82~portadataout  = \offset_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a74~portadataout  = \offset_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a90~portadataout  = \offset_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a66~portadataout  = \offset_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a42~portadataout  = \offset_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a34~portadataout  = \offset_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a58~portadataout  = \offset_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a50~portadataout  = \offset_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a26~portadataout  = \offset_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a18~portadataout  = \offset_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a10~portadataout  = \offset_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a2~portadataout  = \offset_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a83~portadataout  = \offset_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a75~portadataout  = \offset_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a91~portadataout  = \offset_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a67~portadataout  = \offset_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a43~portadataout  = \offset_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a35~portadataout  = \offset_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a59~portadataout  = \offset_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a51~portadataout  = \offset_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a11~portadataout  = \offset_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a3~portadataout  = \offset_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a27~portadataout  = \offset_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a19~portadataout  = \offset_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a84~portadataout  = \offset_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a76~portadataout  = \offset_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a92~portadataout  = \offset_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a100~portadataout  = \offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];
assign \offset_rtl_0|auto_generated|ram_block1a101  = \offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [1];
assign \offset_rtl_0|auto_generated|ram_block1a102  = \offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [2];
assign \offset_rtl_0|auto_generated|ram_block1a103  = \offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [3];

assign \offset_rtl_0|auto_generated|ram_block1a68~portadataout  = \offset_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a44~portadataout  = \offset_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a36~portadataout  = \offset_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a60~portadataout  = \offset_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a52~portadataout  = \offset_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a12~portadataout  = \offset_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a4~portadataout  = \offset_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a28~portadataout  = \offset_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a20~portadataout  = \offset_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a85~portadataout  = \offset_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a77~portadataout  = \offset_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a93~portadataout  = \offset_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a69~portadataout  = \offset_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a45~portadataout  = \offset_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a37~portadataout  = \offset_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a61~portadataout  = \offset_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a53~portadataout  = \offset_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a29~portadataout  = \offset_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a21~portadataout  = \offset_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a13~portadataout  = \offset_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a5~portadataout  = \offset_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a86~portadataout  = \offset_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a78~portadataout  = \offset_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a94~portadataout  = \offset_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a70~portadataout  = \offset_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a46~portadataout  = \offset_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a38~portadataout  = \offset_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a62~portadataout  = \offset_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a54~portadataout  = \offset_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a14~portadataout  = \offset_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a6~portadataout  = \offset_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a30~portadataout  = \offset_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a22~portadataout  = \offset_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a87~portadataout  = \offset_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a79~portadataout  = \offset_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a95~portadataout  = \offset_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a71~portadataout  = \offset_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a47~portadataout  = \offset_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a39~portadataout  = \offset_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a63~portadataout  = \offset_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a55~portadataout  = \offset_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a31~portadataout  = \offset_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a23~portadataout  = \offset_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a15~portadataout  = \offset_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \offset_rtl_0|auto_generated|ram_block1a7~portadataout  = \offset_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \d_bit~output (
	.i(\d_bit~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_bit~output_o ),
	.obar());
// synopsys translate_off
defparam \d_bit~output .bus_hold = "false";
defparam \d_bit~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \Wave_Out.index[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[0] .is_wysiwyg = "true";
defparam \Wave_Out.index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \Wave_Out.index [0] $ (VCC)
// \Add0~1  = CARRY(\Wave_Out.index [0])

	.dataa(gnd),
	.datab(\Wave_Out.index [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\Wave_Out.index [1] & (!\Add0~1 )) # (!\Wave_Out.index [1] & ((\Add0~1 ) # (GND)))
// \Add0~4  = CARRY((!\Add0~1 ) # (!\Wave_Out.index [1]))

	.dataa(gnd),
	.datab(\Wave_Out.index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h3C3F;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (!\Wave_Out.index [18] & (\Add0~3_combout  & (\LessThan0~4_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\Add0~3_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h4000;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \Wave_Out.index[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[1] .is_wysiwyg = "true";
defparam \Wave_Out.index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\Wave_Out.index [2] & (\Add0~4  $ (GND))) # (!\Wave_Out.index [2] & (!\Add0~4  & VCC))
// \Add0~7  = CARRY((\Wave_Out.index [2] & !\Add0~4 ))

	.dataa(gnd),
	.datab(\Wave_Out.index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC30C;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (!\Wave_Out.index [18] & (\Add0~6_combout  & (\LessThan0~4_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\Add0~6_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h4000;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \Wave_Out.index[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[2] .is_wysiwyg = "true";
defparam \Wave_Out.index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\Wave_Out.index [3] & (!\Add0~7 )) # (!\Wave_Out.index [3] & ((\Add0~7 ) # (GND)))
// \Add0~10  = CARRY((!\Add0~7 ) # (!\Wave_Out.index [3]))

	.dataa(\Wave_Out.index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h5A5F;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (!\Wave_Out.index [18] & (\Add0~9_combout  & (\LessThan0~4_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\Add0~9_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'h4000;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \Wave_Out.index[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[3] .is_wysiwyg = "true";
defparam \Wave_Out.index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\Wave_Out.index [4] & (\Add0~10  $ (GND))) # (!\Wave_Out.index [4] & (!\Add0~10  & VCC))
// \Add0~13  = CARRY((\Wave_Out.index [4] & !\Add0~10 ))

	.dataa(gnd),
	.datab(\Wave_Out.index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (!\Wave_Out.index [18] & (\LessThan0~4_combout  & (\Add0~12_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add0~12_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h4000;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \Wave_Out.index[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[4] .is_wysiwyg = "true";
defparam \Wave_Out.index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\Wave_Out.index [5] & (!\Add0~13 )) # (!\Wave_Out.index [5] & ((\Add0~13 ) # (GND)))
// \Add0~16  = CARRY((!\Add0~13 ) # (!\Wave_Out.index [5]))

	.dataa(\Wave_Out.index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~15_combout ),
	.cout(\Add0~16 ));
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h5A5F;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (!\Wave_Out.index [18] & (\Add0~15_combout  & (\LessThan0~4_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\Add0~15_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h4000;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \Wave_Out.index[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[5] .is_wysiwyg = "true";
defparam \Wave_Out.index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!\Wave_Out.index [12] & (!\Wave_Out.index [11] & (!\Wave_Out.index [10] & !\Wave_Out.index [13])))

	.dataa(\Wave_Out.index [12]),
	.datab(\Wave_Out.index [11]),
	.datac(\Wave_Out.index [10]),
	.datad(\Wave_Out.index [13]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!\Wave_Out.index [3] & (!\Wave_Out.index [2] & !\Wave_Out.index [1]))) # (!\Wave_Out.index [4])

	.dataa(\Wave_Out.index [3]),
	.datab(\Wave_Out.index [4]),
	.datac(\Wave_Out.index [2]),
	.datad(\Wave_Out.index [1]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h3337;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\Wave_Out.index [6] & (\Add0~16  $ (GND))) # (!\Wave_Out.index [6] & (!\Add0~16  & VCC))
// \Add0~19  = CARRY((\Wave_Out.index [6] & !\Add0~16 ))

	.dataa(\Wave_Out.index [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~16 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hA50A;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\LessThan0~4_combout  & (!\Wave_Out.index [18] & (\Add0~18_combout  & \LessThan0~3_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\Wave_Out.index [18]),
	.datac(\Add0~18_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h2000;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \Wave_Out.index[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[6] .is_wysiwyg = "true";
defparam \Wave_Out.index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (\Wave_Out.index [7] & (!\Add0~19 )) # (!\Wave_Out.index [7] & ((\Add0~19 ) # (GND)))
// \Add0~22  = CARRY((!\Add0~19 ) # (!\Wave_Out.index [7]))

	.dataa(\Wave_Out.index [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~21_combout ),
	.cout(\Add0~22 ));
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h5A5F;
defparam \Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = (\LessThan0~4_combout  & (\Add0~21_combout  & (!\Wave_Out.index [18] & \LessThan0~3_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\Add0~21_combout ),
	.datac(\Wave_Out.index [18]),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'h0800;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \Wave_Out.index[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[7] .is_wysiwyg = "true";
defparam \Wave_Out.index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\Wave_Out.index [8] & (\Add0~22  $ (GND))) # (!\Wave_Out.index [8] & (!\Add0~22  & VCC))
// \Add0~25  = CARRY((\Wave_Out.index [8] & !\Add0~22 ))

	.dataa(\Wave_Out.index [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~22 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\LessThan0~4_combout  & (\Add0~24_combout  & (!\Wave_Out.index [18] & \LessThan0~3_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\Add0~24_combout ),
	.datac(\Wave_Out.index [18]),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h0800;
defparam \Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \Wave_Out.index[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[8] .is_wysiwyg = "true";
defparam \Wave_Out.index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!\Wave_Out.index [7] & (!\Wave_Out.index [9] & (!\Wave_Out.index [6] & !\Wave_Out.index [8])))

	.dataa(\Wave_Out.index [7]),
	.datab(\Wave_Out.index [9]),
	.datac(\Wave_Out.index [6]),
	.datad(\Wave_Out.index [8]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~1_combout  & (\LessThan0~0_combout  & ((\LessThan0~2_combout ) # (!\Wave_Out.index [5]))))

	.dataa(\Wave_Out.index [5]),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hC400;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (\Wave_Out.index [9] & (!\Add0~25 )) # (!\Wave_Out.index [9] & ((\Add0~25 ) # (GND)))
// \Add0~28  = CARRY((!\Add0~25 ) # (!\Wave_Out.index [9]))

	.dataa(gnd),
	.datab(\Wave_Out.index [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~27_combout ),
	.cout(\Add0~28 ));
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h3C3F;
defparam \Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = (\LessThan0~3_combout  & (\Add0~27_combout  & (\LessThan0~4_combout  & !\Wave_Out.index [18])))

	.dataa(\LessThan0~3_combout ),
	.datab(\Add0~27_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'h0080;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \Wave_Out.index[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[9] .is_wysiwyg = "true";
defparam \Wave_Out.index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\Wave_Out.index [10] & (\Add0~28  $ (GND))) # (!\Wave_Out.index [10] & (!\Add0~28  & VCC))
// \Add0~31  = CARRY((\Wave_Out.index [10] & !\Add0~28 ))

	.dataa(\Wave_Out.index [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~28 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hA50A;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\Add0~30_combout  & (\LessThan0~4_combout  & (\LessThan0~3_combout  & !\Wave_Out.index [18])))

	.dataa(\Add0~30_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h0080;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \Wave_Out.index[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[10] .is_wysiwyg = "true";
defparam \Wave_Out.index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (\Wave_Out.index [11] & (!\Add0~31 )) # (!\Wave_Out.index [11] & ((\Add0~31 ) # (GND)))
// \Add0~34  = CARRY((!\Add0~31 ) # (!\Wave_Out.index [11]))

	.dataa(\Wave_Out.index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~33_combout ),
	.cout(\Add0~34 ));
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h5A5F;
defparam \Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (\LessThan0~4_combout  & (\Add0~33_combout  & (\LessThan0~3_combout  & !\Wave_Out.index [18])))

	.dataa(\LessThan0~4_combout ),
	.datab(\Add0~33_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~35 .lut_mask = 16'h0080;
defparam \Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \Wave_Out.index[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[11] .is_wysiwyg = "true";
defparam \Wave_Out.index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\Wave_Out.index [12] & (\Add0~34  $ (GND))) # (!\Wave_Out.index [12] & (!\Add0~34  & VCC))
// \Add0~37  = CARRY((\Wave_Out.index [12] & !\Add0~34 ))

	.dataa(gnd),
	.datab(\Wave_Out.index [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~34 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\Add0~36_combout  & (\LessThan0~4_combout  & (\LessThan0~3_combout  & !\Wave_Out.index [18])))

	.dataa(\Add0~36_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h0080;
defparam \Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \Wave_Out.index[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[12] .is_wysiwyg = "true";
defparam \Wave_Out.index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (\Wave_Out.index [13] & (!\Add0~37 )) # (!\Wave_Out.index [13] & ((\Add0~37 ) # (GND)))
// \Add0~40  = CARRY((!\Add0~37 ) # (!\Wave_Out.index [13]))

	.dataa(gnd),
	.datab(\Wave_Out.index [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~39_combout ),
	.cout(\Add0~40 ));
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h3C3F;
defparam \Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = (\Add0~39_combout  & (\LessThan0~4_combout  & (\LessThan0~3_combout  & !\Wave_Out.index [18])))

	.dataa(\Add0~39_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'h0080;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \Wave_Out.index[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[13] .is_wysiwyg = "true";
defparam \Wave_Out.index[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\Wave_Out.index [14] & (\Add0~40  $ (GND))) # (!\Wave_Out.index [14] & (!\Add0~40  & VCC))
// \Add0~43  = CARRY((\Wave_Out.index [14] & !\Add0~40 ))

	.dataa(\Wave_Out.index [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~40 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'hA50A;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\Add0~42_combout  & (!\Wave_Out.index [18] & (\LessThan0~4_combout  & \LessThan0~3_combout )))

	.dataa(\Add0~42_combout ),
	.datab(\Wave_Out.index [18]),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h2000;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \Wave_Out.index[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[14] .is_wysiwyg = "true";
defparam \Wave_Out.index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\Wave_Out.index [15] & (!\Add0~43 )) # (!\Wave_Out.index [15] & ((\Add0~43 ) # (GND)))
// \Add0~46  = CARRY((!\Add0~43 ) # (!\Wave_Out.index [15]))

	.dataa(gnd),
	.datab(\Wave_Out.index [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~45_combout ),
	.cout(\Add0~46 ));
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h3C3F;
defparam \Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \Add0~47 (
// Equation(s):
// \Add0~47_combout  = (\LessThan0~4_combout  & (!\Wave_Out.index [18] & (\Add0~45_combout  & \LessThan0~3_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\Wave_Out.index [18]),
	.datac(\Add0~45_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~47 .lut_mask = 16'h2000;
defparam \Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \Wave_Out.index[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[15] .is_wysiwyg = "true";
defparam \Wave_Out.index[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\Wave_Out.index [16] & (\Add0~46  $ (GND))) # (!\Wave_Out.index [16] & (!\Add0~46  & VCC))
// \Add0~49  = CARRY((\Wave_Out.index [16] & !\Add0~46 ))

	.dataa(\Wave_Out.index [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~46 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\LessThan0~4_combout  & (!\Wave_Out.index [18] & (\Add0~48_combout  & \LessThan0~3_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\Wave_Out.index [18]),
	.datac(\Add0~48_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h2000;
defparam \Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \Wave_Out.index[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[16] .is_wysiwyg = "true";
defparam \Wave_Out.index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\Wave_Out.index [17] & (!\Add0~49 )) # (!\Wave_Out.index [17] & ((\Add0~49 ) # (GND)))
// \Add0~52  = CARRY((!\Add0~49 ) # (!\Wave_Out.index [17]))

	.dataa(gnd),
	.datab(\Wave_Out.index [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~51_combout ),
	.cout(\Add0~52 ));
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h3C3F;
defparam \Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = (\LessThan0~3_combout  & (\Add0~51_combout  & (\LessThan0~4_combout  & !\Wave_Out.index [18])))

	.dataa(\LessThan0~3_combout ),
	.datab(\Add0~51_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Wave_Out.index [18]),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'h0080;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \Wave_Out.index[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[17] .is_wysiwyg = "true";
defparam \Wave_Out.index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!\Wave_Out.index [14] & (!\Wave_Out.index [17] & (!\Wave_Out.index [16] & !\Wave_Out.index [15])))

	.dataa(\Wave_Out.index [14]),
	.datab(\Wave_Out.index [17]),
	.datac(\Wave_Out.index [16]),
	.datad(\Wave_Out.index [15]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0001;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = \Add0~52  $ (!\Wave_Out.index [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Wave_Out.index [18]),
	.cin(\Add0~52 ),
	.combout(\Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'hF00F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\LessThan0~4_combout  & (\LessThan0~3_combout  & (!\Wave_Out.index [18] & \Add0~54_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\Wave_Out.index [18]),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h0800;
defparam \Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \Wave_Out.index[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Wave_Out.index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Wave_Out.index[18] .is_wysiwyg = "true";
defparam \Wave_Out.index[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (!\Wave_Out.index [18] & (\LessThan0~4_combout  & (\Add0~0_combout  & \LessThan0~3_combout )))

	.dataa(\Wave_Out.index [18]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add0~0_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h4000;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \out_table_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\Add0~17_combout ,\Add0~14_combout ,\Add0~11_combout ,\Add0~8_combout ,\Add0~5_combout ,\Add0~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\out_table_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Lab7_Part_a.ram1_Lab7_Part_a_3c24f847.hdl.mif";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:out_table_rtl_0|altsyncram_ph71:auto_generated|ALTSYNCRAM";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 50;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \out_table_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h0000000000000000000000000000000000000000000000000000000000000003DFECF0163A1C4E12C3698CD43133AC4C9F731860C3233048CC02130084C12330C8CC618327DCCEB1350C4DA63384B0E8713C058F7FB00000080503FA8178F07B50259D0AF3C314F0D82439E80F3743EDD0FF7C3FDF0FB743CDD0E7A036090C53C2BCF096741ED405E3C0FEA020140000;
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \Audio_Out.index [0] $ (VCC)
// \Add2~1  = CARRY(\Audio_Out.index [0])

	.dataa(\Audio_Out.index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add2~0_combout  & \LessThan1~6_combout )

	.dataa(gnd),
	.datab(\Add2~0_combout ),
	.datac(gnd),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hCC00;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = \Audio_Out.count [0] $ (VCC)
// \Add1~1  = CARRY(\Audio_Out.count [0])

	.dataa(gnd),
	.datab(\Audio_Out.count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \count~4 (
// Equation(s):
// \count~4_combout  = (\Add1~0_combout  & !\WideOr0~combout )

	.dataa(\Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~4_combout ),
	.cout());
// synopsys translate_off
defparam \count~4 .lut_mask = 16'h00AA;
defparam \count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N1
dffeas \Audio_Out.count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[0] .is_wysiwyg = "true";
defparam \Audio_Out.count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Audio_Out.count [1] & (\Add1~1  & VCC)) # (!\Audio_Out.count [1] & (!\Add1~1 ))
// \Add1~3  = CARRY((!\Audio_Out.count [1] & !\Add1~1 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y26_N15
dffeas \Audio_Out.count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[1] .is_wysiwyg = "true";
defparam \Audio_Out.count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Audio_Out.count [2] & ((GND) # (!\Add1~3 ))) # (!\Audio_Out.count [2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((\Audio_Out.count [2]) # (!\Add1~3 ))

	.dataa(\Audio_Out.count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h5AAF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \count~5 (
// Equation(s):
// \count~5_combout  = (\Add1~4_combout  & !\WideOr0~combout )

	.dataa(gnd),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~5_combout ),
	.cout());
// synopsys translate_off
defparam \count~5 .lut_mask = 16'h00CC;
defparam \count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N7
dffeas \Audio_Out.count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[2] .is_wysiwyg = "true";
defparam \Audio_Out.count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Audio_Out.count [3] & (\Add1~5  & VCC)) # (!\Audio_Out.count [3] & (!\Add1~5 ))
// \Add1~7  = CARRY((!\Audio_Out.count [3] & !\Add1~5 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC303;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y26_N19
dffeas \Audio_Out.count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[3] .is_wysiwyg = "true";
defparam \Audio_Out.count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Audio_Out.count [4] & ((GND) # (!\Add1~7 ))) # (!\Audio_Out.count [4] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((\Audio_Out.count [4]) # (!\Add1~7 ))

	.dataa(\Audio_Out.count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5AAF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \count~6 (
// Equation(s):
// \count~6_combout  = (!\WideOr0~combout  & \Add1~8_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(\Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\count~6_combout ),
	.cout());
// synopsys translate_off
defparam \count~6 .lut_mask = 16'h3030;
defparam \count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N17
dffeas \Audio_Out.count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[4] .is_wysiwyg = "true";
defparam \Audio_Out.count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Audio_Out.count [5] & (\Add1~9  & VCC)) # (!\Audio_Out.count [5] & (!\Add1~9 ))
// \Add1~11  = CARRY((!\Audio_Out.count [5] & !\Add1~9 ))

	.dataa(\Audio_Out.count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA505;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y26_N23
dffeas \Audio_Out.count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[5] .is_wysiwyg = "true";
defparam \Audio_Out.count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Audio_Out.count [6] & ((GND) # (!\Add1~11 ))) # (!\Audio_Out.count [6] & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((\Audio_Out.count [6]) # (!\Add1~11 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y26_N25
dffeas \Audio_Out.count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[6] .is_wysiwyg = "true";
defparam \Audio_Out.count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\Audio_Out.count [7] & (\Add1~13  & VCC)) # (!\Audio_Out.count [7] & (!\Add1~13 ))
// \Add1~15  = CARRY((!\Audio_Out.count [7] & !\Add1~13 ))

	.dataa(\Audio_Out.count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA505;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \count~7 (
// Equation(s):
// \count~7_combout  = (!\WideOr0~combout  & \Add1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WideOr0~combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\count~7_combout ),
	.cout());
// synopsys translate_off
defparam \count~7 .lut_mask = 16'h0F00;
defparam \count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N9
dffeas \Audio_Out.count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[7] .is_wysiwyg = "true";
defparam \Audio_Out.count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\Audio_Out.count [8] & ((GND) # (!\Add1~15 ))) # (!\Audio_Out.count [8] & (\Add1~15  $ (GND)))
// \Add1~17  = CARRY((\Audio_Out.count [8]) # (!\Add1~15 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h3CCF;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \count~8 (
// Equation(s):
// \count~8_combout  = (\Add1~16_combout  & !\WideOr0~combout )

	.dataa(gnd),
	.datab(\Add1~16_combout ),
	.datac(gnd),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~8_combout ),
	.cout());
// synopsys translate_off
defparam \count~8 .lut_mask = 16'h00CC;
defparam \count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N3
dffeas \Audio_Out.count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[8] .is_wysiwyg = "true";
defparam \Audio_Out.count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Audio_Out.count [9] & (\Add1~17  & VCC)) # (!\Audio_Out.count [9] & (!\Add1~17 ))
// \Add1~19  = CARRY((!\Audio_Out.count [9] & !\Add1~17 ))

	.dataa(\Audio_Out.count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hA505;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \count~9 (
// Equation(s):
// \count~9_combout  = (!\WideOr0~combout  & \Add1~18_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(\Add1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\count~9_combout ),
	.cout());
// synopsys translate_off
defparam \count~9 .lut_mask = 16'h3030;
defparam \count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \Audio_Out.count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[9] .is_wysiwyg = "true";
defparam \Audio_Out.count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\Audio_Out.count [10] & ((GND) # (!\Add1~19 ))) # (!\Audio_Out.count [10] & (\Add1~19  $ (GND)))
// \Add1~21  = CARRY((\Audio_Out.count [10]) # (!\Add1~19 ))

	.dataa(\Audio_Out.count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h5AAF;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneive_lcell_comb \count~10 (
// Equation(s):
// \count~10_combout  = (!\WideOr0~combout  & \Add1~20_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(gnd),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\count~10_combout ),
	.cout());
// synopsys translate_off
defparam \count~10 .lut_mask = 16'h3300;
defparam \count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N23
dffeas \Audio_Out.count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[10] .is_wysiwyg = "true";
defparam \Audio_Out.count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Audio_Out.count [11] & (\Add1~21  & VCC)) # (!\Audio_Out.count [11] & (!\Add1~21 ))
// \Add1~23  = CARRY((!\Audio_Out.count [11] & !\Add1~21 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hC303;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y25_N3
dffeas \Audio_Out.count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[11] .is_wysiwyg = "true";
defparam \Audio_Out.count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (\Audio_Out.count [12] & ((GND) # (!\Add1~23 ))) # (!\Audio_Out.count [12] & (\Add1~23  $ (GND)))
// \Add1~25  = CARRY((\Audio_Out.count [12]) # (!\Add1~23 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h3CCF;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y25_N5
dffeas \Audio_Out.count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[12] .is_wysiwyg = "true";
defparam \Audio_Out.count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\Audio_Out.count [13] & (\Add1~25  & VCC)) # (!\Audio_Out.count [13] & (!\Add1~25 ))
// \Add1~27  = CARRY((!\Audio_Out.count [13] & !\Add1~25 ))

	.dataa(\Audio_Out.count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hA505;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \count~11 (
// Equation(s):
// \count~11_combout  = (\Add1~26_combout  & !\WideOr0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~26_combout ),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~11_combout ),
	.cout());
// synopsys translate_off
defparam \count~11 .lut_mask = 16'h00F0;
defparam \count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N9
dffeas \Audio_Out.count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[13] .is_wysiwyg = "true";
defparam \Audio_Out.count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\Audio_Out.count [14] & ((GND) # (!\Add1~27 ))) # (!\Audio_Out.count [14] & (\Add1~27  $ (GND)))
// \Add1~29  = CARRY((\Audio_Out.count [14]) # (!\Add1~27 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h3CCF;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \count~12 (
// Equation(s):
// \count~12_combout  = (\Add1~28_combout  & !\WideOr0~combout )

	.dataa(\Add1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~12_combout ),
	.cout());
// synopsys translate_off
defparam \count~12 .lut_mask = 16'h00AA;
defparam \count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N27
dffeas \Audio_Out.count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[14] .is_wysiwyg = "true";
defparam \Audio_Out.count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\Audio_Out.count [15] & (\Add1~29  & VCC)) # (!\Audio_Out.count [15] & (!\Add1~29 ))
// \Add1~31  = CARRY((!\Audio_Out.count [15] & !\Add1~29 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC303;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneive_lcell_comb \count~13 (
// Equation(s):
// \count~13_combout  = (!\WideOr0~combout  & \Add1~30_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(gnd),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\count~13_combout ),
	.cout());
// synopsys translate_off
defparam \count~13 .lut_mask = 16'h3300;
defparam \count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N25
dffeas \Audio_Out.count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[15] .is_wysiwyg = "true";
defparam \Audio_Out.count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneive_lcell_comb \WideOr0~5 (
// Equation(s):
// \WideOr0~5_combout  = (\Audio_Out.count [13]) # ((\Audio_Out.count [14]) # ((\Audio_Out.count [12]) # (\Audio_Out.count [15])))

	.dataa(\Audio_Out.count [13]),
	.datab(\Audio_Out.count [14]),
	.datac(\Audio_Out.count [12]),
	.datad(\Audio_Out.count [15]),
	.cin(gnd),
	.combout(\WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~5 .lut_mask = 16'hFFFE;
defparam \WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (\Audio_Out.count [2]) # ((\Audio_Out.count [3]) # ((\Audio_Out.count [1]) # (\Audio_Out.count [0])))

	.dataa(\Audio_Out.count [2]),
	.datab(\Audio_Out.count [3]),
	.datac(\Audio_Out.count [1]),
	.datad(\Audio_Out.count [0]),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (\Audio_Out.count [4]) # (\Audio_Out.count [5])

	.dataa(gnd),
	.datab(\Audio_Out.count [4]),
	.datac(gnd),
	.datad(\Audio_Out.count [5]),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'hFFCC;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = (\WideOr0~1_combout ) # ((\WideOr0~2_combout ) # ((\Audio_Out.count [7]) # (\Audio_Out.count [6])))

	.dataa(\WideOr0~1_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\Audio_Out.count [7]),
	.datad(\Audio_Out.count [6]),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = 16'hFFFE;
defparam \WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \WideOr0~4 (
// Equation(s):
// \WideOr0~4_combout  = (\Audio_Out.count [9]) # ((\Audio_Out.count [10]) # ((\Audio_Out.count [11]) # (\Audio_Out.count [8])))

	.dataa(\Audio_Out.count [9]),
	.datab(\Audio_Out.count [10]),
	.datac(\Audio_Out.count [11]),
	.datad(\Audio_Out.count [8]),
	.cin(gnd),
	.combout(\WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~4 .lut_mask = 16'hFFFE;
defparam \WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (\Audio_Out.count [16] & ((GND) # (!\Add1~31 ))) # (!\Audio_Out.count [16] & (\Add1~31  $ (GND)))
// \Add1~33  = CARRY((\Audio_Out.count [16]) # (!\Add1~31 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h3CCF;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneive_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (!\WideOr0~combout  & \Add1~32_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(gnd),
	.datad(\Add1~32_combout ),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h3300;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N21
dffeas \Audio_Out.count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[16] .is_wysiwyg = "true";
defparam \Audio_Out.count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\Audio_Out.count [17] & (\Add1~33  & VCC)) # (!\Audio_Out.count [17] & (!\Add1~33 ))
// \Add1~35  = CARRY((!\Audio_Out.count [17] & !\Add1~33 ))

	.dataa(gnd),
	.datab(\Audio_Out.count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hC303;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneive_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (\Add1~34_combout  & !\WideOr0~combout )

	.dataa(\Add1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h00AA;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N29
dffeas \Audio_Out.count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[17] .is_wysiwyg = "true";
defparam \Audio_Out.count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (\Audio_Out.count [18] & ((GND) # (!\Add1~35 ))) # (!\Audio_Out.count [18] & (\Add1~35  $ (GND)))
// \Add1~37  = CARRY((\Audio_Out.count [18]) # (!\Add1~35 ))

	.dataa(\Audio_Out.count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h5AAF;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\Add1~36_combout  & !\WideOr0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~36_combout ),
	.datad(\WideOr0~combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'h00F0;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N7
dffeas \Audio_Out.count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[18] .is_wysiwyg = "true";
defparam \Audio_Out.count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = \Audio_Out.count [19] $ (!\Add1~37 )

	.dataa(\Audio_Out.count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hA5A5;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneive_lcell_comb \count~3 (
// Equation(s):
// \count~3_combout  = (!\WideOr0~combout  & \Add1~38_combout )

	.dataa(gnd),
	.datab(\WideOr0~combout ),
	.datac(gnd),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(\count~3_combout ),
	.cout());
// synopsys translate_off
defparam \count~3 .lut_mask = 16'h3300;
defparam \count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N27
dffeas \Audio_Out.count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.count[19] .is_wysiwyg = "true";
defparam \Audio_Out.count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\Audio_Out.count [18]) # ((\Audio_Out.count [16]) # ((\Audio_Out.count [19]) # (\Audio_Out.count [17])))

	.dataa(\Audio_Out.count [18]),
	.datab(\Audio_Out.count [16]),
	.datac(\Audio_Out.count [19]),
	.datad(\Audio_Out.count [17]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = (!\WideOr0~5_combout  & (!\WideOr0~3_combout  & (!\WideOr0~4_combout  & !\WideOr0~0_combout )))

	.dataa(\WideOr0~5_combout ),
	.datab(\WideOr0~3_combout ),
	.datac(\WideOr0~4_combout ),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(\WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam WideOr0.lut_mask = 16'h0001;
defparam WideOr0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \Audio_Out.index[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[0] .is_wysiwyg = "true";
defparam \Audio_Out.index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_combout  = (\Audio_Out.index [1] & (!\Add2~1 )) # (!\Audio_Out.index [1] & ((\Add2~1 ) # (GND)))
// \Add2~4  = CARRY((!\Add2~1 ) # (!\Audio_Out.index [1]))

	.dataa(\Audio_Out.index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~3_combout ),
	.cout(\Add2~4 ));
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h5A5F;
defparam \Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (\LessThan1~6_combout  & \Add2~3_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~3_combout ),
	.cin(gnd),
	.combout(\Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'hAA00;
defparam \Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N11
dffeas \Audio_Out.index[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[1] .is_wysiwyg = "true";
defparam \Audio_Out.index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Audio_Out.index [2] & (\Add2~4  $ (GND))) # (!\Audio_Out.index [2] & (!\Add2~4  & VCC))
// \Add2~7  = CARRY((\Audio_Out.index [2] & !\Add2~4 ))

	.dataa(\Audio_Out.index [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~4 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hA50A;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\LessThan1~6_combout  & \Add2~6_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hAA00;
defparam \Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N7
dffeas \Audio_Out.index[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[2] .is_wysiwyg = "true";
defparam \Audio_Out.index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_combout  = (\Audio_Out.index [3] & (!\Add2~7 )) # (!\Audio_Out.index [3] & ((\Add2~7 ) # (GND)))
// \Add2~10  = CARRY((!\Add2~7 ) # (!\Audio_Out.index [3]))

	.dataa(gnd),
	.datab(\Audio_Out.index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~9_combout ),
	.cout(\Add2~10 ));
// synopsys translate_off
defparam \Add2~9 .lut_mask = 16'h3C3F;
defparam \Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \Add2~11 (
// Equation(s):
// \Add2~11_combout  = (\Add2~9_combout  & \LessThan1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~9_combout ),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~11 .lut_mask = 16'hF000;
defparam \Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N1
dffeas \Audio_Out.index[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[3] .is_wysiwyg = "true";
defparam \Audio_Out.index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Audio_Out.index [4] & (\Add2~10  $ (GND))) # (!\Audio_Out.index [4] & (!\Add2~10  & VCC))
// \Add2~13  = CARRY((\Audio_Out.index [4] & !\Add2~10 ))

	.dataa(gnd),
	.datab(\Audio_Out.index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~10 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add2~12_combout  & \LessThan1~6_combout )

	.dataa(\Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hAA00;
defparam \Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \Audio_Out.index[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[4] .is_wysiwyg = "true";
defparam \Audio_Out.index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \Add2~15 (
// Equation(s):
// \Add2~15_combout  = (\Audio_Out.index [5] & (!\Add2~13 )) # (!\Audio_Out.index [5] & ((\Add2~13 ) # (GND)))
// \Add2~16  = CARRY((!\Add2~13 ) # (!\Audio_Out.index [5]))

	.dataa(gnd),
	.datab(\Audio_Out.index [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~15_combout ),
	.cout(\Add2~16 ));
// synopsys translate_off
defparam \Add2~15 .lut_mask = 16'h3C3F;
defparam \Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_combout  = (\LessThan1~6_combout  & \Add2~15_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~15_combout ),
	.cin(gnd),
	.combout(\Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~17 .lut_mask = 16'hAA00;
defparam \Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N3
dffeas \Audio_Out.index[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[5] .is_wysiwyg = "true";
defparam \Audio_Out.index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Audio_Out.index [6] & (\Add2~16  $ (GND))) # (!\Audio_Out.index [6] & (!\Add2~16  & VCC))
// \Add2~19  = CARRY((\Audio_Out.index [6] & !\Add2~16 ))

	.dataa(gnd),
	.datab(\Audio_Out.index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~16 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'hC30C;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (\Add2~18_combout  & \LessThan1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~18_combout ),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hF000;
defparam \Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N5
dffeas \Audio_Out.index[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[6] .is_wysiwyg = "true";
defparam \Audio_Out.index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_combout  = (\Audio_Out.index [7] & (!\Add2~19 )) # (!\Audio_Out.index [7] & ((\Add2~19 ) # (GND)))
// \Add2~22  = CARRY((!\Add2~19 ) # (!\Audio_Out.index [7]))

	.dataa(\Audio_Out.index [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~21_combout ),
	.cout(\Add2~22 ));
// synopsys translate_off
defparam \Add2~21 .lut_mask = 16'h5A5F;
defparam \Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \Add2~23 (
// Equation(s):
// \Add2~23_combout  = (\LessThan1~6_combout  & \Add2~21_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~21_combout ),
	.cin(gnd),
	.combout(\Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~23 .lut_mask = 16'hAA00;
defparam \Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \Audio_Out.index[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[7] .is_wysiwyg = "true";
defparam \Audio_Out.index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (\Audio_Out.index [8] & (\Add2~22  $ (GND))) # (!\Audio_Out.index [8] & (!\Add2~22  & VCC))
// \Add2~25  = CARRY((\Audio_Out.index [8] & !\Add2~22 ))

	.dataa(\Audio_Out.index [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~22 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hA50A;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\LessThan1~6_combout  & \Add2~24_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~24_combout ),
	.cin(gnd),
	.combout(\Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'hAA00;
defparam \Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \Audio_Out.index[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[8] .is_wysiwyg = "true";
defparam \Audio_Out.index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!\Audio_Out.index [5] & (!\Audio_Out.index [4] & (!\Audio_Out.index [3] & !\Audio_Out.index [2])))

	.dataa(\Audio_Out.index [5]),
	.datab(\Audio_Out.index [4]),
	.datac(\Audio_Out.index [3]),
	.datad(\Audio_Out.index [2]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (!\Audio_Out.index [8] & (((\LessThan1~3_combout ) # (!\Audio_Out.index [6])) # (!\Audio_Out.index [7])))

	.dataa(\Audio_Out.index [7]),
	.datab(\Audio_Out.index [8]),
	.datac(\LessThan1~3_combout ),
	.datad(\Audio_Out.index [6]),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h3133;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \Add2~27 (
// Equation(s):
// \Add2~27_combout  = (\Audio_Out.index [9] & (!\Add2~25 )) # (!\Audio_Out.index [9] & ((\Add2~25 ) # (GND)))
// \Add2~28  = CARRY((!\Add2~25 ) # (!\Audio_Out.index [9]))

	.dataa(\Audio_Out.index [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~27_combout ),
	.cout(\Add2~28 ));
// synopsys translate_off
defparam \Add2~27 .lut_mask = 16'h5A5F;
defparam \Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_combout  = (\LessThan1~6_combout  & \Add2~27_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~29 .lut_mask = 16'hC0C0;
defparam \Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N15
dffeas \Audio_Out.index[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[9] .is_wysiwyg = "true";
defparam \Audio_Out.index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\Audio_Out.index [10] & (\Add2~28  $ (GND))) # (!\Audio_Out.index [10] & (!\Add2~28  & VCC))
// \Add2~31  = CARRY((\Audio_Out.index [10] & !\Add2~28 ))

	.dataa(\Audio_Out.index [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~28 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'hA50A;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (\LessThan1~6_combout  & \Add2~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~6_combout ),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'hF000;
defparam \Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N17
dffeas \Audio_Out.index[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[10] .is_wysiwyg = "true";
defparam \Audio_Out.index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_combout  = (\Audio_Out.index [11] & (!\Add2~31 )) # (!\Audio_Out.index [11] & ((\Add2~31 ) # (GND)))
// \Add2~34  = CARRY((!\Add2~31 ) # (!\Audio_Out.index [11]))

	.dataa(gnd),
	.datab(\Audio_Out.index [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~33_combout ),
	.cout(\Add2~34 ));
// synopsys translate_off
defparam \Add2~33 .lut_mask = 16'h3C3F;
defparam \Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (\LessThan1~6_combout  & \Add2~33_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~35 .lut_mask = 16'hC0C0;
defparam \Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \Audio_Out.index[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[11] .is_wysiwyg = "true";
defparam \Audio_Out.index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (\Audio_Out.index [12] & (\Add2~34  $ (GND))) # (!\Audio_Out.index [12] & (!\Add2~34  & VCC))
// \Add2~37  = CARRY((\Audio_Out.index [12] & !\Add2~34 ))

	.dataa(\Audio_Out.index [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~34 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'hA50A;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (\LessThan1~6_combout  & \Add2~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~6_combout ),
	.datad(\Add2~36_combout ),
	.cin(gnd),
	.combout(\Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'hF000;
defparam \Add2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \Audio_Out.index[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[12] .is_wysiwyg = "true";
defparam \Audio_Out.index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \Add2~39 (
// Equation(s):
// \Add2~39_combout  = (\Audio_Out.index [13] & (!\Add2~37 )) # (!\Audio_Out.index [13] & ((\Add2~37 ) # (GND)))
// \Add2~40  = CARRY((!\Add2~37 ) # (!\Audio_Out.index [13]))

	.dataa(\Audio_Out.index [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~39_combout ),
	.cout(\Add2~40 ));
// synopsys translate_off
defparam \Add2~39 .lut_mask = 16'h5A5F;
defparam \Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_combout  = (\LessThan1~6_combout  & \Add2~39_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~41 .lut_mask = 16'hC0C0;
defparam \Add2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N11
dffeas \Audio_Out.index[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[13] .is_wysiwyg = "true";
defparam \Audio_Out.index[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (\Audio_Out.index [14] & (\Add2~40  $ (GND))) # (!\Audio_Out.index [14] & (!\Add2~40  & VCC))
// \Add2~43  = CARRY((\Audio_Out.index [14] & !\Add2~40 ))

	.dataa(gnd),
	.datab(\Audio_Out.index [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~40 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'hC30C;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneive_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (\LessThan1~6_combout  & \Add2~42_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'hC0C0;
defparam \Add2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N21
dffeas \Audio_Out.index[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[14] .is_wysiwyg = "true";
defparam \Audio_Out.index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_combout  = (\Audio_Out.index [15] & (!\Add2~43 )) # (!\Audio_Out.index [15] & ((\Add2~43 ) # (GND)))
// \Add2~46  = CARRY((!\Add2~43 ) # (!\Audio_Out.index [15]))

	.dataa(\Audio_Out.index [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~45_combout ),
	.cout(\Add2~46 ));
// synopsys translate_off
defparam \Add2~45 .lut_mask = 16'h5A5F;
defparam \Add2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \Add2~47 (
// Equation(s):
// \Add2~47_combout  = (\LessThan1~6_combout  & \Add2~45_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~47 .lut_mask = 16'hC0C0;
defparam \Add2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N23
dffeas \Audio_Out.index[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[15] .is_wysiwyg = "true";
defparam \Audio_Out.index[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N25
dffeas \Audio_Out.index[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[16] .is_wysiwyg = "true";
defparam \Audio_Out.index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (\Audio_Out.index [16] & (\Add2~46  $ (GND))) # (!\Audio_Out.index [16] & (!\Add2~46  & VCC))
// \Add2~49  = CARRY((\Audio_Out.index [16] & !\Add2~46 ))

	.dataa(gnd),
	.datab(\Audio_Out.index [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~46 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'hC30C;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \Add2~51 (
// Equation(s):
// \Add2~51_combout  = (\Audio_Out.index [17] & (!\Add2~49 )) # (!\Audio_Out.index [17] & ((\Add2~49 ) # (GND)))
// \Add2~52  = CARRY((!\Add2~49 ) # (!\Audio_Out.index [17]))

	.dataa(gnd),
	.datab(\Audio_Out.index [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~51_combout ),
	.cout(\Add2~52 ));
// synopsys translate_off
defparam \Add2~51 .lut_mask = 16'h3C3F;
defparam \Add2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_combout  = (\LessThan1~6_combout  & \Add2~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~6_combout ),
	.datad(\Add2~51_combout ),
	.cin(gnd),
	.combout(\Add2~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~53 .lut_mask = 16'hF000;
defparam \Add2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N21
dffeas \Audio_Out.index[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[17] .is_wysiwyg = "true";
defparam \Audio_Out.index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = \Audio_Out.index [18] $ (!\Add2~52 )

	.dataa(\Audio_Out.index [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~52 ),
	.combout(\Add2~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'hA5A5;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (\LessThan1~6_combout  & \Add2~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~6_combout ),
	.datad(\Add2~54_combout ),
	.cin(gnd),
	.combout(\Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'hF000;
defparam \Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N27
dffeas \Audio_Out.index[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Out.index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Out.index[18] .is_wysiwyg = "true";
defparam \Audio_Out.index[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!\Audio_Out.index [17] & (!\Audio_Out.index [18] & ((!\Audio_Out.index [16]) # (!\Audio_Out.index [15]))))

	.dataa(\Audio_Out.index [15]),
	.datab(\Audio_Out.index [17]),
	.datac(\Audio_Out.index [18]),
	.datad(\Audio_Out.index [16]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0103;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!\Audio_Out.index [10]) # (!\Audio_Out.index [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Out.index [9]),
	.datad(\Audio_Out.index [10]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h0FFF;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!\Audio_Out.index [12] & (!\Audio_Out.index [17] & (!\Audio_Out.index [18] & !\Audio_Out.index [11])))

	.dataa(\Audio_Out.index [12]),
	.datab(\Audio_Out.index [17]),
	.datac(\Audio_Out.index [18]),
	.datad(\Audio_Out.index [11]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!\Audio_Out.index [13] & (!\Audio_Out.index [14] & \LessThan1~1_combout ))

	.dataa(\Audio_Out.index [13]),
	.datab(\Audio_Out.index [14]),
	.datac(gnd),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h1100;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\LessThan1~0_combout ) # ((\LessThan1~2_combout  & ((\LessThan1~4_combout ) # (\LessThan1~5_combout ))))

	.dataa(\LessThan1~4_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'hFECC;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (\LessThan1~6_combout  & \Add2~48_combout )

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\Add2~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'hC0C0;
defparam \Add2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N3
dffeas \offset_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \offset_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N25
dffeas \offset_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \offset_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N15
dffeas \offset_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \offset_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h74726439DCB0C8B7644EF6E0968C31A078B51A00ABB6EE531C69F086200F0BA16D2C02733F493E9A1BF47DDF448A412674CF84906E48901B11A654483B518CDDD011E52FA8B2A1F9AA6E87CEB1CAA42999312ADFF7BFE083FDA924D7C5476C5AAD3279451D43CDE9697637545E2E7BB2FAC5A7DE0C4EC4EB711A59D9401E4722766C1EF3504D989C887D1F9F71F43E762CB93E430A26AACAF1715608DBC391AED62068B13D01E56E891071D24780A25E537EA0A721E87BFCB085A3DE4493FF48C4794601FF9E5006713267FC01B9EA1924BF895919CCE93C5E731F95A8C07B5AE802D6F44A1F16448C50FC51B881B305F1575BDFF053BF3A6C18319DE21A1695;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h3A5EF0CD1B52AEF0DD6F60742EFD3765104CD0D9F52E42D51DE2E4534896F777CFB6A232C81053E046895BB18F7CA97ABE896B0DEE80693B2D1B849E34362D129A794BC88FD2967F7B86FD8E9DD96703350B958AA656E1B6F17500E1A90ABA374E3F7C536A395870FA7AB4EB54B77A412FF10563F0D7F4A95040DBCBB828B8580885CD72EAB1F6F29BACAFBD1E208E8C3A35F606983E45FD76C3EBF811C6C7F7B23978B44D692865FBABDC96BE48165CF722BF84D7712D44047ABA1EBDFE67FB85318F0440689EF6BF0152F0288F402A867B71CC2C63903EA1787FDB176640350DC4184F2495844DE551128B45567EAD96F93D6C86C81A233CD2D94EFA847810;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'hC2ED912994870BD11540DE4055B02039A0E1DE6CF147862AEAC12C12B47A3834AC7484BD997EA125ADAA2D6B0619AE5920A096C31E7D4A8AEAD0DFB8EA7905262B319CBB674BEF3B4362C2341836F26231B2E85B9FB52A79CD13492C041E9DC02E325BFA34B658EF874616064ED436A9A30E6E99E045E8D073691A4D213E2B60A142F77D35EBF6CAF81BCD9B7BD5B3B1663125154050ADCAE10D09A0A2AD233C831D6EEA99F996714F0FDFB69E56675D114AC6A5C3F01190079C26839E9E5EB394A890986B8E555C43390622BAE2EF48DD15EADCE23D9EFA01FDA1C5FAF6992A3CC13C010B658991773CD9B4EA466348F28C8C1FEF5187451CC6A2CA26A4AA04;
defparam \offset_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'hF35AE49485E63C2B3E0A2C9E9A896061E34833C7F196E7473CF2B00869E79292F4E4475FC0F6214DC52A53992AAD567855179F1823E5284434CEB08178729CD55BF5443CE334FD72664AA7BFC468C6B56E21043C54FBE8DE7CBFAA75ACC1A90FC155011880F9F4C2C947B69349E336F7169C9DFC98B7182D43C3876F5FEA462FAA68BC11B00B169A68BAEB29762CA52C96CCAD38999BDFA78B81A780C06150EAD7756A5C5153B2ED48CF0F7384CE4DB11F2F4C9A5AFF215738B74F00367C27444BD8FBED2378BC375F77FD5147E13F15BC9D5C9D9F379D9679E02FE551A8043078A7D1C7E5413FB2DEAF512A8E27C709C9F1822936E748028D1533DD4FF77D4F;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h287C6C9B2CDD6F59E5B501604A869065F2CCF607A2C0A7F0650F6669ECAD3DBAF5F1E4230E12955316BB5EBE660BDF5BD37E06B5340A72B6D895F658FEF8F6820E751FCF36AAEBF861224C1A8B59B54DB1869D0AD54D9F677E8A7D45B698AEBFEF663F6E1E35F40AD5705A6581E45959A7AA5FF7639988B99B1AFF11B35BB778F54A199800B21A30F595E8EBF1ED82CAC1AA3D8F038F179DB3F31EE4EB9D71E49EA843539DCD43DEC08748B1000ABCFAC54D180FEE3B19520065A59C7FF1509E52A7F8C227C5517A259C153FEA327B6D4C0D8E560EA6169B08FE38B0DD8AA14CFB5709E531930D28DC9330B8923A51F13809330A60537C3084CE5303DFF68DBD;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h0662511D9E02542A1535EC1C50A5C903D0790A7A293EB500D83EB6DC289AE7F57FA226B0B7E1D9C94ED864242C475C189358CB64D40A63AA56FAFE94ABA28915B5BAFD15D4F5085AAA70A4CD02FC031105D8122193FC29A0BA3D2C2E896B713818A835456670622FD3594BCCE02CE05F4291268D5A4EE9A7A8250E06D7E7C2D1E14115F7B5C6EB52A44BA7A900630847AF34C529788B3F5EB0DF5AD7B83AAA4BE6422FFF0295B885C405A7770178E18356E645ADC7FD6F34C2638766FD10D918222BD09596BD36FFFBF783AB6D107BDE3872E27746A2636F942CA2227EC0DD3036D29DC0D72CE12A552EF828D82045676BCAF6526AF9E01C653444B87881C5E5;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h759101FCC3D95965EE00DADDBABA364B00A9CF83C66AF748A682C33877121545A211BE2AD57534AB20069C7C520A9D24A0BAA154D885C167FA2B512BE15672DB5A5505C3D368B3B4790C1BE00640C179ADDD7F072D750F6468842EE93537DC387E6218ECC3C7CF3D16A5D6DEB65AC64C0B64DAF437503425BE01AAA7B747E078116F1CAE3BCE88B8B393888181E325390BB2D147E6A8C808B8DFF7E3E2322DCD44635A5D74A2768A8EF0265967E174B4F704DAEC848AE06F1A6D01F971C5D210DE23320398F461D23605B60B45E5CC3A488D6D4205A8FF457D3C7428CA875918B61B1BBA3B45C5820109198CE5AC55650B4DD00760641D1D536175A0EB3577F5;
defparam \offset_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'hAF31B10FD3AC3419E1A071BD0A81C8797E943DF898BEE1D455E64EABA7BC42AFAF6F47389C20B23A4A6E4BEAF03B954AB8D5A36344CA6C167E85CEF861338EB6570DBF5D1DD2DBA3FEC7A71671607E6F854D29F8F443B8BA143755F4B019D20DCDD4BFE6AFCE84CE3892EF0C182DA3A71482408DC69D753AB6941C5FB852E7347340EE8A21C9042AD1BC47AB0BD799EA3819C6B3D1692D7FDA217E26F60783D5B7EEC3A982378F2CBB4653E2CEA63BDE1C5261F1D2A96DD2D00D046D50747BC0477492D1D1A469B026E29CE4F29ECD3F8FBFC35D3E53E1EF51192A28F35BBAF3FE20F13BE8E98476DDB9427052CDE3F1156E1B6F3461EEC3E86BA4EF3C227699;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a88~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a72~portadataout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hEC64;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h626B115C3FD7613F808550E3019201FF8EFBD843AA5AEED822DE2CF16DFCA8B6344E07F78E066C308B15756F46F0BB0DE6955394FC01B95BEC2CC39A1BD5BDFCE62B58C231AF67348107AE793F7C0419AC03161AD9449F9DD3AAC8E6D541B77E1B98732B49FC37B322B88FC4FB46B0DEDAAD1F01074DEBCE7C891B6CFA943468F3F281BCC53722AF62848256BBF04298A5BDB2F502493CA15C9A6B2C3F9465637211E504D9D4600A14A72A68235AB44B7BAEE0B0588A6A094D6A6F3EA09FDB3AC99F571E89DD321FC42FBCE0B370623B3EB0C33BA880CE93F17AF614FD01D24C96BCD2FEDCC1615FDFEFA7E5435D92C4C09313CAACF5FC95807E88E28E0099D3;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h5DA696E9A93DE73C53684FA9A51E92904B6E575DF4D73839F11656F4AE42524C0EDA83DC4465D53D46582A40EAD5B7420B3E16761F7E262480F39A3A35B114D9756145ABA86E38433A57A1EDCC083ADBF1D5E2AD8024E84B86947BA8FFD56331884ADD534A504525E7A6E2704CBCE325BD05798A89200C7B7E7DCEAF06F6D57FE58E4DD412689B719298BAD5D369B7D594D97B083019667A025DFDE7CAEE1082038443DAD7506F17BBB47085DD161D036F8BAE6C18F8E7D9956B9608C38F6B2397931AB6EE5DAD905C550D8F51CC097317FDA78BE679FEDDD198C02FE134AD1F99FD8482F1B8EB70D2F2E08860EBDC28A0E7CDE0B12AA1207F77612186CFAAAB;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h40462E03478DD0A01E0E0A4891AD7ECB1BBFEDB11CFC04E7BDC30788C3751FCF0B1AB75D6D862C8440DAF4D80B8F692A564E2A299201C12A905AA768AE3C303E40AC8CE71F03297A81D201F60CAE0911E6770425D5613C772FB3F10D6F85A893D649F07674E7270E1D5729C6B1857CE2DCF39564D19DC60C8B1FD567EB40CE1D74C36977B1FC06813DFE35964D6E189C4BE538D41644E1FA9A9E0B90E7BE9DB00375F346750B64628B0CDFB499137EC3683F902DBD93E32FF5885C9D77561D835D72140B81D05617835F18599C2AD8FB38C2371070D5FD0F9011939A9A31C0CA714D39F26AA0368725B841712B9293A1A4455911598DEE244E65E7EDFE2E68F5;
defparam \offset_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'hC209674647C471586966DAEEA89E5A8D2A3C61DA92C80BA1117C2754E987C67E509FD28F0C14A436109FEBBDFA09BE131321A14B6A7B97D904C2867930D4CC765446A110B3EB62A9ADD4B331442DD2DEA8A8F20881B5EFBD72E780E11172FC508FC69904603FAC4937A4733403BC8E6EB514CCF8CECB12417121A274146024D3ACFCE534FBAEAC37FA80CEEEDA41C40D29E68CE7EB7F261A49226BEF08D7504F7C4F5C417ACC6520DF560E04C684CB6123CFFDD61F164CD258AD8B0BF3B807B133D7608EB550D24C30C7916C8F8669CAD964BB49DDDF2E3F55416215723A4813A2ACC7950447FB33352B638A5B420E3148D0F2BF01D1F07C827D80C5C3B1A5F0;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h40F2099465507AB01A521609D38C6B8872ACF028CD612B4173B3E852B179A6951F4489C8C73E4271ECDEB393180B1EB281B6D44674AAE44D1D65A678C5F1DC5FAE62B13BFA95D024F40E94AB1F5A872554F7C719D1E90617AB10D3049F763BC1BC663F59214F645412B728112824424292E70094AEFEDDF590CDAF7AABA5B973F6B5B649D77118AB1680F76FFD737798425B437F247A196B2482544330456AEB482878EA524EEDBF661283E546F356439F5A9DEF911CEDAB10E877BACBD06824E4EAFEFE135A626BC49EF84B14D8ABDA6B4F67540FD69002155F669AA301E18C436D4112DBBED05BD00AAE02885836ACDAF68B7B820ECFA3E78FBBEDCD07EDF2;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h6F53815448C4B9DF7FDFE822B959580A2C3BD58B51EA9889447A227942634AB1D50833B82442308A8EA9E916FE82125431DBA567A84F5E713374589FAF0D31861587653964263923BB0AB3D3AEE71BC5F1D3762395B01C1105B631447BB68ED543ABAE054922B59F598752635204087041F699612890C775D6F5E2F00AE7FE6D1CB09691F5A968BA10D2831F1A3D2318AFEF179AD90ED3BE82FB53341D4711D9A214F40239B0644059B7164D0699CB692F33DFD02C54BAB93FA80E33A5E3C6687B00C23A6BD7B866BCA0D0115250D1226A61B7547009B58162C1EF64418538CC67815E2F8DE6DD4336332C94710E7050D84E094006833902B6A4B9F3C4326951;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h8B3F3BC458820CCA296755B0D30DA3FD23BB26881F6848FA909E81E8AD58FCB7D3949E99C1AA4AC90429640F7347437D42D2EC69E7B30676198D36ABC99249FD84422EDA48153102C798C9D50FFD0E99C02547EEDCBDFF25E63FA657AA6BB105E940402FB032DD9D9BCB4FFBD508FD4FA0A5FD088936BBD7887EE92771B590916220C0B7FE3E535B1F7DB9EA3A2A6CCD20B3F8140BF945BD6FD744D7AC49305827BDA4C55E96252A5F843291854B7EC163D3383CFC6A99E54D95A0A67ACE691D35D6EC464D5822F57BC84CE23879015EEB3496EC8E11E5B3132021772A24EEC6DEFE012F927ED25A129148737924231EA303062931CD3EF2512650201AA0EADA;
defparam \offset_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'hF09E70D3DBB66B1D12A0C0C74D477FF1D40EEC6176C6183A1B4838F4999E12968947180EFA6F9C16DC8C67EE1623F38A111F5924ED696B5A1BC5C1603D8644FCB4970F26B0B06484A6BA3DD61F47C0057F7F8EBDC31F61E31145325A9A75BDF5900D57C2E698B121BBA9FDA1B273BE72208079F2B9860065D4F63A1229DA74E8AF341F412980DBAB5B8429E399E0B86CC7E38C5E2FA715629A4B2AC1FAE732F09C9DC2E7BAC2005EC3C4EC97C2D435C222A10660DB38EDE5312899ABFE9E4B181863241C9175993C76362ADC122718E83E75014F587B4CA6BEBB958CAA4F2733F21B747B8B550EAFD37E09782609EEECA375E38D6116FDDE79A6006D8FDB69CD;
// synopsys translate_on

// Location: FF_X55_Y23_N13
dffeas \offset_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \offset_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 11;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 2047;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 11;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CBC8FE571826A81255A82AE02160D4E0440E5540A3CB9ED1D9BF0431EDED143F04A37D4BB1ABC14EEB1C4A0D0DAD5CE13A9C06E741E06511C346C37D161A641DEB08537E3235E3D3D6AF677192074A8B6C949EFF878560FC7D80868752A42D24E147;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h537D06DF276D183994BE9EC7E9861936A83373C2484FD5B2886FA23F69E7BA5490F633BA60DEDEF9B40FFDF95BFDBDF33E3E142089368B00FD3211AB67063E52F0A49FBCE6366FBBE7C78EE59EA76DCF56A7A52A1E86FF34063B2EDABD34BE5D488905CD9DCC3B62BC759BBCD54C9626650FE6774BC399F51FCF2A11D82AB0D99C715B4360CF3412B00972E224C6E89F31CF9F52C3E6135754A8598F5797B4E05C0BE3093A7BF85FF486B36F01480000D0D65F2E9D102BEF374EAA6C6086EFC1E40469B1B9523E030FA178CDE649CBFB45242882C3799DDA5237A151658C016C8F4BBBB8147DE8F2140B57F5DCD30090485AEBB4EFD6B0641A1894D4E8645878;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h92D4C2A48691E0BC353E31F33A042D245659BB0C9DD66ECA19707159DFEC2BFD0041B8A7B7026D2D1175459CEE47E04F80ED1E76FA6FEF2B1DD3CD7049C4129280468D7CED36ED7F58C06204BB5A3C505FF90A32D8629C6F1117ECA983571585915D256E4EAEC6DF53E0CC78AA1A3B36C5AE0F424FE75026A6A5E317315E9D4AC3A7B9B4811CD397BF3B2064520CAC0478EF4F7B8354E8A6627D609D9CB2DB0449F17523711852A439E9FEEF980D97E8A34AACEF1011A0959B1729DD5FCE4F1EA3D803E54DF5BFA16328FE7CF34A62985CDB9713E0EBBF497095DEFA2D156E853FDB3C134248D9C8CE0F8C50ABBE205A7F489358AC1630611B62523766131679;
defparam \offset_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h759E5C2A027422C350AE7EF287D4D7177F066386F37041D87B49F68342D769A6442C47594EE29718FC09C4F7C34562D8D3BF50C7B5ACEA0438987504D8DF77C74AA8870D867C283766E976D9925A48A7B447990769BBC469BB7B622B9A54B50666F56CA3053A77B5D1FDCF1C61497BA1B0F119868D294A3C4B9FEF953CA546006A43EF9BBAE454F3831C17E740EEFD197B48D011CBD9C4E4B211D78619FD0B8DBE3E13FD4F6584A2738CBAFE8DC92A22149BCC957ACE5CEA3B5CCEA60927EEAF7B8DB6A3CA6931B8337C689AB3B51ACE1C3F41A851170DCCB3AD5E4ACA54B1190164FF3005E2333D3D3F717232EE91FB231ABE23479CC4D675ED740B189A3CBB;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a96~portadataout ) # (\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (\offset_rtl_0|auto_generated|ram_block1a64~portadataout  & ((!\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hCCE2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a80~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h11A8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'hD4E3BCADC4B2A693A13CBDF0CEDCAA5B5BCA2E7BCE937E29A53479A9DD0C052505267ADD569EC9A371156996E354B4ABEF4042931504384F751BB4E5F925C9264D92BC50BD27E5A0268858B9EC8C6D69035E3BB4F3F0348DD1EA9EDC714A35A430148004FB53A2B170AC6BEC6D50369FE5806B12E7F7ECF46D42C1601334E320FF09A40559E0D43D710D74D066E4616CC167EE928C0550F2CC6E9C0B90C632B44F51A3044A7EBC76DAF860709BEF0E5452E86D440E232300BDD3C731059D93FFB5457D286B7E59DE54FE465B7CE27FA4DB9023354F11AA32AA2F36315B2A89371DC7D1CBE70CCF98ABD900CB00A34D705DB02FED46A04790EDD5504EA87E1231;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h4E8CF3DF80B9AD02DE9EDDB32AC96F01A84CB0FAE1644AF7606D1A5D175FAF0F86F57C566321AC230AABDBBCBFB64B606A8B1935AD80035B172601C23F23206099C969BFCF7235CBB8E7013C988890DE8D2711C0141D261B67D6CBBD152B78F61FBF7EFF899A88CDEC76F866624AEA963D5F92C9CFD7BF37ACFC8594B92C69905D52E467060CDB378DDF129D46E63C50B6CB9785D23EA002DE84BCDBEB5E844D0A7ACB58BFF213DADDA821EF2FA6122C0AE730BE4E3592101C1F3077B622862D45099D89E6835957A3A1EC020C1B03AD561D97D2D312F92A5EC4B4802EE820AB572D481B10B5FCA245C5F68DB72BFAF9F95C2233649577A5734072E4CCEA3177;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'hF1358CC6AFC2683AF226375642187EBC938FE482D25924BB4461B0E092EB0747DA1C66D6BEA49F764E340EFEF5E375B9D56D721AC9BD05A5C2E31828F2D5C8711522B8D89DA2C1928FA92684FA6E0801486B7C520106E5B34E87D8AA96FDF380E43C7244809ECC5EA70F07AADE5CBD45F17E440246DE08559F1BE5A070EDE85B34AA863DE6894A427512EC769CC37016B0FDBC10DCA8A433853EFC8231135998A7D7812B842D578572B9692165772D1BFE2D5F960D9D55D4D2167EEAE38CCAE630704A9120734DA332D3601DEBE9FC61051E81CC79E9C99CA1C5A087F31DF4BEEF01B2F1C3DB2856022323A1A477170828B73D856063E40AF8A1F6C76D71E1FF;
defparam \offset_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hA88276F5B172F675512A81484F1F20E2CBEEB82C7D5C346E0DBBA071EA69661D2DC5E8C96C3C4CEA17C019066F7C41D6F9CB45E31BCA29CC98616349514C47F78AECBDBE352530DA7CD0CC588173F3FEB8543C8AC3A11005C1EC35974586F32843A9E834BF59C6C3D1142910E96632ED96022AD656B2E31F2F8D08EBE16513C3C309ABAEFF3CD91E06AF9BC323C3CB640BCEDAEC291F7CA76192590696321B8381442114A1D3C4020BAA4D92C305B60B7D2E6DCF573D7816CF5E961250AEAA661A6925159866107E5C969186B4D5C8D7D4D23E196E45F15147D43D20BBF65850F307E16E017F0600377819F2F656D72EF7B245419F282895498D9ECF7FBBF90A;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h2D7589695EF8147669F13872EBF3CA37F173D4F99B0BEB9E696A457137C6729B269ABD84F4D780E2745012E8DECFD724D4E3F33CA03C925CCEF5BC8164D15C981830862423642BB845A41F9DF7B490E6E24EBF2074692F65FF598824297D5CB96127B7C270895CEA4D799D97365E02C6608B677D6FD6D46A771CE764ACA79783250B54D2E1519C9F0F862FB61294BEA01E5C589EACB1E69BA839E2666B9F9606C2FFFBAF02C09EC97080DBC514B66266B268A38C06143AA6B4371472B31C66698F6D281EB64C40A9BCD72A0E71F9D05BD948A81B156DBA9FFC77424B3D8727D2D1C2D1AEA3AF5340FD3F39112B14275005837E9D416B4D4F3D421254CA0E91C8;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'hED1D44467EDD3ECFD586D06A9C12BB70FFB2ED2292AA58F6C0958A03C1D15E1517E5A10DFF876B2A7A7AFB3E0658B6C4592A2B3B71BDFD26D2B41C64C2F5758193F221FDFA1C4A8D2723F6774CECBED3AB3A5692F50ED1B6FDC6198C6C045315B217D767C8A5FD8A3D582008C174D533FAF01FA759DCD8A7EEFD6E92A3F31D467DF7E8DB6EE238466B145519694A62599F6070C43F3849ACC97DC3C0E24FF2E622F27A1B6F7FEC7A5EE5D0265D9D8E1F92F98DE08EB8DC64AA15A2BBC28708F83C27C74B68AB57EEAE8866897FDA3F48410ED1CD96374AD114EE346BE6ADD951BBD6E26D780185D148ED0FA2790BCD2ADE50B92AF7879B38D22E59083D0FB0D4;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'hD7C599FB703A6C9C021D1936D77669E837B5ECB96BAD845B2382D4CB22D3E5EB31C5BA532B5E321C4C8F6A62F896338B8C786C164A75B4E0981235EF8625AF72013279BF008B490E38C69B1FFE5031EB09AFF2CF4AC566187A2AB407FEE3DCAB7995A8BDD507D5556B818F295D00A5AE4D7F1F0EB7054B592AAED3E80B5F52053EB9D98D668345192C06FF239175B2CBEF10A88ACD9FC1C67D28E8648C04066F556F06000063036B42C7218FE695C442630A5B5AAE7082C52C621C1918211F9440A5022210B1C55F9948C28BFA802D2A93944EC354A94D3EA7B4FA4E92C574F14EE3DA1B1B5451B84D7F72540B8D9084E641BA84DD7DC636620D59E9F33CB8BF;
defparam \offset_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'hC045241812BC2F6D9952731D9F28C05DC8858087112015741B75E135396BF5C790837AF30DF5558665AA733BAE93F49BDC51F1AB5252756872BA2A697C74E3B62589380C0404C2662A72AEE9534858C5F42FBFBC0AF2A7D78B630B4708FF1AEFC387E29B71F47CCDFDEE00A2692801DF963139622437DB777F7691CB3FC405AAEB1025806ECD35A99CA891A17E0E6218DA802DB7AD356B7AC072378E29E0AB391D8564130AD2F99F58FAF7C6F302C645C1D7DA5FC670A093E613E0F78B52D0313FA9CD761482D94CEAEE070B5F9B0BE94D037CEEE257B02A2965E9590839C6868A8EF096194C25A41E6D9C1859869DDC99F7155C20B6238BB1B0C1D1DC1EC3D2;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~6_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hC840;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h6CB3F9EF9066A16F5ED78F105FBE564DB829E3BBEB68930A4CD46EAC2E6949A5E25A2D119445706807D7096B5F44707DE20BAC9AA8C75326161DB6E68491021C44D2A9F0B83625DAE02FA0422F543017FED3C764D7CE82E02E631EB50783C23B9F01B3986B3631A8AA841EE24B2038D7E159F7EB23CD3DA92A7F341D422836C9D1743B9457BB59DC2ECBB95763AD4D796F3946EC2EECE3A9C30FFB85BF82BFD2EC453AFA32243A642451B64013D868ED11073D9502998BF022866233DA704FEC0A6466BE062F00BE3C3FCCA698217E1F9801F0B9F40090F3168C4D32027BAFC18BC8A013796C29871FAE8959D18B34BC2C7672CA315EB6D0968D3F31909E410F;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'hDE0F4FADDC6F21366CA6EB03E3623A1351900EA858EEBF60E58465694F9B08EF625B91957B57C2EE6226ECDBB4D3A775403E2AB88313DE2D0E1EBEB43F01D4A1190DE3F941156AC46D46D9F523EE6B0B082A79CEA41FD137599F256A57B70ECE33D76FE812D0453860135469FE425C9FEC8E391122E92213C0C33DBCFED88E2A3EC702AC437EBB8319D6C416120A13CB419F24A2316EE2CF8F10C25478887E29FD825072B203AEF67DBBD7687A26CC77035C3FB54002EB4672C5C0E2DB3261D368391D086BE49B183282599259B4A0A2B94F0FAB0F3758B16F5AAED20017E2C07C0DC1ED1A6C0F912224A2CA433FFC0650B9F396EFF3783488451FB686E7291A;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h13D7760152B7D44E5754B29A7A06E03A9C5AEF4C04705E1CE7FC289D2803FE31383250F1C9D6FAC9EAE020601655A373E6C398CA1EC70E78AB385F62ECDFF53F6F4AF1D78521DFB3893F2FCB4D475B6C20B1BE23263737F88779205BA876315243CCC68BBD0FB234EE8BE8E9191CEB521E3B6B8315AA0FFDB4C2922D6C952A7F8F0B5B5643D0B4C081A2821B6A0FF073B7DFBC0B6C7AE2022A959F0ED5DEA40BD6CA4945E84EC35D3D03ADE2A49873732162F556AFC3DC0470D8D67F93812258B671B1F80F5E865B66139A936047D92E2CBD2E5C28D848913B294FDF0C70558E4AAEAB22AE959C46B332835D5A82FE264248D902A5C8F37B0C37032C8D1191C7;
defparam \offset_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hBFDD3F64BF1AC071DEE8B6F15367560DFF07F92830FD42DC181A08A54E2DBE68D1E2CA08B89C1723000C19ACEF579CFC80336D2E84ACE648151A460B794536D67E177A8B3E51D08BD8D0BB6F9A64F3BA5E5F71B28F53F1B5640950C7C5D263755D297F7283B2756EB3D0B9D9A40CF8745BAF7D52398F328A229DC4144D5CBB9CF48D701697921595F0F04EEC19AE1B2118DF36A4AE47B6639D8BE5A557C430DE4DABD0502ACA269111679C6C9D7866B52240CE975FA7D39FD3EC193681578A368583FF6DD5039919BADC70F00E0FB36DFC8937841BFA33287A03D18F3B4F0CDF3F813FED1DED3770C7475A0E18FE394E8CDC634E95502B2C49E6DA2A8AABC568;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h718D9ACDB1CB52A2DA5F9C711836EEBFFB655ADADF0EACA9E7B18A8E84D8A6FCC01A544F61A6B4EC72709FFC9513B87BCDE59059F3A82C6EB3E3CE1EFE1514332AAC85A5E040EA6F610D9AF2DB30960D48351B6B9E0112EB52FF3851AF08DC69FB9DCA3EC239BB18D95AB939E13905988E09C5AD818423C5BA62688EACC5502305FD678C82DE1E1677001D8CDF6B8B2017B6277E81766C73C58C31518D95AF4FCEBD84EA2375F7BCBC65C7C8E9D971C82F3B7A9AABE34D99FA3CAA206BCC6A708AEB5823916419A5BD370557D302E4990A4F9364AAB6DCCC08074DF0B4150E6035C0C57BC51BDACE0E4A3B4148DBC9FEC4BA88E4AC21BF2F150A009DF4ED0F69;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h87AEC25B8A2EA2E0CF921042A52F325E6C8A005658DEEB4331BCFA8E9345D0337E7B2B1E4D2BD886B911E8D61162ED007F7E303F9CC4346E2E8B17C6301D8D993D211E0D6EBD18E74BF0AB6DED12084BDFA990EDD95BEE2614406FC3851D326263AA21E6D2FFFFDE58C3FBE0AE8689721571AD3ABC222A8FEB0B43E9D5F1E3D8D955F94F97954C6434E0C478F56F32BAF4D5ACD43A07096AD981FC8A8D511156393DDE7B886E539261FC5C5217E2FFC544B474FF05A52B38B376AF88321B0EBAEE6618C0D54C8488736007ECF79C0E06DEFA36039054533B0AFB814784406134C8BDDCC330765BCBD1CB7505B0887A313BABB241D7957D5BEFC096FA0D703BE6;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h04AB7F66F653951A1CEF74A17D9D1CF5380ADCFFC64EF96B79CAC77FF57A530627CAF5BD022159C3973228834EC5A590749F512E8B598AB8AC2F01E0C721B4F589A92BE2F7DA33FF94AB706885659FA73874F2E576C08A92F670E6459CCCD6341522B87573F7EAD43840A8E554DAF6F3216EE731BE58D8B62979FD441D1DDF8644EF8E7F4AE17AE91BF421F77BC3AD89819BB4CF65CC8E703690E7B131F48BD3C593D9851B59E8C36171A1116CC54F6A61C39CCFA6355BB307AF11AA78A7CB4216D9FE6EA08B279DDFCC2DCAB7FD4CDF5AB5ABA3468E5F4EC4E78E860B268E8C67D14937F46C3BF31D705A3F4BFFFBB210F323505EF47FBE9ECC22AE84FA9358;
defparam \offset_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h9B4809B6F95484F8772FF6D44203429A8486CC99B8C7FC004C36A6ADDB156A37D9995CAE7975905A10D08FABAC9BD1B72F4C22C45895629DDB21310FD333862D2219E21D9150B7CA28CD8BBB78A868EEA2F17952D7A7D27461B49023F5D6246E931802174B91DF161BB7F08EE0307C1A4595914D53571061D1CA8A0E83CD0C5807392C52F50AC0C54A8410D8B0433576872F306A76A5113882A31F55E8951A60ED0E20E0FAC8598568CAD07D84FDF16DE513696D914B083A92F03BEBF54CB281828B138E4929E8C7A0E6FF8E4C1C32A017ED06757ECAB08817664C8FF0FA49B61EF513DF9C91C2338B809A218A1B1E43F09E178E159727D277FC7FFF86D9EFF0;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~7_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h3120;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~8_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[0]~6_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[0]~7_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[0]~6_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'h3330;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h86273D187610875C44DCAEF62A6947451744E9A87270C4F23108BAE0EAD83DBD443FC242B6B26BEBFA36DEA442CEFACB09F6B09732A5B80CE3CC5314549F48BC76873E63E0FA3F6011B788CAFA9A82E9E11F8FF1E142D3A1B27B1D515A7777D8F71FC5761BB1474E6F420EC215A9E035AB97116C049FB78DE43FFDA46A415348BC235874866A5DCDB99048F774DFD1432F929B811EE14D31FAE89CC7D36FC101401288A83F7DF5CF85F82F653A3BDD13F7902DFFE3425522E3DB7F167AAE4CAB6684BD7F275345386FF939514AD5B7164C8DD3A7C68EE10F78A75F0F5F2DE11BA96733AF96698C1FED5AED96F53527BD25F373DCD30B77FABC2A28537F28AF46;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h411F0F524A408A372E6608F9C2918DA369417F75EDB2B538A719C0C01134D6171CB4C2F3BA58221545E8FCC943E05F0BEB1672CC355FAA76C439C8D344B923ABEC7DE794CD3F3CEBA498EE6B653D916425BBEA8B7092BFD31E5D7F1C3FE17954EC5396A2D3836438DAFB3BC1FFE1B23D1C6C761D3E22DA73CB754373C60A46032284D2B853172ED870A3C86444F6A675106371BDA545C9A0B966E664A757428E43DB917BE73586FAEBB30BD14F285EF07336C72ED27F7D70A6CB0B8A885A37C9413F137E4B4D330370F1BDB9F60E37E841F8977995B3993567D7CED8D15A4765980DE82920425F48144E0A69A04601150652F66F64AED28C9DCDB230E6870A1A;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'hFB0E1EBB44BEF0B7FA9E8B88A82ACCADFB5CC2BAC68C8796D2113640ECFDC098DE2C22250EAB5644BA982BF125D0DA5A9B85BBC8F4E5E7C1B5950A7E46CE3BC39B0F38593F5F2C2DA47E62BCF45F68AC85C824AFB1E175C77C2E1E92C55073506AE0D0A0B367C5BDE9EF01C02C570D5CC835F95E55E408D36902D4443BA2C822AB3E26E2755FE8104D7DB0F945894D1EF3C32370DBAE2419D413C0696FDF4F872E6FDDDE03F12243FFB01841FEAD7E20680BB192C3411AF82C13B4C51241A8D2C449BC43CE08DBA043FE87908FF31306B16BA6EBFCED5B089E1BFDB61825D7E6E4E7A1C0BD3934D1AE914113BC81FFAF28EDA20D89DD6FF27C5FB57D994648C7;
defparam \offset_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hA1B6366CFC37A770732B0C37D33365BC9FEC23118C45D5C688F75D998A498CFF5CEF0295322AC10445D1EAE2B234EF12A3CE64C57562A4E32E9BB2726AA6270B4437A361CBBB3E5C05A3232BB8889F747218D3C6BE037A59515FDFFA39A968F9FDBFE6464739C9D57BBF8844CC0178A679147FF187B864175409F42E715195EEF02AC6BE590C9BEE5617C8D6387816003B84C8CCED501CC3B00C14675937577F74079DA4EF5B4336ED211F8B57CC98319BB3CBEE180A13DFC045CFD2DE13FECD7480A814BF7659FB647E8E4792D79BB8C8402A3616AB181EB9EC7AEC465F87037C755A9FF0C75C07803CBF0B61298AE68543CD72D2AE1DE0E6820CF0F2E1A85D;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'hFF5370C690CED6D0E0639084B970C35A4E5AD0116C35A5DEDE6B5427153AEBFCDD8572854D3BBC4E19A240171DACB9572D6E0230544B80732FEA41824549DC1D7E1496FA885558DFFF513B44AF84A363BBFB26CD2C39DFC27DC0E04FFE55823215E2C5C0FBD45026F2879ACE74D065C28A6953967B0D4C21287E7A4775E5CA31CB4D389BC4E84C7FFB398A02D0868B10D1AE81EA181CF335A137CF8289F603AAC26D7FEBE82434510C9621FB1C4CE23632F535FC85793591D53E77B0042DA251D0A154BF177757E7E128B54E5C156751F8AD6375CCA9C1B51D3006E6BC3D511155C1F1114C1C6B727D70C547F67678589B9FE04E49E6ED0D089D5D7F000323DA;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hD90EEBF90339A2742C27EFE753629CB0B5E38FACCAE100D2F172795C34EA6D3A59D7FED53F2846C1B0F58272947EA1DDFE5550353AC914C9E91823DBF0F033220ED639A0BB9B8CC8F40C2EF35CAE848F2114398E2A819B3BAEE99A1E4B4F47C39A84C841AF3A2830424984FCD14BCC5744B010999C2ED5FADD722078CA481A2BC821C7EF6132BFEDEA356FF5166F5D21FB335A3E34995695D474CBD13F7CA08F0842667A47F1F82BA4D631691C96B4907B14A261BC3C74E328636CECC54592077208CE8A37ED5FFA954EF1430DCFC627B48534AFED17653A468E5402DBD2B8224C7374F27EF8FC034F457A6ABAA9646F9BA0D952557AF540C9CECAB0DAC7B2FE;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h2B62349187EDDE64BBA7A1E296322AD1861E6AE620EB35872BCA5E1F86D2D8B5E5D7FCBD0D66FB1489C1F0F589A137362ECD03BF61C1FC5F85EFC55AA093CEE39B1CF92805B5622920C2761C6C3546EB5FC0AC6EABC039A622AC963CD81CDBF2B91F1C9038C80CCC52FA4FF8F5F73E905771AED7527595E442B674C856FDE05D590EA157AB6CD1107ABA1F3D347247B97BA3C1F489C2610F7FC9416B941A204E76637615E48AE909AD1345E5516FBB8DDFCE70305F7D82DAE3E443D9F51AA6AD4D357BBAD2E937F5BD2D20F83DAA09D5CADFC11352146A7DCCBCDA47AC30705F9F651D735214E28F86771181588744055440C5F35C971A8FA5F1783D006ACD63;
defparam \offset_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h733BAE6CC4E91B33B365CA957208A7429891922B3D92E19E354EF8B3537100EF1487D4665C09C6409907495E25A4931354D621B4E53F30614E639593ECA3FB5B923FCCB1597B75ABB681E9AB5346F67C1562767E4B7A282A5D072B432CCCC4456ACFE22EB08779437269F19516662386830BE1FB61FAAF7D240B2F22EEF90AFBCE98CB7C03176C8B82284D0B0739B10BF342B1A6860EAFA67D92FE52D628948B574906BDE17AF077174BB7C35EA8A4E96B987995FA5B99BC1E344F969C533C256C1B1C6960EFA118B53454B6B9BC7A26D7D72B7E8F004B3F5D9DB2B0E80CB19FA62A83E86CE2BAE6B1E12A6939C90FC723724ECF6637C74A7204220826052C10;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h5140;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'hCE8ADB0262858A62B4C6D76DDEE5791E160FA22396A871FE02AB19EFEB99654C8EFB6EEED9DCF6C3E98EF6A4AF5A9CC3374CD07E104D45B5016F7D6CC9AA33054544971F287AC66B0CCCE624CC5EE31AE91F40622AFFA090E942FCED7D1F866E48320F05042D7B0CDCACD3889DE92F2E897320E99E421CD8CB9264C985C580CE2A88801C7EFC603465085270CE18FB153AB949D2463731C49CA7140959B7994F514C92D9154708188BD0F6E2E64A0125FE68F9B5BCBD1C6844B6046A4345658488977629BD1817FBD399728A06E9A5151F6D21243A5C19A1260E41464DBA0CA026C9D90426453F20CCEFE56AB47F392D836493EFBA9D6E02E2B9165C4084D35D;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'hBDAD21DA82B194AC69E8D0BC92B30D936EB85AEFD613E2505DAB3D0F4F0E1D51745CBBF26761FF3C67F2DD2BD499E7B900DDCBC812004686514CF10D5584BF8E19A9A59F73417FC7038B1A7000D37CE32FB8B23FE9C72F11026C9E1C8EA563A11F5A5212857FE5AF81F525ED9E6FAC2C2238EB146F7628A60D7803E429C15391636FC63D738C9CA3D2BA31011D77D850473F4ED3C3A444AAB464410C9D0B7FFAE33A1E3795330E328BB07B86831EA763C456E6F0F9A110C2A7CD20CA12A2FE11EE2922B0545DC18F4E67218DCF10BB60D822DDFD5C3EDB188F3CE517EDF4676BF7CA59EB169520797FCD3FE04387035811A968939CD810194A08DE4E6F435F37;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h1DFBB9697A3B87A4211EE36952137BC1430CE3FAD5CB55563540D2F4B39E277574B4942FB0CF4FCC867D715B28E21E66001B56C9FD3FD7CA98DB4AABE877A6320FCC604334F820B66681276AB8EA9FCB5B0B2BD6FE34A7944E020E59474CF48202DB63179A467498BCE731DC35395C58CA4B15CB01BEC189171448E907A8315DB81AF0EEF29054F2D6963569E3E850106CAF722022B0A8631A1CA8310F4195276E0B9D2AA277679107E8F677E8BE6C46BC8458F16EC5B975ADF59B3FDA517FDDB8BD4FA4EBBF9ED2C5278A294EC234EB0955FE6ACD364C9303296574E50355339AF21783D653135A250CD18EC12C35979DB1131D95AC24F2192760EDCF5ED8FE;
defparam \offset_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h0EEFF6C23C3F20553ABB88C6C1FD8197E3F794A680148CA7E23E1B39960CE92F222B4914645098CC6D31A9C2EF89E91D609FD94D04C75CE62466AE9AE31335026255FD6C3D75B7EC30DBF553BBC4BD4B16C1F9C6C8A1B2A322B5D9BAB10649F63B8BFCC32752A434A80B9362E80CD96DAC15D3DC5B328BF79E53AE53B964F8A6A1C1A4F733C1DAB76CDFE76CEFC0E07EFDDBC62888AD9A6177843000020CCCE1F3DA01720268063E1196F705460612F89B974869C5E52722FA6FB76D0DBC5DFF3A5116529F0CBF0926646186169473AED9A298FA70B2C381B9EBF076C03EA6B138BA0951A70C53C975E290F85BCBF65BE950BD19E83382807E644F6AB74E2D73;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'hDEA275C04978736A7F5D69706FCC78FBE072415528C6F4564AA0FB6DA30B3708E946BE9E3E81E65BBAC1B69B7F6BDF08238A2985FF917FED39610356D9C35DA513048B7D9FE02E6730B76A3923F500D03E5438CE0CE83416C59CAA979655A094E435BE134D61F56EF30FD8143E8852EA193B9A92CC9F1F230EC68D65D6130341E373CD1D72CA5AA1AC9A5D451DECBB39A69724B19FAB3C327DBE86279DF4DED187781F9707926E99E0CB8B97E9BECA7E5E564B57512831F35A63879683236096A792928A327DF715762B348C9C0B2938F5709F7D5096D3ED2DA07A645FC18E92BF01E95954C83C430E250F3E69696C1E65B2E85C508CD4BE647421B37868FFC4;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h136D5EDE125EFA01DFB4F1BD61485B2EAF01054BF9F1622E9B738B159191B01F853B5E12D920589B073A9301AC3EC0019873F3F28FB45328FA4420F170E46A4C6D48D8047591A1648A595B1E0826F343AE78F639368FB749908880E8422DC984747D93FA265C0DBBDA8E442D1A4DC03EAD181CAD240027692121862A150FE029F2551BAC3128796E6EC01AA18FAF79EF63B06EB5838DA403731B63BD91B95C08564FCEBCEF89FFAE3759A09FD552164FC2B64C65185E31A34B49D283495CB8750C27037E9AB11E8B3DE8364A2EB4D2DF9DAD16FABCD83F98D3EBABEA0CB19FA787815533DECBF8ADAF63BB126BDB9D521558C7268FF4EDC00D515A839F7F2592;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'hE607494325E810D8A6458237D373EDFD1C3C186A52689A570E51DDC20DF64017C6435E08134A8DA025D8F0A29A76136B62FB136759EC9B568CC36BC0626D029CD8B53D5A69BBB841A6C671CE4D3649A9769178EB6EF72C5514EAE3B58A0A54829FA7CAFDD7FF1E2BCED2195101E6A812295767669D436B9D2BB1CD039EAAAFF6726E5826A7614BF4946C1605E8AD1C0B667E238DE1FED012FD189FEB622451E9CB482DC027A461DDC7D6A2BBD9D4F207F930F98F3574BB3D018B371D69D0884B665102EBC366B58460B838DC3B8F385C6B34570165513C6BFD7D5567FEBEB5828541F02CB648C24C3FC4FDEE30E2D9237435E4D95969283DC681DC678E74B0F6;
defparam \offset_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h11A44B3A32C7CC12C5E89A4C7365B808F8F5B1A1FE265EA96F3765E825055B1B152451209ECB460B365AD25B8A78523E1D9DD3A4EF65ABB08DCA5BCBC5345DE7BA8060B6BAF2D41BA0EF3D8A328647EF80CAB2F691355A211E0CAD56C3CB6BEE83786FB8B57D0305839E21B8CE031EC5578221C4C266E0217ED4EA40B9CAE13044B5AE6A4D49E20119B23FC798712DFBBB6146F1A778E61AF2072E126404DCBC8F5F923EEB15E1B416C21775665A4326CA1B1C8596C3894420A7CEAD4B91E181CC6BC29946C63D793515D7F062293A3133BB1233D8ADD89B71CC6846456577CD1B182322B005F1CAF254A412C90328B8F72A235388670CB69572091641A58076;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~3_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'hC840;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[0]~4_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[0]~3_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hCCC0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[0]~9_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (\offset_rtl_0|auto_generated|mux2|result_node[0]~2_combout )) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// (((\offset_rtl_0|auto_generated|mux2|result_node[0]~8_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[0]~5_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[0]~8_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hDDD8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h1BC963E44F12701B9AECC1A371ADE195787EBBBD95017FA055DFAC29906314C1F52A94E7148754BB3A8C3D3CE80358EE3F65A439B0333341E0CDFCEAEF15D2150E0E7F0DD8822E7733B4A2BC93650F70FBC6CB667D7BF458D79D3BE624D71B0B4F5A8EDA49F4BE3F1F488A2B4A4B74A69F743947F658ACC2740E97E89B07FE2216B738BF17DB9CCCA3BE6C8E52D8033DA0A31A1E03E71DA7AA25E55617539A894E52072BE9F211FB770B9F55A0A4FB92B7E494AF4DA5E058B1025D6F3C1863C01F080504E104948C671CA9125C9A330DBE1BBB1AC5FAAD951BB2E020D3491A8A89B6C87921467DA0271BDD1F173878A36FAEA9E02150772F28801D02E5E59857;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h2E3C75409B31A1E709B5F1AFE43B172B858784837D8CC67D7A3940A40CFD7388DE33467FA29BDEB48B782E8088D308B6B40C6D123E8527099E7D4E560043ACFA84AD272FFFB41A2B05F1F9B26CDA6384F9FD18471264CB35C05DF3EA01C3D655D006B64B5CCE1760C0DAC4E66501D2ECC61D6849A9448AA9BA20559F69AC843DEB4E8D76A942EEBD2642303D5C213A4C358B2199747C240BAE939635B1EFDF808DE3062AD05DEEE2DA4EAEF3AE9190423EAF9E943EBF034C178A62E0976E6F86C8C6A09BEDDE95261CB83B73674B100239D792CF8E4968032716315A1B65B14F84CF412F81C30266979D576473B3748D5245ED7A4D6D21C636D853F3BDDC94D2;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h21C292D3F35B9200C4D882909E7875A5F3A74FC36314E702F2D7A2721B0C11B876FD52B8082E5C3AAD7E82519781D9A1BDC9A498E86355FA8DE70A32843062E395C84EEAC10EC680CA8C580513744AB0D8CB4265778F4F3715634A2CA0C79428D26609B9741A5A281AEFE86186DAD0DBE6C137F49B1637C76B5A78876C53A96E886854FB9DF873D47C72173F939FBA2057C4DD743A497FCD676B04C64FFBCF294A0E5E579B25B10E558A0588B043C0258BD607BCA412FF75AA618DCE7AA2D891361FAA6C235F82A1CDB26511281234D0DE764BF663EDFB25AE4D1DA9A6C78904DDD465AC3FD7D5A389C20F0CA330DE784BC10E7485AA336B9005455993CD634E;
defparam \offset_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h3182CBCDB38F693009F148634DA096FAB7C50DDD81222354624A1ADDB698CACE2CC8CE95DA175C797136E23AAF518DA91F29EBA745BD5C962F8B7DD9D8C31E02D142E228C843D46F0ABD9AD4628A47ADF51E900744F07E2D4A118A1F90652438749955D2151CE810ACED5764A58656ED9700C9FD8087DE8DB3A575C129E1E7B6B44A5E8B67E4A969FD03D95E22A04E536A1027AD6D82B200A9E8690FF81CE11CEFB4136AE3AA5A397220124D409BB1E5D4911D4F6B70E41C9081D52AB82AF79F8A3090520862446AA926A2A5EEAB026CDEB4420FCA4EC2AE80F4D035486C7988D691F545E3AD13C52E4C9D82BD42FF53D6FD1E08DDFB4B3393C87B1CD92ADE52;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h527C382D2F58132746059E3877C8942FEF830629339FF696214E86E5E0CF5A96F2D86B913B11EE8CFB3EC3FD917EEC4E0ECF531DB04B4EE70AE8C809267169A8CA4B53BEB67F73F8089D3AE0360B3D3A04C62D5279F9509ABD717EDF49D37CF59CD761A2301AC2AA2E15CE611A1C8881953B13312193BEABCE4A1AD4A564513DDF5663884C66921B1D0C174BDFB4B874562C52217C08901B74E5E06BC8303D84E175FF1357DF408892D858FB84B8DC1DB031AE65BF2D83515543C5EFAD1B76F97207AE1CB409454E27D57EAFC7E37324612B6DC2D40E217C8F4EE9B483838B33012CFD568DAF4578D56A170A4B15A3A07EFE4CC3A822AB9470BDD9517FC5D4CF;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'hE0E0CEB40F330B40E83F6C33F76648EBBE67DC68782396B14F8B93000AD41CB6E1394A06ECDBD45AF1E20B90D8CA831C5476DB50C89116C40D71E7155B1182FC842B439C211E141C38FBCC2CABED043E8943B9B720FF3B78DE90C97230ABA622586D92F54AA5B39C479AB0FAB0BD5B4A3F518833952867AEA9B7ACC2006EFB1BB29DB1DE6BDAD4389DFFB38350284DA52981510BAA0BED52A8BE12185DB8276C64F54BDEF420C4DC497B54B68A89E64A1DA45578636AC50301EB32F8F223D33D59FA88602EBCD678F890F53FC0F78694D72F1DE4EBE837CD7CB4C4BAB0CB3103B4AE33C70B67BE70546968354F69E278850867AA3B3338FE4F4EC81CF884F1AB;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'hF1F2A5DC96DACB7445D80789670B145C4BD676E5FDEAFAEA0E064267D1A4C472C0513DC67821630641FB0F64D480C9C1D1054734ED800ACB01AE7B8B663904F5EE2EDEDA1EBE71038040728EE4F1FB2E60B6EFB35468E5BB9A8EAB6FE3FF6CEF61FF1164DC6FA11CD2E8C196D4C2197F7283139AD52AF1416E31BC6FFA01BF5050C2B0E466C76A4DE466ED43CA16DA9151824BF76BBFEEA26389F8438511A7955EA0B80438A4FB84958427F2E62EC4CE8E8FC970183E3D7F76D1D0E316D3B3FDB3CEAEDFCDE613CE9F5275AA0F59D0E8EB922C5F18D7F7A9D6ACCA9C54E8D4B7569C3457CAC87BAD983AE5F84FB5831A2B06642A3E321BAAE93A9C4D11A97F7B;
defparam \offset_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h7D2AEBA484BDBB302AF88AA7FEA44B20D3C22AF06A0B168E2633C3283FA1B226E6F7DF2CC9BBC156FA22BCD11C398B52C51E8397E8B5D0342F886261A8933F077EB4A5E3E20B517684282444A2D80C002829359EDEC04C27AE3A21346306BBCA48318F33AC26D596DE32FEDE73E2A14DD29ED5ADF240213F2585C100E65D97BAB36BEADFB16197A6B0421CFFE2D0A277D90FD3B4A3DB367D327E247C6F675B893F80EF65B58462F7F977818C697C31826F7A597DE77CCD2689DC39AECC07BBAC17A0C8226B7504601469039704AAB7C773CABAE82C92BAEE5DF3F2595A18B20963A7B2AFA81C18DA272BDB394FA404C1F18C7BC86346BF8E4B7BB24253E8134F;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a89~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a73~portadataout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'hEC64;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'hA814293EE4E066375357B0EC7BE3E5CAAECF6ABE0461A8CA94591DDE8C6103604A210CB2D64B662FBD870EC93A296CDB4CC55F97763692575DAD85E28400A1EBC6A0D8857B718C9C485FA0779ECEE3A25A1678131E6F7AAE231E58F778D7A83A65E95781A480BE5C3635A3886FD05C05029430AF9826DEAEDACF902CF3DDBC8F184D485408E5DA59952F69583E5174215A254E6002F0F4DFFB2B1A2548AF77B4B3CF1A1BB4E0F8A8678DB84F341ACD7F7E53E81E4C0446D20C5532F490F0373F7D2A02E8292A0BDB005547B75EE1998D1035F91F457C17934651473F0B55ADF907250A10E514A7E34E6D4BFF6381FB9F53C4185E61727A9FCD3CB76B111586B3;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'hE0A1BFE52058CB5C81AA98EF732C3006401438F696EB9A80EFC8D3DDD8A96D4C887CD5A4202BD6C705584A550B47082E23B1244A46E3243D0054E6B0FDBAEA4F7B12C00742C92CDC4685D27A2C8B2D0F853598EC34CDDCD0E211E64A933DAA7DD1392188374B054741B4955F113EE8306100730861B810C7BFFB48E6B2E90F4C830814558A483014E439B36CCF607DD2E18C1F129793ECB27B7BC7984C457BFFAD2182DE5ADC9B7182345B76703558CEFE994576FC193BE32AC36F1DF03E5AD041AD42CC23D51AC14F680CA2DEAD8CD49026C066F8EF3B1663F89F7B88F0DC3B9EFD40EA1445EB443C5F33799E983A0DDAB1F7B62824FF860F98BC808D6D4275;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h4F09683A14FB45C8C8776E541A77379AE39E940348461EF85F19963079EED2D0322B0DDF61CF7A6363D8E1FC487AC1E66472991836C2912FF17EF50F8A7D642EA1069DA1C0F4495C80988B150F7AFC87B42FD9EF3A3B711F674A07851E2B0F6F74A64048C055B1BB520483A224F0F10E91311DE4EC3394C060D6D9D0975BF7C2110845F4A0922FDF81C0F3DF393A43D780C9241B471BB70A3CC2CA53592561D8EE7FED8818D2523F4FE21104AC041D77AE6A7DCD81E12A39AC3EB24B04C325CBF80CD110266CB7EB5D61196FE6C3C752B668DDD8EE84FA018789F86578CF319498A6691EAB68CBB87A296D7F125A0A01004EAB08DDDD0FC58B1FB6252EB23BB3;
defparam \offset_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'hB4E2C4DC3F891E37C0EFF0B4976A5BA26095C24AB17106CCC66968C337CAB62ECC158C19EAED42875455A73C0383507AA827E3001503EA340391DCA6BDA22FD59647FDC29520BE809DE9E9C6BB1AD83BB9ED4E64D5F20F371EDA1587A768E69787ACBB2FCDEDF6CECB18115B3EF325AC721D02CCE3853F664C2B50E2E495FC9FFF3AECC8DF3BBA728A0996A1D0468CF87C14C3AAF47C05185BA50A5CC10371EF7F1C90984FE97C053B9FB163959310928ECC68C692ADD1B76C6DD9E4732E907166F553EC6C8FFCB3598A3506E5EE453E63B965AD117730DDB994333F4191C6F95AE8B9E36EF4E6075E2FC9C785EE9B1F95BC195A0F4C9973CBE9A0A8EC5FCAE9;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h5736806DAB02EECA71C88BBD0B3ECBF936CAF4CF790F25C2EE3F507991E43F2A634EAB550F80C90BCCE2C03ACF2CC7924ABAD763AC6B17047604E1B3E8B12264FEEB6EF0F8733C01F49C179CC05A286E5546899C6D36C10BB4E67E721B70F1FB540887B29EBFB12A9C0763C47E15D580C181924EEF816267D1A4EEEDFD9BCE27C6C550A2C74990B2B5BE50647383CCCA4676AA33A8119CB59C42506ACB014999E73E76D4772156417DE37169F5C805E43C351365E7DD84633755A644D79D6B0A1FBA866CE56863F365B062829978438CCD588D96141D7EC36A75A725979467CB0AC4F1C6C44F8E6C9680E186A77FA3C0B3B55C0D8B628741BA65F0E96B61A3B6;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h88739E358D6034F2FFDB69F73E947586557FF097E7A46987DF69CB8A34F1B3783E688336AFF8FE61260509D6A9B1CDEDC66AD209E115F9F5A1614981F2639BF77E02C76ACE831BA4549974E4419B214F3A7CF5644E8CD9D4207063FB5CCA45248DA570BBB7C5EA457DE65D0A3BE5A2A27C4A76C4961246A869979624EA5DC35AE7778B4B29C855DEE7475FC958FBD4D93727E7E625596410B8F758ED0D3440FA763084870898DA80B6DFC455310D444B746C4E0D822EB74FD6FE8B3831287E31346146EB70015CCEF60713F2370E09047A573EEB392BA12957921C4BD2DDF6A1B7ADBBC9234BAD7403403CF9B703D3DA62D5813271E49063DE6EE8B1469E2B15;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hEF5A18AB97D84DB8D128F99A22206562A72E2E819B320238C8D3BC91C075F26C90E60ADCCD20FE416E1F96242473FA9C74DD4739070826D336B624B00C1D80B6D2C45E48E8A0F4D5EEACA56B9772B9E27673B5C084604109B9C0887931B69C4D4925DCF0BABF8879AED218F0614AFC202D02AA092E4070EC1937FAAE2327C3B4ED225C33450C971D98676D7AC3DC29C443CBF4E6AD5A57083C030DD3258088BF65B4C1CF23256123FADC2BC60841440FECD9B59C389D8DF32240CDBCFC3EB327B00321F1A2DEB3C53780695E1AA7F2175423CEACBFFA02683B030F7D4B12F958AD54C1D553E4C0E8475CCE021C9F8DDA24F0D1F63ADEC4D2143A67E5F44DA0F9;
defparam \offset_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hAC8C51D443BBF23F70A151FA3FEAA77D8E6090CB860288D2B4E182C0590781F6EC6A4EDC9811721D9E01D590D63AFDD70BDCD4DB85DCC23D32DC9B30E066B8DDFBA066E654DED8267C113787E61CC14FE8E3EF82584EEA4C0821008B4817A863300B26FA4C03080F3AEA5E884CC42ADCBDBC8DD57CAA50C981547F29EA564E4BEFAB93D9D7E19E5DD3B42707EB3E620D2122637EA6C2CEBFDC3FE3E097369AB739E7C6D4DF02275E1D97486832D1DB950BB82E517EABEC500EB8EBA5B6246750CA02FF8FF52420287AE6953661EF7C9E2188771EC2FAD0FB5ED53DE654E5371AB6C91273059A0DFF396ADCE524877FA0052C115D2B4750A500C8909EE81563AC;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a97 ) # (\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (\offset_rtl_0|auto_generated|ram_block1a65~portadataout  & ((!\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a97 ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hCCE2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~12 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~12_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a81~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~12 .lut_mask = 16'h11C8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h7B3615E00C14D3B322F55F5D5A8B73D65651972C8EB1A8C11DD78C0696B3704DC7165CCA1853E5C7937A9C943F3799FECC0F469356CF5E524932D9F551D6947397245F8327A6B03F200F3CF00211475B2B885CF32443F36F8419EC4F0A7D32B1A4BACB7877FFE3940983A3C56A8CF13F7BB9A10600781BE7571631F5F18B7A871C5CF1CF08930B05D69D03B8E2AABA318D224505E7D9FE31E72662E4B6C678C86ADC6921286F123457864E644F6ED56FFDB27D2B871CC2874CFFA51270FB81B2C9C32ADF31A19EE0A466C825D28F14920CE9EE8CF53690059F1DCA784CFBE650A863EB315550B61AF44E5E25C6AC7466F1C6E28C44D02A12EE6DBFE9478FE4CF;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h92CE3CD5686F42DEC9C36B4CE0C5294732455E72E150F6F01C785D4E0181A7B2074A789C7BA63D11BD2DD2B0EB8C414D762502130175010EC19CE8C7D7C872B2DA70800C2811BBAD1E8437611DFF89A8C9F1A3BE0CC63CA84DB612EE83E57F1E264B61930C8A2AF4910B77A7A93CEBC958DB57DD810DDE64B7551FD7CA6375C2DA5E9776995D734E1276E18E8D3597CAD66310BDCE9B32EA0A65723EE1F8C2AFD3F2272222AD885611966D2242E67A7A8A37467CF95E4F5714E4332646699850A1409E96FB404941BBFCB3693D1A08DF040F814930C22DA2DBB2842CABB9936555361E04E785495BFDF8619AA606BF6420DC12E131D7172024060E4BAA2F69E1;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h2050DC08E43D32A5BF83D2D80E2C79A60B527FF631699E3602A3F0B552112FFCC8DF13E41B7863945C09BCC3F5CEAB6CA49B8CC1F1C5A296A50E2E58604E4B52516DDEA42791336C3E94912080D452B387A2125ECBD538084E71020B087530A0BC76231068B2D01A5BB09D4914B9B277DE5E435EBB22AD2C0F7ED162F113891FAD1B6DD087889E7093218FF94D033D340D0FD1C83443AD3A3194CDB0CE902213797092AA663EB8F9004D6364FCFC5531356D6EB50A307DCE3B13DBADBE4EEEF1AE1FCA2DE13098CB26BFD1CFBA81AFEF00122356DDEF6D2708ADFCDFF073AC3412DCBCE17400DAF111AFECBD14D773CE6F8949A80EC44E33F732470A493A9865;
defparam \offset_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'hE7CF1F3C61EC2DB7DB38404DBFD47A36EACFB9755D580C0624B16827AECFA3C4A753A240EEA978F201669A70C4D0109B48A3F2A8985B0210E599C555D495F5DBB7E486B78102F1347E7758C6A65A53F8F26A5D50FC2F0A182BCFE9D736496E72000E142AECCE8AB7E66CA75D3A5BBCF4FDEF94CD0A76CFFC19FECC04D6DFC0D922DC9D4E543EAE556888A8FE4C220674EB323EC492CC22CA1946403BABFCA4E7B772B91C8B811CC186DCCE0A38453BA32CA5F812E061445FBE1DB3C291E99004E983B8A1C6AF08AD60F8D1F2F791B21CEC95A406FDFC355E937176B169ACEAC9B663AEA6F2A43EF919775E77052E983D1165624AF066081EF3129BA070A5C853;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h2773A9DB4CC447CB1D7A49A792C5BFB55E14A0CF93EA21E9BA645DA1ECA4CA082CA21E7DA079C712C20EDFC67130580CEC399799B352671EE24C15D6202D29EDEAB28C5BE7D33FDF27CC38C819A3D7A857EFF9D2649D359740D244936AE143409C590DCB5D57617EACBD7717900A22BC2BDC550204D0983B5C7D28F26603C60DF35AD0E330185B3915F6F2E29E11CEB1CFF1303ACE6DD5921297A4D99672185D6D8FE63C7C4AAB153010BF9B3CB36F8E0D210443C4A351F78E62D97437B77A195602CCF35ECA5C19523215775976C8C395A9F39E0FE2E92EBA6C1AA322E650C54FC23951084F69926B0E74590A9D1E14DE69186FDBD98691BFBAE2120F72C231;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h50DC67F494A06AAE7A87552A1E97A68509BD5F669D8B967C030256445A2EE0673EE36BE36CE7A11C58503F86B2BEA90DA3A65E4DF61F5929BE82246C8C884BE83E5F77E097A983312C54D2F13CAF3A4947BFAC7B603F870DEA12BEA0F3B92D01BF2B00ADA020509415BC2E9E4C68A4404966ED5E1BB963BFF9E15EE219496FADBB2F7E0708F8A6915089FD230E226967C0475B2688F5CC7FADC152712232D2F91718E7C74CFB72B5C106FFDA48F3EA2C43E75AD57B852ECC92F1978D4B0D1B0D52B5121AF12680805762FC66B9C7301C2EE83FBAD8EDA95AA426965DCC9A0401F8153240E2FAAD4D2C573F9CF716C3314F73898347BE912AC30BF5CA495F54DB;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h84E0DCAB67702023D4DF0FF8CEFF38829A27FF025F2ED64C066D0B771FB782BB2436C6B264B2AA360FAF4B035384A680B43351EA67DF1C84FAE6F87D6A626461AA3A7D3C8EBFDC8D39E7D7B54875AB65F375F4E657B46FFCB6216EF6C1B440332C1FF0D16FAF314CEC42486AE6E1F339B5389B1BA2DBD05C3743C43C2E0E71CF5EDCBCD8A12BD7C3ECA2E722C233EE3D3549448A8E973A73E1E687E1E2026ED7C732601056CFF6081FFBD15AE857A714154D432DC3A126D5B87941CBAFD130668C7574403D5EF04A0B03156DF51952158C70B434EF80564FFC4048A5F7173E423C5838F7DAE1049149E71287FBF2A8F627AB8DF0D32141220C8C3B427B3EBFC6;
defparam \offset_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h202BD66D01DFB0DBDC04A90D8E166317108F83F88E7942FD0648D696CDDB5FB4150D8B85496B0E3C5C035C0419A8D1576C4B440EC87B4D6FBB5FE3A5BA241AA4322A17190A4AA5823700BBC75864797702210353B75785A2D228863F343274A0BA9C0E51AA3305D13D3A91846BDC82B069F6EE600908B7E344A75E165B7D5E7B03204D835446D3B32FF00D3C2D10310DAA78FB2A83755BECE8962AF5C047439327276898760E117BC76A3AE936023B61F30DEE95B60D24808C39970EC44D93467393E580DACA6EFDFD151C9588E2D654592CAAC59F8E05A0C211AEE90FEBC0AD54427820CC0E24F305D03F548EEB019336E52D70752EC621879207A730241298;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~13 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~13_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a41~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~13 .lut_mask = 16'h3210;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'hBA6858FA2EDBAE5F60AF84E0D9715A59611533A17A8489C0ED9F236B7EC29799A70A0F188AE3C7D502DAE244F4E2C20E95083FB36E3F04879D5EFC18A176C3F77C1AF9B65BFA17E8BA598CCCA2063A9DB0C7E4E3F24F50595385F8334FBAEC4A68045C17BD63098C1DDC8621FC29889BA5FACD7E881C5C8E46D810EF8B6F1349DD72E4E1BFEC203838C88A461F7CAECFCA8F45875C7BAB73A064B3CD8DDAF9E281BEBA2B162C5D60BCE8B2973C62DEE95FAFA6A8E6DCA955E4340C5702F5807A05B924956AF5D379357FC3C0718BFB6AD5524446148107B9A17DC31F471929A7D284BD2BCE3C3B564A4B50D72F9CCDCE3C89D75029F6865E967F6328F8753A78;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'hC3F1D8F0A1A895BA3702F35EAE5DF951E55E84BFE61DD2A6B1D2D3BEC30FE18B7FDFD625F223E40BBF8F1CF57649AEC1FC2851E5BEDC53BDC9337EEA4DD9A1F107693B47C5B70729EEF1E4F80B496479576D13E93C36E2816A51747DC775335C0524853731ECFF94B843B38DF6D1BA79E40065CD108895848D33AE159005568C6F501DA50431073EFBCA462C073857D522A2E430F64F41284F17B9E113651DEF95B45F515756C1E68AB192053A8C1B8AE20D0464465F2278AEEE81C3AD7BADE08424C6A849D695AEAD53A847E0BA424ABADB04F12CC7513D97BA20F800199570B9911058C9A50FF58E283554420A9378052AED41B5C5D08EF48BEF57991DB9AE;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h255CE68AA8360EBF5728FF61A129CD31B25A953DE419CF45F304211CE004FA43D4F152F681F7AF4E67E7520ADDA3D4B60D6FD25C77FC637061D165744BCFF0699766F8D5E46777C071C61F2B6278E70E055879734476BCACD27EA9D8FF848CA2E8BE984339713BA9EBF1B24740C70A0F858B2A1B60E37440F7C803639543E17539ADEAAAFAC15A87EF203E750BB0F28BAA301B9AC2F481C50F30B669CA06E4F93E9F77065138554C5753FC039ADE8BF8ABEE51E85861FF36A77390E84EA7ADD245B1AF0B6A7BD2F7BADBCC570B6A5B88A3A3259D89B55663EF1BF4F21F6357FA1105E1749616C406726C9EE6744204FF49D98FC5F0D6FA41D1B2EE45D9C9840C;
defparam \offset_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h6535F5D68ABDADF268C67BA6ECC403D56FDC608B8C47EFC912219D6B4D53D97F343114CCB04331FCE0FFA9CBDA40F8648937C09E5B48CCD49EB9E676BE10FE0C54AF3CE78B81FA73015EDA405031C977C3FE8DBF818C51E31BDFD4DC1E5ACA585DFD11A9ED9847C5BB862FEAA25DAE8FE432B91B2047DD0F7BDFFE7F7EA97DF2D812D72A2AB303774B193EECED3EDF94C08F3BD9A4DDCC9D5209B2A479EFEA14DA9C06720578D18980C9600128894B5BFE0B1D79DCD1142A8AB8B1BCA0461BC38835B55527F96B98FAC5B991197E29A5E6A77DA07F7AB1D2808ED30BCB3C20A306D3314A03E6CB909F4AE70FD8797935C8C5C76C20B2BA4533009625F23AA774;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h959CB8E7E6841D5F287AB478CD163D64847312A2BB4C5C8330C40FDD0A59A632B1BA1C36B9482777F121ECD98DA5239B196AADA9DF16E6A92D639C71E56481022114313A4C92DF811C1C5DBFB9B4CE854729D26C74EDDCB6E7ECC56E23BCFFF668CB98A15464E799EAD916D72624ECD9C2C6F60F2C604343185DFF3BD53B280C92EC5DFB79F43FF52A5D787BB342364CA90AF451491D0597E1D9B604E631BE1429E8651C1B292879BE32FEF0640E8E842BD66D196D454FA22BA19FF778889EEA38153273E40796379319575E4D618DD3B9CEABDE3D0B16CE4FE362F4A7B3962C4C5CB276C84510EFCD3C14F6202D2F673D28A03DDB57D7F624AA552FBBA2C6AF;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'hB072A84D0BDF5ADF23BC1AB92E9D82BE24CC8789059D975A3786B13A11B2B3CD6A57F6A90AB9BCFD6547C85686DB001CE54CF072398A5358F22A79A225246A5DF3E0F32415598AF47558333C902F1B6E54974B6A344798E4BC6AD656E22CE0850358B6617A0C715E7FFDAD90676D7A54652E1218DD4DB31F3FED508A93055D125225518F9B3F24E57A74CB0DFE8EA141A068BAADDB0F26469F05B6A8B337E41983B4830FAB80F52C2136DB3F48690CB3158AAAC1D18E3ED5F1ACB3EDF2C1ADA4EF5217D2D1B680AF390A07D2DC48C9940DCB92D5123E171CFC0F00465374441F322BCB20CDCC25F91F433611005149D5BA50C428429BB130D8674BF3BC39B3B7;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'hAC83CCCA300088B85F33F916E5593F47D100EE6BD0ABDBDA929D90C405F30FDAC768839B34F4E0D759B67F40F9A87927340DC377E73770673551D03078347D7A92A1DD41DB32E2330640F158F62B70C587635D66B81561330B0E0E34D36A8AD787D52A5C34BB6F09ADC3F3576984F3DF098ECF44CA96C2149F43FBF75B414B90F91DC6E9A787DB3A87BFD1BBC6A11FDDAF283B329C552A5282B476BBAFD66195CF27881D5729E9B4ED3AB91CA338708EC74479A35DD0DAAA43B2563AA965B972BC55DC1964375B1BB2A8BE17B87360B120658977C6E965B5B534C02163548663AE7053DACE3D8C1722D4191CE1BEAE94FB04A36694B10370B0F1DD7CA1E44739;
defparam \offset_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h7E4C51E31DAAFD0365B92AB6EA76A62656BB9497C74574322383A6F95279F67AF82C1903B1677BD74B6EA3FE5AE200FBB6FB8B911928E6693536AF6F2AD013CBB8C91382CC147190F1B2A5B9B035CBCC4F0FC835DD9948CE7F910A839CB15BDC766B0CA2818FD5B188F9535DCAED24A70C2DDA0A84EF12D1C0F199F318AD3B34D3D5B7E4106A41A4051D81F38C554B6EB3C6B0578EF3FDA461086E16C7658D453B00AEFDD7A7C55E605F99DAD3F462269DABC8E958D6B82DA7C7296BE0CB608A9403B2912E8BE91A59214948704C8C75846BB837A5F304BF2C5661651A15FB61E72AF2EC9A50972E592C655DE2ED3850A53E9DDF86456761625D5CA9F5567FE6;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~14 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~14_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a57~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a49~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~14 .lut_mask = 16'hC840;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~15 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~15_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[1]~13_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[1]~14_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[1]~13_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[1]~14_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~15 .lut_mask = 16'hCCC0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h98B622DD0B2C15F7F4B31F61B73CA90D1E181D3BFAE23AA74D445C1D937C549C754759F90DDF69D04FD5C4BE9080CAC0B05A40817E3A1CEBCCDE9F087E902C8F897D9AAD7E954D3F39879A1FABD682C3F258653F8DB82021F9FC03A94211D5E80F5A9CBC06BAD0F8D1F19ABA1D6E8CB9C68BAD9AEABA5CDAFDCA10FD93C2680174F269AB4206C4728ED56E945CA4C28213C90F1A5325943F20E20BFA2ADB77F40886580C6B9A2F1CD999AAC39ADAB03D1B64A4B26415D0BE3240FC45EDC659DC2C4CC163EA79A6D415DCCB426E90E818146204474EEEAEA4C857FE5074E1F0611D42BD53FB8458F6E7067D1244AA857C0AB0D4442C26834038FC0F74D544D261;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h7F5211ABBF900C13B1E7DB39EB33FE227FFAA599FC7CB4676E073936C3CC73914FD5006D3947E6EE46F5B618DF60EFF4B6AC185FAF3E96FBE5D0FB6CAED3484792C52AF8730CC2336E8B763851A06DFB151190226CB4BC19F861E7D1B78BCD768B0DE0236D28C796BFECE8D6AA20435D82343A002EF861B6C7A057B59378B36EE0BAAAE89829FD1309DA58B2248DB046BE11B98E03A99C8B9D258EE20F98E7CEFD5775642036FAA4F0AD24EB94213AD69489B8D3D7600DD73AE5997973CC07E74CDFD4D12B9823E6A86D8BE8EFB5461A45201A3DD5CE4503A3F37B9A1F6ECA0BC10456BB2435D399B9E3A76ED91944924DF0E909DC54914ED7E2A5B406587875;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'hE0889B6BD2B5AC0ECEC71EEDEA58C5C9DF340CA3FAD151DA7418FC1FFE77E57ABB0CC1709C77DFAB799268D276495837DD786326DF4E10FF2B9ED3475987D5217BB12643D4398C19AD8FB3EED79927A3FAFFB9E9EBBD1557F5930E38D255569419E36FB5BC60E896810F6868666A55B915B51E9A0B95778B688FA95FD7004E07C76E3CB3A923DE8991738F0676CEB779517519719B2F0017AB6064DEC52A293EE5F9B8CE2CDCE410E4E8646FEC97DEC412145CCA6F3BCAB07A44CD41E0EF64AC0CC9BFAB6CB2F38B711D3AC8F7706817A98DB71405CA34ABBE1D5050B8154A0B5569984DCE6494442D7BDF82623DF220DB15134AE474787E375F7795E79FC911;
defparam \offset_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h4469BFEF5A9F9D7DBAD0F546218498C6B3CA111998FF03D3A62AEA82E91A278AB0CFFD6720880048AAAEF223EF76EE6E99019E0BE742BCC692817A05E05023AF6B2B3719FF2F8BBE75CE935499D1253CB567F6DC8A31F790DD5D4EA55C600DF7FB478F7EBCCEB3860AE5398FE11CA3A99A3E37EB51EB5A7E2E9D8D0A0710EC016FF0AC65264CA8874D263C48F5F5D4D183F8DAA2C889638113566C77809B971B0DC2DFB61E0BF4F4A8D6CAFB501D3BA9A056D8EA4CA9D26C234E21EAB3F5936EF02E42CFD3D4D56BF58B51E6B0B130DC448E3761035ECC15CFD5F46B0E5BC8142C1664CD3E620A8246B3FB9F58F014A86F1C0BEBCDBF69CFD9E2A93F0B87BD86;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h1582E41F39548781F61E7CB8D1A08C68F80508FB9E0B7371A5657E84BC1910BF9F033F36FD87FEE6D49D7B9E975CE3BD0319A80487CCB2CAD09307E9899B2E1B9A2BBD2ECC0678E0A719D409289EDF24FBE7227FA86481D18FFB4743ACEE5246961AEAD6AF4A830544AF144C7634281C7695A35C4CC1FA4D836984C015E0E00ED44ACFFF80083F007DFFB74456B26BFD27462989A41539D78C56D026E52F68FBB847E6B1EDC75E0C2B0E53326E79E93C851987F5B9A6B27E1FA9EF27A456D5925F3829038AD386BA520C008F32E845E45FB62963814BA2ABCBB1FAE55995480B5814C502F0769E695B944D151B6BF1BB72E4E3EF25EBD92F6A64788402CA1551;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h1BEABA3AF9A936014C949C9EEF4292EBD8AC16E21C841B8CF3687F03595417B52041E73A1F4245673D70B47E0B7D7837C6DA414D6C17620A5C3F2A47EB35202C484AE42882A8EF07319B5CC4B1459E14A58BD74F7205AE8532267A846DD9B5042EF978FE3DA426C26E3B4E494F70A5D1F219280DA1B0E8E4573729B81869447F906275B9E5A13C7F1D40AF2CCD220DEABB07BB904B601BC4AD994B0B8E4DD52289D9758B417005FAE0FF4762BF5AB4262420154C921C3619068279FD29182818F443AF055966AC48CEE47BB131B077E31C0F5D40673FEBCEA629A7E13871A9C08D7FAC78A5B9F674F4526EE125CFEF1102FDC81212BFB2869ECF1BF102F47590;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h1A0226DBD3B22A84645602B3F1C7E586A5D7E393A1115EDD54E445D78B307A305A382BE2CC2E121AFC1C36D2837CF1B91CC11A18DE23CB62B66FA17FC2F7FAB84A00F7039E707BC78CA2C5C058EF8FCD09D6617E991EE94AE89B9E29D3870487388BDFC9135605F614D8471621FDB0928A176A7A2807C8BD9A4D22E3C693A60D74C3E266CF4D26EE81BF7D1547D0551A44055383B65F72F50E9716EA8B11A5B7D54641C49A2E70F0007F5DBD23476B9F4A2E9628EF163DDF18FC1D3FDEC0011B6415D62357844BEB7B95CE114C37638BC4AA281A4E985C4A45DBEA065260C7F246B50E3FE9C5D4F276A0CA74D3AA18F6ABD34D6828A82AD45DCD0779C1E42547;
defparam \offset_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'hC230380398B966F42ED8F309C10778DEC6A51245ED738B4F6CE7873B52C579525DA5BE636848F4912BA10744A4C27B96FD613E8E367AD61AEC3D798719055779FF82538278D7F94063C99AAF31564762E0D62283E3AE817ECBFF0DFBFADC457CA4DA3D3147EC995C777079BF38EFB386DABB1CF9B1153583C15A7A6AF2389828F3FD96321F4B16E242714546C86211AA87CD6382A1B848DA3DD8DDF388CC38218AE6845A931CE6FC35F876DD201962160DBE6CE5B7C5F7F1F538823D58904B7A816F7F9782D11883A1D51DD98EC7E294AC76E4AD009647FF36BF89FB8ECF7CFC0D84C985EAD2048F01DCCD4CFC804A0F209BA99B58397B9E3FF7569DD0F6D2D1;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~17 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~17_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~17 .lut_mask = 16'hC480;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h8330F4E51DB6D4E468D419D70A90CCB311CC5EE8861D91CDFDB3F1C950CBD22A47A9CB037E51E6C2A2686C97DDB1C12D1D51A0D855AF5E17489B77B2349DA754B6BA558B2051EF38282ABDE61851026417A96AB555F97A287E857A8AB6EEFE443143C99BA3352A1DB93A22C1F2A66EC5F74AACAE89BCECDBBD8BCB52DAF8D639E30325AD4F448C5AEF7DA5779E355ABFD4B50C3D0F0D6C62B32FD77082B0FA43187F94B8460014953CEDF86A9B4D58AC49F3165561FD1DB1BC41A06197D6CB67E1FEFDC80028BF2A1D1E63AACDD451894C66F812D0A1BAC8ED722C1ED47A5E8B73FDF2AF8D75AA5477B02EC77A38FBA4DB198F2EECE2DED623EE840CEA81E0C9;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h7E56731D808465FD052EE409E2EF4C4AE7CC5810EE137596A02FE9E3EA685326055ECB4E3716C0AD02AC04BB0C0BFAA5C91F474018E5A7BC854BEA1D831EFA3AAF78ED7A846F6702B83CBA33A2E82BF1316F468F8220CB8151ADBA8B2000010F91E38282ED3B1173C8D88F729EC95E9B80D1D791F99D03D231C6556676B1B22F83E8013D276AAE06EA90E5D1C820E057CBA94496C643A401A18BAB22FD3FA6A662E56CD86F5B2D97DBC98D84B666511355FDC5685D6B6AFDB4ED40CB6948197F15D339804B6A9D4D601B9243B991800852997D36EC520EAFCCC643125B6EBBC8C88344005B84044C07CC575304BAEB37997A7E974BCD78148F07DE2B739A7CC0;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFE3673E1A120401AA47C9FE4EC17363387BE99FF737D4334B96D035F708924A6320B60B9FD80A0BF6A9C02D9D28B8026B3A09A6516F42097C9E93C824AB1295DBA624F11D4138D10432563CAC41B417B4518C2013B5BAABDD250485FD0BDD35DD51E5737DA6D3115164AA6005BA4B343459D5200DD4441FD43C07428C0787A4E47B0E1894B88337A89534F9A5A11E023E2F7A0196286F078C2515DF3BFD994ACA6F8B4DA81C0B1F23A92D6CED52D9E97BE7A8D3E0AFFBE18FB3ED832316F370760CC0BC96E815B14270F596B3AAEEA772A02E5148D5AE664385564BA3672057AEBB8C17D0F962C871AFEB897A5B780411FF14E420400881C88D69CCA770600A7;
defparam \offset_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hD96E96FB3F49DD3BDA40119EDCDB22A820740E103149A484DCF3642A7BD29C5B9F35DA2E15ECD9283A8BEE8DAF98DD647028E5933402503B7C18D25A10CF2442CB9470076EAF65EE1578507CCD06A45C992B913DEB2C35762BD3EEDB03E60B8BAEDDF28652BF1F24D052146E833D64C212D782C5F5FF13401AED7A45CC398DA031D734F226764C548D7EF7309E1280376871D95AD978A6FD7A930E9531603D70CDAB0D550B09465E8975AF351512A862386C5EF65DED92F01531959C8954A9CB19369371463F97B99BBDDF0C70A91E2DDE25D1039EE250AD43C85453BB0029E8EEA0168E09D814DD6EC1583804FE68971C93022EDC65E88F4BBEB5FD1966CDD8;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hBED8C51CF0AD6360FDA6E9864EBF8C368A3445B5EC8510123FAC8D6DBC9AE456A336C00D1C84455A2CC3D5A9875B97FF1B410DC0B1C5A135B4768F05688D4ADC0B0F9782CDC6B17B9A9629EEE3C793BEB46CFE572550797CC01F98A5185F731BCD35AD076BD7B36D5A23C73BAFF5CB9BDD1EE92FE4106738941A2C29004099D070255E2E41ABDEB8069FB47680F710B408803892A7F63F117AFF9B5F84177B80046958B30AA3536AB6879351FE41CC73977E524C8284FD8CA16CFD75D3F7149860D8FB06A85D16C26B3AA44409DD9BBAB56E165AB099F7A43D2F16F055F7A7C985D5BF312CBBA16D45DCF38D40B417216C68FE24F60D92F48D40E91F7776A0D6;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h82EFAD2B0B5B914F8E1DCE6BE59F169DCC16AF40C5ED3976F9FC8C54C2D6486DFD619E410A424EBBCAE3289622913BEBD62E2A7C56DC07501DEB4B0BF9FFC39AE3372D59403E8B7CF9E3183F8A5A4559D1E3268DB6B52E7AB8F0C038ECC12747B1664E050C8A3E9E6D6A70C45F7AF4330B885DE625083D9D1B9EFA2781336C188913395DFF2730860A06188549A118AFC65AB0B29478B26D677AD5A09FDE7DAE0C2C7FA817BC03BF3A85F72087C58C4D089763E7B4366254EC758CF83924CCD1C7BDCF57AB3A20B0C2AD91B5E30260C23E96B2237E5B7939C78BD6651DBA698FE898D46E54D2C2265CA5795ED70BB9854E5A2211C69727C69E22FD4AA8F828BF;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFF0AA33F41974262932686682C0AE3D55D69051AC538B77F097F880C259D80D4185A207B5BA859EFD02FF1ECFFF1D965C3AE48F267E68BD7DBE1396835641FAD3F150CA8449C56F464A4C2011F9A977F7822A80F8D7A0E609508E07F83A15F16A649C13BD8A3D2D97D3C676C9318DFD4042697EB538B163B7CE2E07A91609BA3C83F7CC4D00E6151BF3313513B4D487A8821673777508A36CE17A9BF4808CC0D365BC967ACBEC9CD45580427EDC6988E8B4A9FEC7DC348DF4DA56AC666C737562F59605F477CA5E1BCC525E538C902974E33304A23146F780EE0B5F939E3BB066FC6500277DE7AF900E4059E4EFF6DF541CC3C9547FB4B690B4D992A7A99A824;
defparam \offset_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hEC7FBF6550DA170878260EC0E3693ED00A7400BCDE5A1FC82713E7C24F060804B0489BC98C4DF16CAAB42BA3668CEDAB806890E187FB977CD0D1441B9191EA1FEA1AAB02CC4E0EF62639357E510806F4B8E051D512F4EC7AB1366F26A747FB5ACA2995056C7B752BCCB27B979B8673F631603C75C573E1968DCC9E0DD0D37D464B8180A52A69713A5DD78843187CB7340D7919BCDC923FBE786366EB6A62BCE289EDB5467784BC4DB1DD9A6E1D107673E86154109380AEF23BADE8C854E8FEB2C0F4A7996F245BCE628B70DC65C8A37C65F98B324988EF76022EDBC39BFEE5447ABBFA7BAA48C5E7B31983BB0EC2921B6F45C24A1BC6E02805027FFF86D9EFF4;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~16 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~16_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~16 .lut_mask = 16'h3120;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~18 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~18_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[1]~17_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[1]~16_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[1]~17_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[1]~16_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~18 .lut_mask = 16'h3330;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[1]~19 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[1]~19_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (\offset_rtl_0|auto_generated|mux2|result_node[1]~12_combout )) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// (((\offset_rtl_0|auto_generated|mux2|result_node[1]~15_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[1]~18_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[1]~12_combout ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[1]~15_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[1]~18_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~19 .lut_mask = 16'hDDD8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hC12F525531BD3B5CC9D9CDAFA8E5DA20879E3ED20666760C0A44539C0856AF4E60FE9F2156EFD7619C338E80CCAFA992780594048F3D3A0D16E3F5FC622F2FD06BC9B443038B8E4DFC419DF2D58C44C14F1E6C4D5FAE1B6069A660E25167E32D02F3980E1AF949D0F88423D29411C12C43EA1360C0DE544C6674329FFD8D6ED5490310516AB963C69F6CF72B8CFF77AA61AAF8DD90C8110F8FC929DD3BF68CE4D9E97ECC7203ECADEEF8B7F76CA3D7D1367E3688832F26DDFB03BCD8C328A3B2FA019A44E04B03C1567599749EF3A16937DCF26820D630595AD4DA3926B504F630985487570BDF71EB0A1A669E459B471D88E1F28FD5913E4FAFD81B4228CFBF;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h8FC4506106CDD817F6B439B4857351499096B2AD6E3919F52EA29F7658D8FB9D5A28F0205AE101B19BC5B63438132C82FEEE22CB7E48BF6C30BA72D80D2109A5869B573BC04ADA3765F66340FD8658212FC39D303FCF4927615683F4CC04C98A1E1CE5FDC71B2889545DD5E3D3AE68C9F50060BA5CB25C0EB05B826E02B3237E56F5E707DC9BEC2945987791F1E85AF98F42BB4218B1784B2E0BAA9BDFD179A092D7921B24FD4E1DD88ADF4E8AEE14D6BF0DF57DDE34D4244EB6884073C03ED53B852C4C806D23D887971B732168ACDFAB70427FB01C56288C972CCD6981E6FE27DE9300BBCA812258C9757282811C04A7E69D8CC01AF16427A130A19DE8426C;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h300C2F379466A506D4B6C29844AF6D66867F9465FA5FC7ADF95EE39BA0F58D21BC02A8CF5435246DD76C75245E1C5DFE37052674128398F6C37D4FC3A49481E87219D113E0E0EBD3E0793D7D45808D240DE29A006AC828F4A4A630B2252DD142C7A57C10AF35A75CB07C6EE0A32FB77BCD0DBE407265CC2815600E3608320FDCE905702A853AFBF3C8DEE73BEB08816DCE5149B945BDE1283D301C2D3D12DB909CC8D65AD3C10CDCAD5B9DAEEF1F5F9F01B22854E0B25F3A288A93F7D0BDE7FEA2AB23B96B53CC74E282DA7B3AB64ABD2F9920E913225C76C90B466FE4D58EBD570AED438B7EB69B4BECF6CB0FF28530ECE9F580C6D2722B8C6FD304BE5BD7DF;
defparam \offset_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h3E05DB1076BBE87FBB763D966C1DC362E634A9AD57C6002191410AD3F6A3A995F44F822A459ADADF39805A5B06AFD53ECD8DB56E69BCBE0A9C3A602A5C278995375F17057B43B5B4DF852BE72129880D98EE67698919B526AECCF9EC66854534AFB2C9FAE80AFD086077D767072126113B2C64CA11E65955B71ABE44C3B7F215731003CB61634AFC0CA550CB20ACDF9955182E5486CC43DCAB11F30D11FF3BEDFDFF007A367233CCFDD493E5C2A2258469DD507DE9CA54A10E8DAADB33AFE2FCC994EC1C96E56521C56C01BEF631766007B0F536BDFC60606CF02034C0DF4C37B19C4C17C13C06FD81E9F7FFAA005200188473458BD98A195042B814A9952818;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hC80BEAC1BFD53C7576C99ED20CB0409BE0F25BAF372326AB560D0DD301F7B733D27C0F48C17E6795C7FFDC8E2B8C88A6883AE5D721B3AE429B852663365932C31E83534433B214CD019671A6CC71F8C8A39D50AC200BEA3260C54D272E5867383E32A6EF5855B869FADA9E34CBA131A2AFC7FF541C09D8467827D222538878C638F944DD862489E998B05D30F1FC63FBC79A73F02C1CFC32C7639273B63FFC116332D4C8A3382CC0C1CFCA12215003528EB4B055A9673A0BA5CC16F95038B29EEA6A3A269B21EB78A625C4E8B23F2101F1D3882ACF0BBFC73FA7662FEF20E3722199E0E7E5E1F0F8D6AC2986B45FB0C2428E45BC68903645A56C70716590919B;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h63E423405FE8BA15C4E0CA8C218A7ABCA33F4EDEAE75AD0945396334D0D0A1CFE21F81DBBE69A8D238D90B704A3EA147E1ECF79F72D1FC003F6424F9BC829BA997A0F1107EE692E0D6235C06B9B5A5D35983C81C77FAD2F5150EC69DDF0CDB985C4515D770CAC634CF2199C7ECE6C8BF2278E1587298DE6B6AECC700F73C1FB461BE746E0C90EB135D773CFEE1F2621F21E42C4B9397D5CF1CAD6C5954147C397DAE019F90E88D515E4825A2F3492C81B94B42DE0BD70352992C054294575F43EE01B46BAE705EA3535E729CB95E74BCADB1D5055A1055E062A33414E7AFB7A0F3AFBF40D85063C2C5A5B662DFAF6EF41C2D74A7024988E4EF3CA1EDA771B178;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h794D239782B6CCE331C826FF104A983800987B5478A2FAD15F0409139F927CDB98EC4650FA25077B2FF819F71A6788AAB6503269D4AD656A9EB76C678154AC479F208A9373195E600A66D7E51E938529984D5233214F44DE6E25FD1AA4485AA70D373FCF6A418CB2828D63E2D8F47E87A7716514578362AAE511D9CD7A39CA9BC8E4246F3D8334BB45A8112F359653194C3EFB6741FC6E504790B36462047134F3E53C13D557370132DDC6F7597C1B7360B7E7C610A742C88A28549D9E6015BBED97DD87166EF36793653F3F7D9AE3CD751F0F528513F2B8EF0F2B6C7C57D58994D54B9183C98815C851F296E6D96F8EACA09E6CD2EA6BAE3507496C23027925;
defparam \offset_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hBE1493AE7E27E1EA4BD0979FF7F32F105085438CB888F24C049815896C87256746870A853627BC30DB3B5AB5255FE5E5F641138BD21BC3DEFEE6854211116553648573A390DB5768B5B26F1DB1E99422098C0F139B9D6A51DD689E0031B8B1682F295A60227535896F7C85D0A72457C2E4AEDB6F466D086667C63E012504BF787B4101D9E35B0B9CB2CAFC75FB26C49419E7CB9A8194C3B93F75E31934E7E75EDC18CDB9306D047D939E0D4CEE0D114150D9E4FE433DC245EA570D143F006C52F2AADCFDC7A12C88947F122327A8AB3271A33B841A5A4DAEE04DDCE463ABC5797590F5867D86C9D271E561C72E2C798A0B3DCE361DE61FE7F9FE7FFF86D9EFF4;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~27 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~27_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a10~portadataout )) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// ((\offset_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~27 .lut_mask = 16'hF5A0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h370FAA40785570B9FC3DDE04B56DA80425313420F19083DE271A810CFBE460F085FC40D95FA01A7FAD85764689F609951EEC8463A10A61AB9F865A3FF56B39B3A19C837FE27B5E29DE5D2B5253AF0012EFA8CE16B4E4EF0996981CDEBFE3B313E152486BF4BA984F57555527BCF4094CAEF707DD5C687E796FC1076B37D884FEDCD94A3ED4462843CDB308C8B64BB6677E59F38CF13B92051F1340B45810A966CE03459C9B0C041C31A5BC42B418B44791E084BB774305BC4E939B1528993EA7226AC94CBB9375A87902A065CE121D0D1974B51807CBA72A45FBEC9E1525B1A3D7A40CD35A60C36752FD51210673D9383C0DF7010E6F46563D76B17716480254;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'hBC889BCBAC79B16BB5ABF1021C7836E8638DE48D2E7E544CBB5B39259B14A304D0EC67BE8F442B1F0E14EF721F3AF51F6182D05944218C30BC6D0A846E964A36A1F8F3FEC037C7603857B6B8F67A8DF53EA03F8AED5AB572F387361B5DA822091FA488698C8FFF01BABBF3E8D9E4B1D2F9C96FD70032C1FDC096AD56F3EB2056BD4B2859802AB7313CEB9E2D76E9885F723C034F605C26DB23FE97D8A8248B0891F17C109DDC14047DE3935CB610BFA3BDC46FC183A71FC4870288D691B5116889E2A62824519A5115A86043E356144D2911C552DD295CEC6A86553615DCA420FCF7BFBDB91336311A5B60C90C2882F0D69C1D0FD94446DC681413421E75DA0C;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h11ACCB27094FBF381109EC72E78F45AE57240819FC2DB37A79A8A53636A2A66D69D9F029E9A450F47B452EDD443E8490D0DC2AE44A17A0E2816856681632DE974A68B8DCC8FC2E286C88068FDD1E8DEBF20CDFEE6EE886AF5B25861E9F7F38062BE563A4A69679F673DA54C2E377B5D7C9418DFBD3BA6164BD19823BD5BE56114D28B2E4ADA7D85811956823FAC4890C7AA2B3BCE06C4F38359E3A6852A17363F2593A55E7919E1A3C13FCEFA1CB9DBF0287C50CE58A9201FA45F34B420AA2ACB39FAE5585CA1F81328B2DE546C798B3CA857FB8221105C174658E7BAD0FF053CAD5A07CDEA9EB3FB9479379FFC92D7045A271B55D0E51A30B21F9B01D66F813;
defparam \offset_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'hFD448E66518366AD83CF3EC2BBF7512BAE4D1EDF60DF177A430484CDC9F269BAEFEC41BFF064D3B3D63F0231285001770C39867B589EA5715BC0BCF5EB5F3D614A7F46025E693FFC9E2A2AF22DAEAC2F45D367416F92DFC56864EFB80AE4C88D89DBD4CF25991DBBF9BC9BC010C3665D2235EA22EDCF9CB5BAC73DC928BFE2A726AA0AF2029EEDDE2287F499D8459E3F96C67FC412B99FE34E16E6D229436BFCDCF12DB58F8D870A6B9F16F63D5FABA8D85DAC456D0E8969C76DEAA77CF0B5C3191178A69B68E638A845F29B521502BB646DDE9A32382CFF2E23F84D5A20D6784CCE0A40FC8AA42F211D93968F8B5848F87DC9F2FAD8DE7821D8AAEDA05A3FA8;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'hDE6C32407BAD0F675988CCF6F6EDE32FE20D15776711FB028D093BB20024F7568DE2FD56E0C8E6CD50C383CAC7CD0E43BC94E101D24029860E0BAC5CE938ECD806E98CC2ED1D88EB9DDA5FD90A25DE0EF21A44453A252F0C7BA94B00BCD8A3F43DBB4FC1CFF54B9096DB5A2E5CDE736D15E4FC6168BC604187908D2954E1AB1177FACED1B747596981153852E9B57B9ECA8B4FB6F4B6FCF0FFD3910E5F047C0BDD8EC4BA5A4EE406F745633735A1BBDE2397B86F0A8BEABD6FE5F98771B00C5C86135E97C13E6879B4CD113FCEF5E900865AB70AE5A3A0EEF8CFB75B42B7B3CA5A59284222FEA06855243BF58D7E8CB35052FB5F5DAA48A489BAB5C0F1C0648C;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h614709E426AE435B7D1B03EFEEEB47E401EEECB14883CD7D3DB84F69C7A455CF101B3CBFFB1C1A3FD98548F3217FF40350973AD6F475D04C164378D50D2D0C156EB30F8443D83ED42A11C0D8B6BFDA023C54AFFDE19C911C421F1A9069689A6C14EE5B0589AC7FF85CF0033EEDCE59CBF78441F055503794E31B369E3DE185054E63FC1EA34ED14362576CF0C789B277736C90E1587DAEC5825570A4A870B54D146156ABAC70CB0453DC013A0542CDEE8F8682CF242A4E0351DA5E2A8F78C5003F5A39C848C3CEEBC8333591F8C699114F6196AD79BF83363E9A6E78490A3339B519107AF3B61A8D791A2454725342251594AF87EF2B020838BA25B0C7183CE0;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h12EDB0E1F6BBF39DB72BE15DCF28054D71106AC2C1A677A0CE401BBA6D7A5226468066C591781FD03ADBD34C8E19457CB46AA7E2FA7252AB5F9D7918265855E963E61608168EB68D974132846D6F9E3CE6AB92BF3037CF5962CF94FDB3E6B54B030E9258773A61BEDC19AA27F7CE9B2275AA2BA1FB64C0D669153AD234D3AB79C2986FF87FA222F43E53EB7446428351EF95FA1E9DB2E22BEA40AD84D249B3F0A92A8D378BCC4CDB776716616209D63528730ADC1F89AE335AF3EF32E6CEC227787CD492720244C4AD7CB1FFE366B305D1623DEB34DE53573C364B8839C625071B528F8868C928744316CAF3717565D50C78C13C36E95B8958095D0DAC08678D;
defparam \offset_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h6EE5E4E81DE07D713CF70DD466E084B3977646C99997BADD9F0F0DE24C13869A927F1EF1B1927EC4CC98CDB1892E8D1F77ACD0D77F238B8D2294E5082F36465A58FCBC996F80544C6F62DCE24B35634E671E5D1D4EFC470F30EF8B1D9977700CB3457FE7DFBBDBCB97C6038EE64E2346B39FFF1263BB8277A6AD8822BE7F350CE5CD70D4315096B73A2D61E8FB3AE08AB99689E2BDB93D30518098AC5EA85C1E2CBDBF5A5EE7BF4767960B844AAF8D794497FE61B43F86CB858FFFE1FF4BF21896D1010C926816B3352ACF1811A5BB373016DAA5CAA5937CAFFF6E594BFF2493A0CB7F9BB273EBDB59E1439D151F7050AD913F34FA3CA08935C13D27F93EFBEA;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~26 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~26_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~26 .lut_mask = 16'hC840;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~28 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~28_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[2]~26_combout ) # ((!\offset_rtl_0|auto_generated|address_reg_a [1] & 
// \offset_rtl_0|auto_generated|mux2|result_node[2]~27_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[2]~27_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[2]~26_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~28 .lut_mask = 16'h5510;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'hAB47E917D8757D3006439E71B7EB2C54338D835300C854862F3B4AAE6ECFBACCEDEB44637E42A305C0B5F069C9FE2B3371473E7E98ED62D0BB6889EDB0E6E6356826983D15E16364654E05050F3305646C3506E6AB8532FE9B226F8544F81AE31D936DA8FBDEDAD2767FB1F80F745DB56BDB4FBFACD3D4C51A533655016D34F0176417A1FEC41ECB1CBC1C490A35256D568A5B143CA1325D163CA17459D63490FA2A2C3928B704AB3B407883DD59180EC7DB77D2C8C9EC96D54C185032F7C8D21B19AF965D2D0E993805CC3D3C0663DF6A2E9CFF29247C3A1AEA85313E76C088FFEAEF9DD461AF518D6DC6A3AA22903A83F04B6FF76D869BF3A5A00F55041357;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h71D1859D480D065D117FBFB904DF3D05FFD614B639ABB5FA1A727D381229513524B6A17BEF2D8957FF18E55842DC94FBF0A9EDA52A0AE8DDEBAF47006A6F18A022E8F9FED54A342FCCEE33BA701EB3BF0A28AC8D81F9305706770CC70DD690600208008AC3DC88FC475F0EA27ABC0EDF537C2112FCD7FA9747B3B022F046A410F23A85E572AC1A7EF246DD1A180CBFBC30D35567B88ADBA6FDBE79AB5072415FFB949B2A97D73DE402C09975E8FC83EC1A36C0EBBAB35E9D613BCC902996F986CD8A590D2FE149A42D076D2449C8AC558FE348BD44F9FDE532B8BE55B66E5DA6B3D664CB8E7C3652033F0ABA5A5CE8984276A423F95E16756DC1088C323D3529;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h23438C0BB5D232ED1C9916A3CF895B5806C1D20E3610DAA850CCCDED597317E5C5FCFBB52629761C40363543B9928CBA24D72342F291659E44380C1250EE693D2E6C2437E3CD96A6AF36CF90037ABDAAB8C125547BBB2EEA2D726F7E529212CFFC94C27A6A74DCBCAAF5A1E3139BEB56BBCDD0461AFCCB73EF360BBFF52EF8398BB649CB8D6078057F7BD1D9C0767F2495C5188B1779EDD4487D0316E75EBCF84DE7715069986D5E85D701ABB25A5F60C7CC1ADC8C3090212CDB850B3A433EF98EFDE3A4DB27233E2EB009BADDB085DAF3C9F513FE60012AE760E87E192DFD7958D91779C564736F1E95118EC49C1743FC4FB021D5828FF26BC45C05DA4586BE;
defparam \offset_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'hBA75B4B89E7CE0996A604539199DB6FC5C0CA48164B92859789D228C4E9A901ED480CDF806375E9BA499CD31DD2F3115A25CB1546FBD5C10C57CD2EE819C0174E408E30BAAEC430EC4DBA83A269C68FED95F9860A5D00E5918CE55CB8795F872D01CE17FD4812761B7F1AF16D0BCFA4C113442346DE52BB75D6D5554EC3375CBAE3D8396271CF880DF95E7A9FFD6C9A123623CD5F88FC0BA6FF6B0A84E75B1991602D19DCE7C0F54946945FD724F65C91CC5694E82B1A936395D78E58889652F88749EE728C4E5918603057001F45CD50CC52FBFEF485D6AD64997D948FB6D1962F7EB914C3EFADF843E1B9125B9F3EBA23F106DF8CBE181DB2B99107EE2CEA4;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h5BE34EED4BAC192EAD4B53979B1BE9E018144FBC3A132005AD2461A978C900A0137A2B488AE29BF4B548ED64DDD16F6FEE21E7BEF4BD7C595BBB61CF4776BA5B01BAF089F0BD3E327744B7326C2D4131E29AF5A2E0FB1BE9C3FA04572A78E024730ECB98D8D1D18B7CCFEF810DC27C2D342D53BE14F507634CC879145EE6E19C00130A4A531E691CA96B4392D8C080880FF4A97946AA9C2690E04ADF6FFF0664DE690470CF869C8A7F1FB2B0931B174A16FB78E2ACF91E41191C2907EC1D253789C99E1E312C7F66351CD90FE68FD4B9812E9234C1BC7211BFB173AB709CD283EF763E7D4490707F5ADA03B569BF2CA16F2A58A5A416519D1B65D45C07583ACF;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'hE0B9D793CFB659C3DB0875EDC456D8B77DBFBDEE1E4012958956B9E3E35AA6B18A68D74448AF04813C7FC726FD2B4AE10F000766A1057790455C0127BB97D1AE3DE50E4D0B0636BABF59EC1511432ED8BA581E6190FEF8678CAACB074A717966A3C78A5B70A119A19B8C47D9CF9186B15B1D4CFE59B37E4E2BC8446AFDE45FDEA7358ECE23727F1AAD771A37419D37EE26883045EEDFFE766734F3914C82C75D9FE5195A9FB2DD6E2BFF5B0E49ED84604B8E80220DE4EE45EB08B2B393EE526BC1D47E2E395232302B1BD60D314B34D0A2EA3F387A365FDE2E74F97C26A4ABDC1512908AEBB8EF31AF96407060204ECA4FAEB3356F30F3095EB47DAA934D1FD8;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h1BC40C96A79E718B6A54E59D89E5362E3E9D223F613965987B20E6365BA0920C59F5969FF7C5C3F03DF94BFB553F440609FBC02C4ACBBED552F0E2928B316A220D45F4BF60C66799D004BD0FF10C1AFC09BC5658BE8E3DB15AD034B35B58E35C2B0A7647F1B76F06DC94A6627B9E00644668EAA13755606748601EAA210C37FF96ECC8BFB4295A4D52986ED621825F4F8AD3B5AFB277BFEB872EFC81FEB2E81BC320D90B3999F4ACDDF3782B5ED47BDCF3C6F368FB125187BB771879E49FE066487A7CA230E28CA03D7D2083DEF91AC50585F44941833DEFC4D032462F411958BADAE685AF4F2824F9C0860C4612AC1DE42851E2A9F6CE7D2024116B9178C13B;
defparam \offset_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h1B74D49FE7CDCE62D4022B19C4FF538E9F6BB61A8044A997ACB5BDFAEF7160B50EC9F150F4A04CFCD45CF6F61D2DBE33888CCEF22B45DEA88188F5D6D38E12776BDA2A1486660C13688C0A5DD91B1957B98F9076DE9C6BDB874187B4B70BAA808F51D2EA44AC071EAA2FCECCB04FC11B3B4A6C737B688B1137200FFABFFDFCAEFA002C89667FE069CA679431F9FBA5A913D6BAE5A8FE0AD8E07BC003023B53F842D732957322311129C3A70AEEBAEFF2B0205FFB12B4D37DDDA1EEAAC74F5FBE8C11270B48F3F0F9442B4C11F94EFAE14C9624D50B02E0171EDDEFC4CC85EAAD6C497C4280E02EAEE1C8246B780918A2E9D1DC23AB4AC0DF53EB9DEF93020BCE;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h3740B24FBCFEEC58BADEE64437DEA1C0557534A56508CFC347E5315EBFA0FA45ACFA4DE18B9888725151C408B6027E03751A2B86101EF97C7FBC8F2DD16D274767340C4DD462F36A88521F5BC1D8EDD7F533F9A9FAF543E3E6369D09B36FF5C16B036022F0F064049AE45162FB823237BE8B2E28BAE6866496796160DFB98776283BFF002F4523C654C8D0F66938FE45CC6BC3B8C863E5469B77FFF59832E43CB7E3939EDD76731B0EFC3E043B305D4322DC79E1560CE5423CCDE3D454F1A7B3C988F66ED7C3E18138F6B1DF04E8F2A6A2EB82A017B6AFEA32021128E4F724A6033BBE039151B0C635D6BC380291DCD20C01A21F54E0BAD47FD86638FD6F6558;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h80FB1E3832FD965F7DF0DB96D84CD118BF6D0A1BCBA2A1A84960A63548CD0997C8308AAA61EE53F85B78A5CC6C0D8DEFFCD4F2F0DA70CA2858EA5A2917325E8859547BA55B41AFFAFDF0023C776519DFA141064EBF894419439CE0B840BAA371E271B3F77D6E763FC4AEC184A4CC71BB2AB562DE62A25D33CB7DA4B3B974911C07AD4DE2C3B0E8E5BA301DE5DFEB1D527EF807D450F17847146798A0F3ED6B5B381CB13E1A20C64DF96106F0E5D406F390F6DAB95A1218B0C3FDFE81025A274DF7594367C679BCF3DD029666F1F7AC5337C3D2E3045EC30BB2AC945048ED59AA1E9269B533D7C3F5ABCBBA04A8707B1942C341305C14CB9FCE5F5D08E142EBF3;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'hCAE88A33B970BBBEFB8992892DEFA73044480891B57F8DD9550761302CBA8A7A7BA5B61BEBA6D1680DEB0FE630A0733DB6DE4A63289CCB1CE56755FA8D87E06363C600CE4BA65C712BEA808C3DA8343EB648F9DCC584E2DD3F753875F95A196BD04C4F8C204F9C9150E54BA15618A8869D9CE613FF77C2CE4A882A0DD3BD91E3EF50A1C2B612B4FD00C7E68006A0F9FEB2CA744223795F4D4122F39506AB55FB92293F1431B232CE6606B5DC12B13244E69D01611540C5EDB8A2D43EEE6B39B6D67B7F253A8B87A045D947A4F9705F4657683D17740E021D586D4AE7270563393F281E6E80957DE4765D7CA4079F844851F5C36EC4DFA3683CB9A18E201FF795;
defparam \offset_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h4F6ADEDAE259B5390676879DD0371EDBFF19DCBD7223C6310F34A6BC70D2D4BDB1236ED520EC9F39AEAF0596B0999C16729B7D6FAA779F16A379D261C36806A1FE95758D94E877C135997B7155537A192459C62179A4A7F09D177C9BCAD238AC16D62E418DE0B30E9AD3FCD52C99FFA292CB0D72011BEF25B2493CEE28F12D47D0971B36A32CF9F801B64EAF0384C00BF9120D20BE426DF9E21733DFF1471EFD9FBDFFA10C290CF9BA96CE25EE1F0522CDD24B05F11264FA9E211BAB4D43EEAD88D07FB35EFBD09CD859B538456D3144A783A64057F1B6696D891A8A762858C5147C71031C4F0D4F265F84FCBF1D5AFC377717573C9A24BB5C53B3842816BCA9;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~20 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a90~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a74~portadataout ))))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~20 .lut_mask = 16'hE6C4;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h44EF921EB0B320E60CF44A92B0EA66D7908BB5C250BC8D5F7E29E05BA262A3BF5263189F9BE43288BC5FFB63E0C3CBFA0E023E9FEF29E55249DA4EB1EC55BCE2DB0247D41FE5822E7DE92693EFFB42C2B36BA9A8E4324318298374A571AF8D7209A4CBFE2FB8E978A52E4519A3415154263DAA8F7A7C985C391F35036231C9D34B6BCC2C542BE13E1CBF420E641E51C910077DC0D6C4E2630E030DF7607961CE55E3AD05F11C15F16F4C02F927FEA38DEAF4E162CB77FD5C6F23539282FFECC430AA3C387C870B7F2CFAA3D546FBEEE19105BC49FF46265D953A5EFA3FD9C6928FA5621AE9BF3A8E6D72D9DBD92B9FED6B0F41B0A04B1EC502C140C0717A6051;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'hF65DC613EF1AE30E707C6F3E39808C097FC0BE37D9D4832498344DD1E643ECF9FE6B8E46887FB596381AD5424735CE136B5474DE6CE9428C2971952DBBCDCC3AF7AEC04ED29B691DBAF2261CC7BD23C070F50E45387533DEC79A34B921C7334F2DA6A9D0CF0578EC821D0FFC8D55A47594168D17EBAC6E582F7F7998B83212AD54C32FD2FB1E4A61F82F597879C0021B15AFF518095DA14F7DBF1D44EABF2E8BD94CD3FF9F09AEEC06CAA483BE8B6FD2C00F78EE7F4B4087C34882805F22C757D5B214D7C0BDEE01108FB5806F5BFA093DF4EF8F913746217DA62606366C40BCF6F2B03FDA8C57F6E7D1DA72A6DBD1A356930724AAF88BF6D1A655C84F7998A0;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h79DD003E746861CA008307E71F1E1CEC6E6DF05D951C6771AA7FE0D68EA1486C88C3B034DF97345BB900237787609C6021B5E290AC5FE5EDC85D43F88957BD89EA0486E068A380EB7C2FE1D851AD832DE4D9A0B64BD2AE0983D216771E07E61F1BE75E0FB8DAD7D7361FD6D9BFF125BF658725032F85290FFA786F7AB1087AAB74B6185D7199AD08EE2A9031FBAE0C1A743B4FF6A298C007CC76FBE3937F6BD7DA4EAA799163A7080E759564C146C5F80D1F9C09687E2139126A4740D0A7C8301FC08B6124A5DE09E0D307FFE56A37DE7802A7384B3487CBAEA5031585EB016AF85A49D3189328860EB0BF855F80112032A105CB28077240843BD55F4767300F;
defparam \offset_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'hBE0642C1D56E63BAF4A6C02E181B52A34BB9F72175B6C232396CB9EEA48BD47DAEAD2E2866BB38651BECD5DACFFA6A4BA7F826432C85298F1BD8830AEDDA474097ACDCB68D3DA41FCAF9EF1F13E14EA031184C707B1A71991ADBFB394A51D58F15B9B82F8F945863446E763AE8D5EB2247CEAD2B00B0AC232CB5694052C6614C0C350820C291858456EDB878F95727D5387E4A3A26ADF807CC163856AA35FCDF02EB70909D1E08E043B24C426BAE5D0724028CC579A64D4F64AC66DA11BB9CC798F77FBB2D3A2A2BA2876689CF1C13667C688305B26C053B191D48E62D42113DE541C1A2CFD9F083411DCD36D9217603886D7C221CC59719C57D5216AA2EB17B;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~21 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|ram_block1a98 ) # ((\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a66~portadataout  & !\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a98 ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~21 .lut_mask = 16'hAAD8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~22 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~22_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a82~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[2]~20_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[2]~21_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~22 .lut_mask = 16'h05E0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h178F8BB111ECB6650F1674033BC23134767B726F5AA3244100B5BAB1BEA6E21197EAC1B5A4D419150EF3DCB30F87FA57E8643B1E69F47FCCEEA25D1C4721AEBB441D101D3D4A9EE58D04BB957CDA8B4A92EF41DC56D3F78D74293097ACC687B06BE1F863C342498776368F043C03F63D8CF0843C5AB62A877A7AAC4EF879467E2D830BB3FA7E3467F4D7B6ED73DD61A54C461C1749223987E537F939EF33AF13E7EC1E8FFF20FB7973A11AE464E2421FF50B0A6C53C33AC7C2C81505928721BAF334C70C6766188D30AA472222F41F4B4E655E7F4C1B554B7B68B5FE5C0D37ED305A91E1E1E276055423472665AE39A84AA777044EDC409A1AF86DEC6820E814;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h335B7F078C24757C96AD5FB23820329E60087629D78F7139E856EFD751E148AE022CE8FAEB289E68DFB129E4A1ECBC540B7130D35FB223C50C898C6DEAEEE8FF823DD44AFB2BD44A0F6693591EB75B29FECCB8EE641B641A6705A1CD076D3DD70FFC1128AAFDEA1531E29F1DCC17DC9F2FC75C9C0FC5A7B4E219326E9A47D3E1F8D0AC36C642CC1572306CE5B6E632AF3ECE03354B645E1FC4C3EAE9598ACC39A2D16528A30F98586199514DBA301FDC9EF4A9AD980B378E5807DAF7E3AFD6C3ECBEEB0AFCC6CCDC572B170867BA17B9A03EE8B6C91C2B53826834CFA808EA8FF9F843FD4F026506637A5CCED3FB00DD2F11B80E7E6C018E8F22D0530B764F1E;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'hB63FBE49A1B9CCAECF7633DFF66E6624E8A9B0DF63B0DD8D1CFCC5D65881F2A13F621407B21BA0C9285B6069EA0CDD8940D2D45A5F4FD18A3CC6EB2A71938483E39347432A8FD1D388451782D3A4F66D71B18FE6B8E24BC12C13FD269BEC7919F5FD764504EA3191267FB3E2FBD3E6697B0B7B9A0B06648EAA5F6D44EC30F1449C9B20B967B397CCBABB132B0F9AFE70C0459A9909460B86C37550475BC8E3FA1A5E07AC70902BE60B4BAE1517C25D5BFBFC6F9D88B68A0E4B97D24B1B0010BD0585DA3DC33DDBAB17EE55DF9BE030E3674A26CE425C68D28E2F053D9E3D191C71A79BC3994D67A8BDA0C1C4F6C850FF0C9693A7ADFFB0BD439A702BAB47C7C6;
defparam \offset_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'hECA3B9D76AD5C25B0170BFC1943418525B398A8E696335D78D430626CA9017D146E734730EF19ED254B202223EC96F692C818C64CCA7F58DD833A7730A9318D1FEE1D957E547B2AD56373EF01676DF1A56572249D2922568BB9BC6FE890B0B0571FB55341890FA48D85771A48DD3A2660816BE413C09278FCF00B488861439CA033C2F352A36CE273FCFF6019C1EFD9207C7D292A65AC1AD4130BF669A0246B4CB36B22630FF713FEC21512CD2F92D2CA57E3C056D5975CAF809A3942FFB77DB72E57CF01F4BD48F5FB33003768F17E15F8C439F3964ECAC1FE4A63C72C42767804F9F0A0CC0E3F49CB84986469E5613214B899A8A36C684DDEA607D87BCA4EE;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h4FEE8E20F97FFB2F4DF9F0B51B84421DBD7C8E0B86B5287F6E09B08BE26633AFF179C1252A6608D4F55FDD1346B3D25D724183D37D5D11C0715DC003F73F3841D0BDC5F767F4487EF67AF27B779147D80512463C4BA58645B4D64557EB3244AFCD1A931691B2888417E4D9E637E2668E8DA202523DAE4BCB359271911B2FA7D68F000D9110319DE0F80F07A6D1D7700CF3127D733D2829B2EC88427268213F779ED757EC4F310C7A7D4E8467158F50D96F60A70B54F621279480CAB5A064F20D440C7BEC8173196D7855E667DCD27C10A3719BF6D81032AAD8E1AC4C68339730AA6E1725FEACE16C4C0FA9961A3CF7CEAC4DF3860A50E52250425DE18309B349;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'hCA413F1D9C18DE66C535258460B20149E34C715FABF23B9CFCE203637117B5968FE8813CC2C170AA6ECDC9443372D7F6ABE644276C7798D98B3404C81DC4731C8B8C82DC96030E270417EC8674AA8A2FAD6C3D5BD9973C2AE0B49E3875F1D2DC992CC797876F604FE4698B3EAD90F69FCD24B1DC94CACA8527AF5686AF7E1D0185740A795A4DAA286A6467441A5C16DCF4EF06BE8753255C8739536EFCE8DFF9EB4988FACE001C4768D2320D0936A71FB06DCC197D775C5F3F26CBB52D18D76C22053E91DE62E9526121712FE3CAA2A126C348762B88AD1D24E9A6A1BD43AE01C97D718BEA91691C1C726CFFEB763E624A0848A801B3E6147FCFAA2E5A9E8FD9;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'hD445C2618D77CD679E82ADCC4C36099B25E8E8F306F5A99DE8EFDA1B6CC6578637445AF2CDE84C558E7E9DD1B8421B1FFDAF105E70186CF11B7D774A3580844576853BBAB71DA84E4271E443F0378BBD61F0FE1E7AEA4AF7EC714811166C0958E871ED781FBEADACD65662F07B6751CF324CF3B1FE2C2234EDB29D26900132A1D156AF3C5045616BB2F8FE3296716A8E1878EE034B4B1587B8DB1F0750A40BA65E8296A7A19BC424E938DA59A08320ED21672E2E781E75617B543D94FC9BA8CE6B7B55ECC231658431D570064B4DA2DCE61282D0CFD1144411E7899E8E601F61633F00DED08D37442D30BFCBEE0FD1D55147298649B5A15DAB1AA5BDF2545364;
defparam \offset_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h25D8C4A8CFA3FBC4751CA0E2012FE35CC3025D96ADE2B120D54179A2E489E475FDC0CA83FBF5A00950E3456176BA3ED2B8D545387BB3E2A8B19E37B2AC35E00012B8A6759D802A6C6C7B9FDE2AC5ED8DB65D57705494E284C57204CEA1BAD4110A7CBD03B885A6AD1543632B56ABE7F045C81669050061792DD4A239444E899D2438C6D37B3EB3CB6A187F041CF5E80BD28302C3488180839189A0B6EB83B54BB51AC853746F0304387BB892427FBA1A851B584F55E6FC28D4EFC2E77C566860E9B0C92F49255CFB54E48183984CC8DA227F4F14654A3876CF021FAD939F3259BD42A6CDE092C0C1F43923DF5C619F15E6E7EA54AAD74CDA770B5AE7B2B6AA0E;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~23 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~23_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a42~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~23 .lut_mask = 16'h3210;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'hCCDFE2FF5282B56203261D6196E166F07257FE8B002964E8CFB428B390FF6AFB8AE8FA5465289336A5176126C7F0253D4199F6399E0CFB1B2104FAEDFE8BE7F7566C46C8A26E371033DDC8F7F94099B6E8CB67D624A3EF229D24B34DB7719E47D27D53F9A7A514D3243BE84E84F9BEC11D82506F0E5587C903242CACDD8AC492C7756298433BDCBD763B712D0EEED8C4945857A5283CA40164C81DC33434ADD5D44DED2DBFCAD55219A1774EC0C37ECDF8B204FC74BFD29E2969654224FA32D59A6DDABFA9A5F9F27B04ECEFCE8D1F94BFA35ACF68B7D146E46AFB7F2B51D4E991FFA506C1E39369BA0C31EDD923F751ADE8B284D2AAB3D32043F80C19091C03;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h529612B3489E047EFB73B2BAD3979E93637CA40F02396838C6D0AFE3E647A6F4C18DBA79A2A085ED6473C819B9C1A53A41C8071DCAC244DBFACDE6C2B0A1E7369F7163B0CA6EB27DCE82A540AA1ECA7940A23DDC5FD43A9DA0AC6C6BEC3187B38122921AF5A3154B1B5786270AD5248A107F37952686AB0A14177DFE25AE239ACB95D3ADBC9931DC9EB3706BA2055B8D59A6866F5E56E97DFE78A80FDE453EFEDABB001A62E044CE550AF77AE6A3F66938A0FCD4AC9417DD84413ED91C802305FA114A2494C01EF7F5D9259D939D991A4563359FDAF3D893110C50090FEF87076B695EF02077FB83D935D5804580163B43F9FBB795FB1923CE59BC3E75E77102;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'hEF65B38303BB2D45A0EC66083055E5FBD0D97C811C8CD1B3663F2650B5E9DB22A719FBA92734ACBF19EED7AA0718F16761B1C8CA2373EE6CE48AA25B2E8EE8CA365A2B9CC48B2FB22420854132F017C9F9EB880830B264D4DBF553E5E125E39AACF92B42758442385CF7BA433A94EDC55F2D8FACA37BB22916FD7EE8A882B14AEF376A4540EAFD21B1E5A7C2A30E2C016BB721E01F2E78F6C93D6A88C200C03A9E56F4DE53EC86CBAD12A0FB8FA2DD687199F1B07D868B0C2BCF61C07D4DA7E568CF7D4FDCC045A5E279228ABF9C704350AD49B91EBE0F911A4CCB61272EF9F476BBA3539926459A5EFA25E655ED4570D0C2C2EE9D3D8477BB41E349893408FD;
defparam \offset_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h1B3B1C088B6261FCCDA21B14D5627F1DDB4D3CA644D6FB5A82AFDA0F87ED7F2A312AE3E296A894F7BF116C49DDA593AEBC7161D0B99E7FC182181B05861A50ACC656554FD5C3B8E240D02051187D14F0709B799C114D83ADB419F11078732E4921D9DFFB7FF1FDA5B3C29FC4AA8253132A449467B92451BB3FA61C154AC7632C962A9D10BAC700C9C0A05AD3532F50737015C9665649636DA44FD36E9B2EC717B5BD30EDC1882E17EBFEF1D65A9DE8FDF85438D7E7CF02B23AEE13A971F12A22A3772D6D980A598D270F64ADECDE9B70D812AE7953FC4B08E579BA21ACBCF1FD6C89E58BC6E81B8BEED0C31EDBBC0B6A87C5024C9B838593CE1C2171740C61A8;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h38E47C381FF109FA90F78AB7BFE91BBCC60468556591A4A6AFC4848C57B7E6AFE357FA5FF84CAAAA725D7E8E72CCE2F0D0A81F0BD17464FB71832E5688484EC320BFC9964293435E93049FA7C1E76ADA7729A4485F7D48FF4D50747F97336ADD7A38AC52BA328080D92F8645BA806F844B56936D252AC5A946B3978849394B1289BB5C84155556772CF27D4F71E127661407161D90565C2119F7CF305BF522B4C6DA229A4E5C31826AFA9ECFB4D0581506A0E578677C84219F3079445498659309FC7708E13661C5A2959F6B92F51D377F2EA6503AC476EF4294A557D75A277458642EF59CB253F472B06E47984FAC6C28B54A4CECECA310D5E1404C502AA77E;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h14CBEC0470DBB99E69B86B959650E9E0B4433F4054271161A2D465A857169B2B461F6E95E34E0752A0373DA3FFA7F57C2B102097E7B333964B6CFF67EB60A0541AC37AF1C2E1710677DB966A8B482061D672015478719DE57A8DCE01F995785D720C6A72A52A1B84D15822ABC58898984F8E76BEDA8AA67000EFA3F612D456429CBBD7A483EE6D4C38A379075095BB374851877235A9C960142FA6CA95804BEB1EFB659232FE3C33E8242B0CF39B58E080247AE5C63BF3646C386EAC23DDC2119DB86C80F6F33C87036253F2D1EBCC7030BC38D83472B18FE02FFE9706A1404C4BAD3FDB43E50697AA90533D88E740CD12D572C891868E7F2083451134B5B5FF;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'hC84F5FAA510244AF982AE306210A77D4AF1FD2682661C17E491F861F930DE0A275302721113CCC29D8B78197C2400CBE4A14EA14156D9EAA594AE6803751EE9D32B820AAE1E8DDAC49CDE4327F73179567474A748DCC6226543B66619491DA6F6E3896BBDAC9CE9CDBFCCF0D0DC32EB8BC3BA8DF2B2BA370F1182A3526D8BCFDF2C75597964D95115A1E82DE6A3D98CF2AAF5C9F3989AA4BB501122CE3A73D02EF40447ED7CFDD0CA454CF542BA782030D259C51C6C3E81FC5539AC3828CD37A4FB6CC54400FD6D57D9F59002C2283D65C01EA437A1DDCB4C19E8355CF5AB65607B4F15DCBFB2CF2CC9D4A67503132A9C22752E9EEC3681AC6BA72F25B634F6E;
defparam \offset_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h1DD3D724BF29989B807BCA471BAA81B931D66D3067560390811B838E88D1C0337776F559124A4345D523515D342D06B9AD5DC9AA676D56590FAFCC3FFB47A9ED85C5D2911443022A60D7764A928AB661D43C28B35CEE4C44A83B433548CB4AA5BCA5A9CC33721A6A8F22D65F23C6E5858E85B3273D3DFB21D099C7023F5E6E85C4207C9AA5025C9F25D7033A6E4E705F56FB3B861BB5F4F64AE04312FEED01CDB70F1F0CD60E340652B7C9D04A8A85850A4BDCD1D91402CE8B60A2625AA537378671D38E67027537040C79F332A8A38B8718728EB0469CAB3FB6E00DD3EEC32A55051CC3D40C196E1F0FA296C2928F35FB347493713F811A15337B5D1F5EEDFA;
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~24 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~24_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\offset_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~24 .lut_mask = 16'h8A80;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~25 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~25_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[2]~23_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[2]~24_combout )))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[2]~23_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[2]~24_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~25 .lut_mask = 16'hAAA0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[2]~29 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[2]~29_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[2]~22_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[2]~28_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[2]~25_combout ))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[2]~28_combout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[2]~22_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[2]~25_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~29 .lut_mask = 16'hF3E2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h3970AAFEEFE65CD21431333382E2C1370FD73465F51F0BA89FF308106BCC1C087A675CAAB17F4434584975C0E02BDDC1513F27AE45730AE5121FB063EFFCF4009A7B92FB2DCD4F65A10E4125C11C821D037561A63A6DCA661C7E95340A5372BBBE0CED8E6614C710439CFE87E951FA31DD40CC0A135AEDB7164A3006B915A414F9690E0C7C283BAE37FAE92310597D6A6492563187D2F27645DE6400D7A172661CD49944169E82B94B7FBBF4FCAF3F9B8332A7E6C8CBBBD4614FA752D81C9429CBE2E79399FFBE96E28F86CAF25378D564CB457BE32B6AFC014A88784CC768FF092739C7772F7DF81DFC2AD125DC0C7D049222B43D136DBEC8183832DE5FBE1D;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h0948CE5A39499FAEE5A0DE1B1CA83CC7B8AE4F604586ACE122AAE072822B36D87FC7270DAF0C10DFDF3D0E7E6ADCC0824D10CC5CFCE6FE7BCB58319202A7D1FB6B8B82FA6DA01C4ABBFD63077BA438D85032DEE01F77CC1347A093102DE48D8F27AD67031B01D0CA59CA4304E02F3340DB9718770A445AD9A6B8816762FE7859F8B6B7839ED9CBB9A6F05CED5D000BF76EB0D840FBD851DDC4CC5AFBC41E881C9052373E99644B44CC01E42D84ECDAAE65B7821927C8DFA5F02223A81C80248F6FB4B40D6F42D2DB9FB63C28DD389C01BFB1DFD060100AFBF6907A773BA3AF3C7502B4F4D0AB0EC0C3B429949B1DD0720AFD1DB1864F090A32DD825A5C5A05F7;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h47F43C842A9824DF0FC716930BB204B6554196233A49780CC37CF90308C60848EBB3529CA29267C6BF5287B1DF8DCABF1BDEA83B8F7863D5460CDA8741D2F0D18D94D667936BAA03BD220D3F02D9DCFBA447ED8FA6F78872CE0C92ABB031417DB4EB2326A36701C9D7DA9F2810E28BC0E7AA8F19FBD7D6A721E660C05A3FDD0B9CD6B812CD68B0939A7CB8FCF9DF341BE547B2D3AB9EEC4F8F5215887D771A5934DE38C0BC7D9A3ACD48958B630EEA1EA00B3B215FC93CD1179194A06A4E8292E3C79923BE89B827D8BA7ED34971C78CBCB9BC2F7C98CE83FD4B39FF9372150C0F41E267C73AB35EC4F8CD2CE8A674CDF63AE11E95AF4C6365292C1065ADA8D2;
defparam \offset_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h12170BAB5D4CFD3F16D6051969445F783FE94C807B15DF867E6B944CE0B205E180BCC384E2357F1377F97F15D0E3C1A8BA5392A425987E83D91122A51824639F9C804EFF3A04E9351FF52736F0A35E3099091E6DA19B98A28B7E3EDD6F0FEFD2E9D9569BC821D807DF519DD57614EF112D47C5AC0502F39E1373CE309F732FBE1E39333C595CE4C353B6ED275F74A4D4878268104502466706148131A02FCA70BF2C89EE5CB14DD87FF1B032582EA600DC5C0340081B4A3D659F3AABE9FDD9A8A6F4D23878A35BFD6EAA5240F3D1EA80AD213C9BE41540D7C807960E10843DF223002909354E488951BD8558A2BEA01C1AE7887AB0502EA36238824C78D18E30;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h90811B1ED64B7F82520CC050BC3E8670DE2389F1F1CBFAD4663FE2DDDF0F03F2C1578EE71AEFADE98E89EE94289D086EA563E1A17A867C2F5C66415536E1EB4816A3579C507D745B508414FA0166BBDFE790FF14AFF199BAD7943552E18531A7EAEA9B0A9F5FC660F216E5421AB7088CA7C29905231DF81FAE8864CA755D398113252766698F27F6D65D5FA89B7141BED5E9E86E3C0787E461DDAE86E67887A57CF9E67FE41804E03A32280B929F2FD2E5935C982B7B039CF27678BA2A8C14179FE112C0C475A2B9AEF4566CC8B42FF7965BDED17E6CA4C5DCB29A53D5FE0195C530E1BEC455BFE979B78DAFDE2ADFF8E18AEEBB04029F1F6C03285D3D44994E;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h91C2B056E5D636855A981C9FDFE2E4CFB663CEE0C54E0D3317FA4700F204A760FA3B76B4185BC2C6B8C5D2448E9F8C39BF7B7702C768606FFC3D840D965C1BB0BE75580BAE554F322CCBF3A05D0047D6B138CD579CF0D8CA8E6E38957CD5F4428E3AE170019B4406EF91B19F333FB39F95493EF3B6DC860FE89BE918AF7B357E902956E3365E26FD8D598F98210EDE4F64C035C3CBAADDD344CD64CFC66DE1C41359C03ACB6BAE9A562B198A77C4F0F01EDBBBBD4561CD1D97ACC77250B06C038B961FAF01A70CFCDDFC42A0518DC835578BAE23130444C3980BAE61B7BB0841952F480143C4F6019F38D9F440063FC9FAEFCCD9036CF9B0AA6484EAEC191281;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h8C6072BE561B021C6DF3E7B006238A6284F4E254195E7B14B7C7E23A4CCA6A3F42CE1509687C371B0BE8BF949DC5EF1AD93DBBE07BEEFF5A10C458668E64B1D4F8C5BCF674E66F530CB74DC81FD546B4F788685616347AC271986A50BF37178441A2C5F9B4382F97A2DE52F5A300C449F86249D70DC92181CA44B3A5944E6401CDA4FFEF917FE83D7B5DFFECE98206C804FE9E471E17D79E7749E37DD3B6E9731C59D8133D9875C5090279AE9B547A4DB44FF155D973CE26F3E7EEB81C5F854234D34C29775BB1D09941CECE1655BFC271F43674985564BF04CAF064013603D3BF53F1CB35F7381190EEC844FF465E0AC6349B73EF7BB07738EF24CEA5B1802F;
defparam \offset_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h73B6FF25DFA7F77D3C30007BB100EC7C62A91DFDD6D94AABDF9241540616A295389EF275B25D2DEC43111031B98F9BE5E29CF34A37D3290E12E49DAAF5B83C38A53F9A1AE48214F8824439D5F10EADF1AA7D94A28AC036BD886D8581843256A0F01E6F9DD3DD106D6F3E7EF0ABAEF26DF1C5C15977FB7F582FFFEFD74F5BF0DB05A8B6014325B31BD0204DFCE92581E7FDC54FBF33B0ACC33C6F00BCBBFF015426FAAD296C0027C8826A71DE2C5A93F78AC7B5C132418A7DC70851E368594621B11E004DA83B7F11A163A3F1EC2001FD7AAD7DFA48DC680EBB045FC464039C1DD162BF7ACF236CA75F46C4C76927305A81E8464057C635BE1BB9B983753B3CE4;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~33 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~33_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~33 .lut_mask = 16'h5140;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h8EF06516F0959D81AC0E7ED405A6577E4E3255AB836A222B020D3AF2E7ADCCE22B0F7F4818017437788B6033B8BBF1E0BC9103DAD4D778D4A94512EDCC730D6ED6E565EBC0013ADEC4C0B2E657FF81A52BA1BC6A495EE135E14E0E95E697D9876F54BB43B128AA5299A2EE54B4FD955C47395E1FB3C04614999DFE0A97ED67FEA536D8C7547327220ABFE2F68019D88570C1FB05F351CE2330FECBFE4CBF1E6743267C8165A42862412FF3F773E194427D5BEF965CF5374F9C1D11660E7D0C9BFB54433927A26A398ABF8364FBD68B0B31B7C8FA8B78495FEBDBF79DBCB1F875B78ECAF8AA26FD8690B2C032A45582ECD68C9451B1D94A8F1285A0E6B916A31A;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'hB2E4B3D17CC327E9CCD3A5501F2606278AB2F645C49FACDF031EBF61454DC1462E9702F93CC0EAA57B67152D018752ACFDD63D92F3BEEF861C02FD48666A35019ADAA55D871332125221DD7E084DEE67AF5D00025D8DB240E7F3C13874F81D7BC957E87F62700D84E7DD3B543F8DED5E9986734170F60C718EFB831AC3259AD7C3BF31CEDE68713D60D099E52670D74846B2C8C84C54564BA585BF4C49C420DFFD95ADD9B3693E73F2AEDF0D35F1CDD2618AFB593D55BFE4D1DEFDE6236E17B234B04A2C62787EDA2394E3781F296CD796BF77D213AD7CF5AD371A59E21CF6E7C8382627DF89C7FF7325A2B548D4E46E3BF77A05B9D6B40D6182981B9E71A8E3;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h13EE9A9A5205DD8C4B9D7A8C7E106C61AC8C8F80323164358C60C0FC09A9DD7CCE5FF447FE687156C21CC45C38A94D4455D154D6AFFD532A0DF7B26ED54A13DFD7031B92F394E1C560533E4C94D2ED8EA8B9BE61B07543A99ACD9C4BD8AB09B2E055250B3688642747930CF024C344D2E1E4E80DFCA2CDB7F151F3B4A0C25119423A07787A46FE1A9B69913785E174D818B2AED5FB2A66019E53D82D1CF0B023F768E06A8A7723449A70F1CE18D7D5E3750C038E5F276C2E682D5E4D7039FCA1A544FA6A1FF37177A0D0DF86CC9F1C6CABA83B5A7603E55EEF187C62DA2DF199D8947E55372C1B30C79D00A3FAD68A96BCD6068F8DF541FEF404C2750CB05D97;
defparam \offset_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h98DA2C903BEA64E7D7B771E650FB19B33BC1A069345717D40E0987092E4BBE91758F65657C90C8CB7FCD74BF7CE41B1A1C76CBDC2BA9BD5B2FF4CBF04DF50F45C7D9B4987AE8369DC9274A43E1979B04099C9150B153D46A083A01FFA2F23B05202B6B38818F7D9E5F159E9814D7E8A8F3E4C6C24BB1F274B035B7FE8604B41D86A5C4A97778C1C401C5BA4FDC079B09D2A98D39C5B38CDF7CEA8BD0223ACBBA994F5B95B16DCC06E4BFD8CA7BCCF62B409A73D1CEE05E86419DAF1B11422CFD78011948F19DE44271DB84D959F506A93A3A783F98CDEBCEE3F943D4CD3881AC5E17D158FC27893DF16E8604E04D1181313C235F4EB1FBAABD35F8876AF4AE18;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'hFD386E0E3836BC9A2D6B6137F6FD3B3758E8AA14972F53BFFD2C5426095327723BFE919644A734F0B33CCD66CA5D69850E25C2352C88DC528062FA0567DD81E332CE2A98C09C36D935F6D988FE73367E403B58B55011E23F238679E0E1F75C0CE77B500CF77BC27C0706627BFF8037A54917D9987A460716AB966E59679EF26693903A81955AC719608962A569048F311D2468741D3BD6F68EBEE0DB00C3408580804B391455E5BE1BCBBD37F033ED7B8493C5B42B5C332C5090A379D1C48D23F0693E329F13DED0034DB090CC86FF582BE101D61821B106EF5ECCD0D7E32D333404660E5CD64D688A8D91DF9284D1A7A3B246F2C5D1C52EBF6A345FB3413132;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'hFDD94616561CB530147BC12AE03CFE483D20F383AD30F53B0F0F6E36AF56E4E62B21D209969FFB382F9A291C1AD714C34F8FA1150EB1F3362C035C7B179FD25F1BBBB61C6D3A923FF933F1D90CC3DE40C9580062BFF07EF924FDC181FE6B005CF7FF3831B9A6185B413D2D997D0649982D00361FD3FAC47D5E343B4A685C5204C03FF811DBB4E03F8723C0A3A047EA9E24042171EB0E359032A4408C200837ED43DD821371F1FFFD3192CE03F46D67F3F43AD45B461637225506F32DD22020E1CE23E7283F31230EBD5A68FD38647EB738EDA9E1000E25E328878C4BE14916A3EA4E440A598826E52477DBABD1E033A10E390DF079F3BEAF431ED9FAAEC4A7A7;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'hF990C0CA3421C8CF6828E3005E49C3E65FDF635FF861FF717120B6F89D640B3D83C3BB6671443425A113EFE16403DD89FDED45CC90AB5B181697C782E70BF0862ECF4517EA660352D7F3583B2451224597C14C7DB69FAEA7D07D13078C6BE12D44C56E7632CE65AAC43214D7A7CC2E7EFE73740DA13135BE7EB83C013819800320719C155EEFED2E497A78E3CABA070ED3E7301FBE71DE39AC3606377A2F50A8B1E0506CB37F8D85F9528C7BE5F3F2DEAB33E1FB5C51CC2E248D35B8D4560530B34706669FE311B7010060B0305DFC3FFC7DDE3B86023FCE30DC7017E76038EE07FB95A3DD8C0D0E0CF0CC3927F30CD98600E365E12825B458863124130BB068;
defparam \offset_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h388E0F79F1B27BFB9473881194C3276B2A104DE39DF2704969AA74FAE0002C116B73FA616375C16AA9C065BBF13231643341EE805C63F760019001AC187C4FF30407F0BA3FC366B89042F5B61841018FAB1B487DCAD050322EC537B5AE2B571471B2A2CE8D45AB4C6F7F2875800F98BC1F15918589B447C00AFBCBC513CEA615D40B70E49EF8788181354E436286DC06C3868F1C382BA3ED8585F7F0FD9DA7008411A8A2C50FFC1B17D9499634C2DAABF06D4C29B19DAEC385C6152DE43FB8938F53B90BA02DC6D978765657C233001C29C4C1E8ADAE43433B32220214D23222829962F4CF3175A19FA17B9BAE6282506B539499FC1062FDA3A997A62FF33DDC;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~34 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~34_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~34 .lut_mask = 16'hA280;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~35 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~35_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[3]~33_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[3]~34_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[3]~33_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[3]~34_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~35 .lut_mask = 16'hCCC0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'hDDC21BD4052C7A73F395EB55EF21E60B3F5EC25A56EBC20C4C7492E3CA2AC25355FB95620E5E0BE60E088DBE0F144BE6D626F67C3EA183A18E43CC75751997961D58A7C8CABBA663C34D52034F9CAE0EE166D9BC5B3EE00E219145888BF8C2DCB88F88856709952B5BE4ADE9063ECAF5D01A489BC33D35ED1315477C1D7160C9DEE1CC012933B2A45823BDC2557EBA597300CF99B9EA8C655502C3725D5AEDBED3147DDDCAF506D257B3D96B858CF6CDDB99902D27200A3F30F936FF7E93C61FAA3F9D7283BCD066E259C69FA40E9BA10537E93B0A191B8F5BCF4EFCD8EE2788980A14FF4568E2C41465DF1DD6C72DCD8548DBE86E987933DB70BD47001D8172;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'hCC50E78F917F54AA0A8991EE0857EC6200A8960FC3611030E749B16AB682468D5901B9B4C09F52072D4CEA29D5B04B11309B83F3747A53C8180FFDC6D581B3E2482BFE01CF6BC76810BB7E37A2C0B0312C1B20B9BEFC64584DB1C108A1BF44F20387490CE96B8C51D443FCB0E5441114FE215A5EEF54F8B5E7D3BA9BFB86E82087A872C8D2AD20446CE8034FCE8AE9C4D2CA092005D1E796C192DBD9309BC942B0E91DF9883C63E03B30787D2C900D0DC6AFA014FD9A710FA71D749632EA84D5E728B4CCAABBE7E95F15D72E9BE740E64C57EE03F515701042792CF268AA8E55459C6C6B7CA9C2C3A2E17CEFC06F0DE8DE9103AAEEDB1BDBA851591C49BCDBD8;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h389CFB1284C428D500B4B54F96958C4282BBC3F53578D1C0E381183FE66C8D20C1BC81BAA6F66D6247C564245E5B2544817631D461BF99BF8E1D7A06AA84BA917A4F42E004F8D615B0AC998F5633EF71778D2A6A8E5434B1483CC2766C948C498A218B9A3381CFFFE111DDCD5AD118508C12E9D1B3B559CD95E3C94A60709FE4A6A22801EA29BFF98086DD65FAD08166FC577E6B18FA2ECAF2C1C53D6153211F6194A298839B83EB2AEEA473AB60F65ACEB57E2A7BE525CCCC247B3DC6EC6B2A7383E98E07944C5D17F61D19B51081F8F478EDED625FD2FF2438748E25D61B053437F00AAB7E805E7871FC518B446C758C9A78E283A776DC5875F0B2677006C7;
defparam \offset_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'hBB0765E2DF83AE2732418F36776F0D51020253DAEDAA658280F699AA5CC3D37B266DABFB05D2828446C0AB7C2DF8955DF6A4196506F1C89DC704D9BD264E3AF77B9D233F2494BA22A05311B15F7F2296CEFA188A7F3E0D0775DF186B2391EAD841A6DDB8A171208DC041D04E7EB1040388E45BB4D0806AC3EC908BE1A126EC7AD8FF9473F1C7D26B26916A15E2A400D053FFD1A875B8E26A1C408480C0437730F8BF101078A2CC7EE59A3521394FB40D510C7720709AD529CE15FCE3304CA6E3E3F6CE1113775DA6F6F1047DB6CB8040C95B527BF87F7E7FCABEEF329684B3622242DCCA97493E573D9CA8ED3D810BE302655DD9426C9FEBFD563B7DA4A5E8CC;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h57CE62083AE26225C40920326C706F03F76D6748517C2645A80F0E9916158B2FA8518220D5EAEC11EA93144D67E956095787C3A982C65321FD637D885D474B395FD8CBAFF49B48E5FB79A838CAF2B050D25CB011C8AEB225D96C2F9844671662E25945944D0F44395FF85C6C676FD908FA04CC90E72982F2AE56E8E1AD582EFF7E1158DB76D6289A428567197B0A06F80C542520D5AF0FDE72323B2DF8103103D60BFAF34E88D9B90DF9C4F969A83DF5E2590D22938FED618BAD16253339459A132DC3F5144AD1A117EA8ADBAF699E26DD5A354E96E3839D998D73BC0D39BBB5CBC6D78E7E01AA41E9E60FE725A447059E4D22AC98B8A47EC6B484DA9EFBDC9A;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'hB8B6A1601CDEC80AD7A3031FCB8A175B1A1FCF479F2E5E4A7F54F58822ECFE1409493E615D8523E25C49602D8E9D797C824A3C19AFF00C23F48A0840A0264266CC4DDCF8A4D5F0FAB7B8CC54B0958D94656020056FCA881DA5C2F91354E5D85817913193105DE1EC047B5638BA1A16F9AD91BA2A0B8DBA747BF7EDE189307547E74E86DBF0E9CE58358D41E3B744A1A3E133E207107E7E7A1A50EE4DC905C8B0BF1552A2C7FC1E142093481EAEFFB022F47989361E7CEC1F19D6BA289D1339499D84FC9B3C5E0F1B6AA438BD882D6F1B10A874AB9CE080EEA0105EC50FF352CB4483822947035B80DA48F095FFAF310443147EBB01669C39363331099077A00F;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'hDC7CDC24832FEE2475C16687F8209BFBF13E3D678DEC7D54808F45BDE1C7ACFEB0125996D8E8170FB699E03E508017F3FFE33BF3A159407828A01C50D32BBB89F95D05301FD56726BAF627CE201B32F0372ED97848870FE26633E15DE35DE17F0755E07CDD783E0B00E4CE3DA64DDF523C3C058C73DF0F9AC058DF3B7BCF4816F60A080919AA3B41385258560A83B53EE4ECEEA9A0951631929EE3623527EF4C3E31BE826D269C590162066ED15C336E67B5CB61FEE894BE6696377E963E7FBFF4D19E30B4A7ECB64152B207BB0E5646616102F1F9156B5761939214585623D8DBBC2294B05782E8ACC79BBE19463FC05149E4EFC6C1616D30A69AB08BF267E6;
defparam \offset_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'hDD2F3F8C05BA4BEA035F2B47519D23F984391A714ECC5A64775B848834102DF5C131E2C627F1059DAB70AD10200BEE8C9B1DF9AD317BD8877F0EBFFA60E4060942ACBA8533841CACF25989C923722B440DDA7FF54C35D3C7F355DC83C276349CDB8F486B7EC2A7E3C5AA586117B44648BC902D9415E66477BE9AA00FDF2BAE54238F0D9DAF0067C40694ABDE6663C084627BAB76B219954F77F01FFD1CB30BB1D1EDA14208A4F581D392B1E7CED080C235C2AE2CE9C97B1A5DBD27667AA1A0C203E730CE941D5FACDC07978E11998E2E83416D79CC2FABCE50D6D2C63C29C73A375E84B0C656068605A1F45C6A340F67DD8FF5936978C6498877FD2C2118738A;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'hBB3FA688D5B74D23482B1E229C60D515A021C8550DB3474E7585642A8036073B6327B49F7B8E127972F9FDD8DBF62861A071D971236B07832A8EB19C629D787B48CD137A96F4ABC972ADE2E08E09B85FF0A8D6A787008F46610B426B0AEF7C24B5187F3C40492FAF8657EED2723490626CBF064783FE4B6E3DA5AE1AFDC28777E62908BC90BA843B0F146B0C8591B41160DF69167A1E54794A767F6DF18D6DCBC8394B8C033796D4B5360CAFBCC686F00D92ACD4A277307B78503EC61ABC9DE20D0B6841F3D7D0C1C80526402D096800510DAB5777ECB018DFAE536D40BC56266F79E981C621EC30D27851C9FB9C64B45A1ACD0F44792BD770615E27B4407DF2;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'hBEB873475FCDDB68F7CDBBFC9AB24731A0C0A703EDC091F7ECEFF56BF6A1B58FE54CF3BCA9A43876B10C065D644410C3F4D3297829D37BAB63D27498894CDACC0D610F10D5CDF8E2B1D2B2A1334C84CD7DE3D1F0BC19B14F74C90FA99B04B4B0AA85577BDDB445FC7847889146199B656BEC4C31944C2C37C5D8C24C329A1ED249F2164381FF859AFE19CC440E1F4BA7A40C151B3FD9699BD5F7B5188CFB0A51870C04658582EE97303BCE8736C19997FAC96B1EBBFD3C73C69F26770B242E9ABAD3326AA4B9803420628136E940DC41D9961317F82525A8D5BFF7A82CE8E551F80A21BE2868B4880ED45A0386BF03210CD5166DEBD317050890CAE71B93F652;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h066F131F572D8F88E7AFF6918C7963F7938EA4A24C3EAD9816AB6834E5024B991032A9949C231245F1C7C4431E287E972B241B7988D8BB9B2CF2BF22C76D7014837E5B23EA09317E187551A732BCD9C5034B7CC6284436E009378751D56290042180F801CE203F67A9DBA100113385199BDB303552EE189BEF87E2B23DAE58FDA2297E37FBC7876816FD60FE2647461E6C06E5F4489A7BAFC25B497F08C6C14555B1D098D6824E023D1484539C40FB79D58028918ACFFC3F7F56055B9578871F4A3EE1424C707CD87E381AFC80B8B0895DDBCF299B9BE902B7BE8FE0EABDF307486FE6B3F830175F1C1DB1EC59494A0B8E5428639A93871F3EA081D3540CEF32;
defparam \offset_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'hC5376E29F2F030A52D7F26F2FFA846E747C30571D71294427945CB780FFA6AA011C1FB0521A0F2C683C67670ED88B371EE320271D77772F59C47B1CBAC3D43363B880FDC0425503B551AC697762752F983A808D70A510FA105D1DC7327BF3707FE664F88579F2CA503C8CACE1A6E31DC45EFEDED1E633296E9A15A3B50B35ADE911B28185390A003FD0E29BE89C42696AFC6BCC0807FFD986493D00FA83239A6D0C6015FF925A52AE705B1D884DF2096D943F84FB4238AA806083115DF877F2D9786D9F86C0CEAEBF94AB3FEAB0C19E5BBF9D8A42EAD1463DFFF1FD77543F8206AD7AE230371E142491269B47DF6F9125BC80A73BC55A5F498447C0177DB9D35;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~30 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & (((\offset_rtl_0|auto_generated|ram_block1a91~portadataout )) # (!\offset_rtl_0|auto_generated|address_reg_a [0]))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~30 .lut_mask = 16'hE6A2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'hDEF2C12DCB0D5CBD6A52478CC1DB70C1414B03896110CE1C13862786DFE92468988456A0C08BD9406ACCD21994EC2F683A23D11F41A754FEF64220FAE1FC64CC3B0C7E6C249CF76229574549205B8592D09441AD6CD578EF171AE6590D5B1F3622D23A7B027D156A0C8BE01BF85A6EFEDFBB30BA55C392924ADE490EE7DE608FEABF5AE43A5B9E347C7BC96A8F70170A5D7AF11C59DB95BA388B1A2D02276D4163AE81558E8672076247FE53F743E2E0A9F277F4914F9AA95DE8C5740B6A3B1CD2A06CC0BE5B1D08083C6752B43D8B464024D1EA04BD7C28CEEA127BF8A4B21D349FC3ED8CA98202D57B93394A69753D90410A05901CC4A314492BC1BA97CD9F;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'hFE2D758B6CCAA2BBD3E84128A3F2C0503F7F292072B33A0B3A5AC14E9EFA3A0EA9BE37FDBE1A5D67F1FF0C39B61680AE00A9AEA0C1669DDF490D01950E02D7FABCCB707C5FA210A6029D37FF18622C67C7EFD71C3272D26FB7466D203A65FF3E1B29873B26B2B84704D90E1E7FF6263C50C26C31118B2CA611D7A94176EF7C71D900C50E0A5D65F78139EE533168CABE90D0817D35556B206B579894BD95F374DE52DEAC18FA5C82BC05C150E320C8769C1010F5810D3C355C198C4A6140B91B9835EC3D5D4239FEAD5898CD3EF7B9CB8C2E79EA6BFF2FF75C96DC999FCF7051D7EEB1303C8E8B41065F1C2C3889E6CF325AD06183F3ABE7CFB4940E617DB362;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h79A8553E4623042A2A05F5C069EE93097D633F72C396D9FD308A17BF7168A510C80E94E23215A602E53FE2CCA63A4F0EB744ACA739F6419FBF6BD99D5B943DC63E8B497B6A647F4A67F7971FF60C78B926C6482ADEE5E3CDBC0BB96611FDA4C0FE086BF41A02F0CCB9C9259FC0677D803C23E10FE7E31DF824AFA4896D682D9EAC0048405B32F1AB6893B9FB6EEB6BA6C7D8D083AE2A0F901FF724DBDE8055C80DD05E83F3313DBBF2071AB5B0001A17FE00E68BCD401F01D26FF07FF1DBD6BFC039F0F06839C0D32C32D3C78EED3F62FE7EA3032A3358E0627FC6F2BE9DFCF7420D9718E519FC79B0544FE540BC1C6C53BD59C03CB3E9D63600744601022859;
defparam \offset_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h244411AE7BE8CD7CA96F727357FC123B7241FE323926FE6168657D07AE7DBDC52CD3CE10CDA301821D33CE396139C785257AC662E8F6E9B11B7B69750026C2FC76420FFB941A5DDB708907131DDCDDB59EF7155AEB74506C89FDE43E52E2DAA378C26AE9AF261F94ED6560021D590AF7D82AADC25E11A2D71CBFA0041CE9BEC75038901D3CE021177189A995DFC4B27AC70A076454820C4F7F805C7472F0C6915B458632C00D6C813033587429047E8683898A5D7E38BDB63CC5EAF581C273C2D0BE9CAFBFA44C1F5C34DCF6C29CCDC0B2FDA7331963BAA118A63B9912E79530F168934C6CD4749EFB5FF7E82575C7215CD1FF16A9474293A84B9A48B707373C;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~31 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|ram_block1a99 ) # ((\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (((!\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout  & \offset_rtl_0|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a99 ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~31 .lut_mask = 16'hADA8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~32 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~32_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout  & ((\offset_rtl_0|auto_generated|ram_block1a83~portadataout ) # 
// (\offset_rtl_0|auto_generated|address_reg_a [0])))) # (!\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout  & (((!\offset_rtl_0|auto_generated|address_reg_a [0] & \offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[3]~30_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[3]~31_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~32 .lut_mask = 16'h03E0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'hD9C2FA3F5F2E360585E4328135432AEA0B1D3723AEAD354BDCFF7FBBC3DC2CD536023F1FE457D48075B640F93F41F508CE16138CE83F2E97C03C5D1AD3036812479ABD412B39610D53DD8BB0C00A979C083D48F9EBC13C54E4661ADDA43AAA6055EE9AF26580BF4D9BD60FEA179E5A51A1B910E8E589264C6EA3DE9C15DABCCC6E0146578B307856F91BD69A440A3CC53AAA17391E07A73008B699C443888CA832F972696C87667D7B9B4A34E9197516D9E0C7AF1FBE14EFBA2AF9D17E523429FB301DEC4804C9F2A4463A0CF4DFF387328F9FAAFC07722538CB7D51B1A0B8D7A87047A800D0502C061F3DADE9FC8A4641AA65E7445BB21AE7FE3EDBF8EEE326;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'hC313A041F3DC807754B21BAF8EB6C0312E0189B1F34A93B685F8273A1DCAC5F677474AA7E43D8E4FED5B812E62F02713E76B4CB15BF903D2079D1D18DC5978741C20100C9F0FFEB018ED6CC0B233D3551ACAA08279CE41A1369FCE3A2257E149848A3AC80CD2E4EFC4535E235206310C6DAEB258D0E5BBFD4017FCF433F45B46C73AC9598F8897BEEEA5B99E198FCBB20787D01EBDBBC173B1E719D20A597D1851670E2C1D3F01DBEAC4D9CAFF4AD45DB6B677A82292991B113CDAD0FDAA2D9B780ABFF66A1DC7D4E7995EE538001EA7133F77AC1B11E75351D0B944C32F4CF3DDA07CDF9ABB714D00FDF06B975229F25D8F03048434447EED2C66EB9CB90854;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'hAB5761D5D0200AAD707389321D17224DC51BEFA90BE4149BCA0A6FCB8C609A8A999610938B780BC61E20CC3EA706082E26CAAE37A72B0BDD8E0FE8F608BB9578EE671D5C0B23E935E81F54FC0F85658640F25123965A0373CAD2B46D9E2D6AB805AA9BCDB7F3230EE12C41A51ACFA23AED2898D6886DD13DAC23AA3AFA68C43A7321CB3C42B784E9173865A862D04AF8527932650FB78242FE29C89F3AEF47573314E5A5930F5F7DEB9A78CC7F118292E19674331573F557F205C62273D4E36ED4C010728EB585E4AD4C37F7BC090F90896180AA87B9FD2FE9BD67A3BD72DCFE49387F0A17CFFF4E3E08842271B53D4077D8875F2167EE43AC3E99366452BBFC;
defparam \offset_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h0164BDCD4A9208FA3F2F3A4C4D3C7CE3046E390CF3B4BE0831D3465BA794D5B55B103C81B01D3FFA7DC1FB7B09F2C716FC0ABBCDC53A3AC592F8A001B015419F55FE9B04E79E11118EC01B7F3781D3AB18D69DDC83DC00ED658E7A2DD31FFA701124F7C23BCF403724383C3EAF86597BBF11D465F822841D799AAF41D8540CACE63C0999A4073688F1271DE247DB2CF8B99E246CC2E8A51446AC6E94B4B28E03FE37A3F18B5F731E2361B4775FD40397F82DE29E23D539948C40993D30C0061C46EC82306677A7DBD620DB973CEE401D679F8E44A3D8AB02F6102C30F3DCE1ACA249AD6A57091B18130C6D545BD9705CE72938BFE84DB766B77865FF3AD9BCC4;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'hC6D542ECB21877584EF525DBC9A3869AF316B4604E6D9F45DAE29E9FBB36E0B210794B9DE7C750A59C265FFDC75A029BB9EE5E5DF1E5286B01B0EAFDB725AF9974BA74531256313AAD519AD339B9EB387F6AEA1578B5FBEA59CB28269A16C5D2E72C46F3C4D62D05EFC4C6EC243EFBE8BFD890E94F1ABEAD3E791DC1F66B2A2C7CB0B28A762D4957272DD43C9D38A03303BE07AD0BEE92D06641E0A09EA5176E1185510269DCD81464267667023E421571452EE834E0E42247D98B82292C4AC694F70528213C1D98CDAF62D7B1703E875EF564928903E44317D312B4932B632CAB8D8B22739616414831C81E89D792381B8CCA462BD61BC988D95780EECA87C0;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h4062EC11BBF239B9156F78D1421653F8671D49215ABE02996A0B2268B731E7103FF5911F05B5E85F3EF88C0A3FC2EBC2FD5DA929AE847E3FF620FEBC0F859FAC8C90BFDAC8331346B996AF5E380036FDDDD4E0069EA65AC0FAE5A1784EDF7CFB69E7AE551C57A62FE4DB65E7D77C121801AD260F08260239565ACDF07848FE4674654116483EC66F67B576601CC03C10C3D37428B058974C92E6767F6D41ECACE27B6D453A719BB42176859D57E22C2F6001DBB0E418258F77C5BFCBF57A62470DCDBD91F54FFEB5BFEA4DF978188050A199882D9CC278CBA0D779CB964CFC89691C109C13E9F9250622A82A7E8D207E6A91AD377798A4CF2B0B0D9D160370B0;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'hF65D8AD42A52DA801DA8635DE530B350FE6E7943EFEBDB8DB88DDDDF66AC31CBF1CFCDB7E66EB40D961F3A1D23D6C451C39F2FD6ABF45EE8D03D051382F247AB5C778CA06438899150FA237A649FCF8130DEFFEA83CCBA55C1032A8603A9F4147FB0F0F88292944FA6178349947CD4CC72A11BCB7C5CEDA64BD28C712E460C4A24CA083CC23695E39A21E37DF05DA8A394222109FA95D2DD1FA8C906202020D0CC67A3FFF6CE820F5940D04269D89C77044C0BDFDA050FCF48F208B60BB59DE9BEB7B8C7C506ABB68BD473E6B838FE7E353877AF43F925DD9FEAB511AA1386476C8E99B33A1E491D5590E30B8F41DD84A49CCC7DBBAD222A201386E3794BCE0F;
defparam \offset_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h540FD710F805DBDF7139F70CC429DF10A84BC9942BAC2C962B0816B3EB878BFD21B6939C55FA4DE446E33EEB45D33F727ECCFC14667BD0B1C0D35DEE67FE1120D6F1D4FB947A6BEB9B3C1202DC1841B1204D966251425767FC210EB2B15B8F67F0ABA0462D74EC7F05804F2B01040D4A0B7B1A3C89B2D84E403D2F023863142C933EA8F81121FA9D1056586A4168CE2087A39AF187F322C8EC98F8B9590C9DA8AAA78EDFBFAEC549AE95EEB3CCE019A52CAA49FD4E1E62807F3AC1FE697ABCA79FE08C99452648C689C3D04C221BE3E3E201EBDE6FED6555945DEB06368F1B94D7500910B3A1E05D44BE3C6B028DCBC1CDA8B72BF30CB048BFEC610F0DA1D51E;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~37 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~37_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a27~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~37 .lut_mask = 16'hA820;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h227A57476FDE2B6693A388F6EE79F2C9E56BE84A9A4E37166EC6284D5448B39E9F4690EF332787815A5BA3C6D49B8183EAA9A4F78C6CA9A6C1402B09A580A4636AA681CBF528B833588EF085BD701943347FA872F5E05900AE7DE822BA844CD50BA048E87495B0A21A5CE97F7B90E86D31AD70EF2A58DE7EBCCC9BE01E8A6F3B96F7B77AA9D1D9FE78E3A7BAE5D4313A21FA1D8F5E867F510DD8685140B0E0B407EA6230F5996BAC3EE62E9D741890E30EC035874E7BCCF3282492F32471E28BF8FD3C8C9E59705D6D282F1DAF4B968D5C3ACE853E498DC86D6F27E0AEECBF3513B6961168AC51DF59F59515C93DC165FBE9FF49AA46037890699D582C907E8B;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h9C51A7DC0C5A24AE016480C67EC384B6525B1B4D1067CCEBFDA9277DB8C61AAFDC281ACE18D5CBFF64A3D25017955E8EC574EAFB8FA536221931EE96C270172C3B3562B1ADAF287FFBDD74542136BCC0E9746748B6F322F4F1B2A67F0A3DFA346AB72A8E5AAF9D9796846F9BB4510BE3CDC625D1A59D59D456BC44333B4D97B9DAC06B240967794717C44898500536CF79B72165B4A1339ACC8713FF9402B6D584278163EBA6D3CB16E785F7F9D290CC9A65287E9D212B85708891C6296C91DBFBD93C408FF2E7E34B95D0BFFFC17E609F968CD873D8C245DF5DB73697BF8FE4AB8B2E5FBF029E8B3EA2801723DCA88F52B6E30CC5712539685C485E92B663A9;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h303552F6195A22D765B86923276EEA5A2B3540E536CA4A6A070F28C4282F38BFE7AABC4D33EC3E6EF93C3DE720873845EB162FE5ABFA92AF728CB06ED1584B30F2D87DE6129F06CA9B2405104D5C4660CA1868BF529C5A6F372B860211398F7B53055E12CAF2249852284FDA95E4FD2107D497ED7D4FFA82D24B227F11CA99FE4E9E0A3CC5BE35C1650E5892BD0508727A8EFC3892AE2C6C25ED1D591EE49A221E988398BFC14B7D4A9DC148F7AF4C237F228D4B369CD7575D27160CAB492142319A6D3965A225B4F0198F2DFDDBF735237DD072DED1A88E5B22161F01732D7EC16824DA21072213AB33219E90FD9D68AB153B87A6093BB4D5809A6A447948B1;
defparam \offset_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hE47C7C0B8ADE45CCFB05AE4A7D2433178007F8BCA573F8CC2E2CE0C3F8F4163434C248C4057857D431D742C75AB469A690944B12D8238925B8147E6462C86C6389C3DDD81DA9003E0D46CD68FBB58E3203F7313941AA4B1AEC593340FE7224DC3240984A9712023CA2B7C3CCF242E56E3D51BB4F8079F7EC01BF3EF8DC55FD711097E032E258FB225449BD65ECF920300822EC3DDB08BF65908020391F1B57565D319ED51C0F738CCBB6700A00B967CF2617A12419F6282F328790F1443400CB88C6FB42E220C702A01B96970BE21B15F3E7C279A35FB040746ED41917A27DF4E9B5E2ECB84A8FFEF9A2BDD02CFD1A5D683AD72A0019E7EBDB609F019AAA41E1;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h6992C2EE2BB2124A952B19DABDEF879AD8F9CB686BAEC0788C5213D6A3D99DDC19A5F13EBD39C3F700031879F492C4FF5F88858714984D422C504F2A49EDCA2A51720E30630C7A50869A218DDDFEBBC160BFBE6AB22056D822D0D1C47B9FD170B69CFBAD289E81934FAD77F11BB344421ED993576BB607D78E21C82D2E70E650CCDA97A78EDF1AF157EADFFE3316F05BF7125F072CC34840EAE3C5C95E5B9AB7B202C620B4E061946D7A31C6A96FC1457C43D1EFE1AC15E3FACFD6B6FBB2312F12015E91F64F04E2C75A47A43D53922C51A14F8960BB4DBE1DDF083610E516AA68F3AFE3E2D6095CA16A6A691B6691B0687F79DE3F81C7D846EED9C49777FB3E;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h625373F14C2D6DFAD25E44CB9AAA04F05B966D012BF658F56CA2982BD2A5E7A0BB017E1A76D2D7D41823DC89E87D5CF7464487AE7A6C82FED7078B360940087488C72EA9C8070682095BA876D75ECE3E87AAB3FE55C792C16AE88CA2EFBC27C7F93FEB009355B8D761A02BFAD990B52038D3EE525E6F0C9DEDEE3598EB7190DAD4D0BEA3D900F2A5D22FEB0252FF3EB0191913A9666488935796CB9F11B7EDB6833FFE8840285817A0D242F863A474C8D6FAE24CCC2FF54E133E4B0EB9493046B3567BEEBAAE2F3706A09B752736285AE3F4EA8B7E206E23A11A3422274E22271F226203C467DC36D51B78CA66D883116D719FD5B03A3C67053F166C3F0D86FB;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h6A9C8377A0294B706D8AA99EFC031E0F4487C5F06B18A8ADA52EE223AF5046C48AE621BFD94C66A68072525195829CAA101F77C92C6D184DB7CCBB9CBD290FD9E059AA00CA1602BC5585B3380482EC7BEE8092F5143E488A3FE894A06546FFDDE117F5C1EAB4E3A335C96997F4BB38B932086094AFA3A3709AAA74FC8BB7C0EB8653D3DE240FB46604A81C6D1139C2570F298D8D0C38F38D00EF60C7F655F6EC1D9A5CD48052FDC0BA651457FE0A43B41CA2AF33D6F7FA3F96300738FE50381A3E443670F753214C9809283EAB05FC565919C40B17BC9484E576B9909515F6B6EBB9B6933700D0AA6C7DB6907F68AC685BDB787276DAEC5ACAA7713ED3E7B0D1;
defparam \offset_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hA1133E65AC1EBDDF91E046650BCF4729E87BA19DD0BF265DFF77F6452EBE8A62129BA7C0DF9C3909A7C307A02435709C27522E167359B1C2E9F35A763AB18C40A8F6430AEC1B1BA27AAC7583D289547912E941550CF793CCA530F9F2C7FBE3886FFA37B81BD1041A226BE8593205397FB460F1131AD8E7DD9D758C2ABCFBC0187715FFD5CB7D6A0895254C399C377A5BAB48F969BE6BBDA8F23EADB904EBB621C2F78409D620F75863C1EE6F8C5526F060984401BCA9AE0518602E4770B0D1640596F0294ECD6428F1FFB3F4FF8D2BDE7597D19C01C6C40DC077A13C139B5A7C607007FE0000CE0E0DFCFDFF31E018040CFD3E01E1F9FFE001FE7FFF86D9EFF0;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~36 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~36_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~36 .lut_mask = 16'h5140;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~38 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~38_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[3]~37_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[3]~36_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[3]~37_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[3]~36_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~38 .lut_mask = 16'h3330;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[3]~39 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[3]~39_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[3]~32_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[3]~35_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[3]~38_combout ))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[3]~32_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[3]~38_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~39 .lut_mask = 16'hF3E2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h7EA67EA3E2DEB221F327D6DAF26A678D8B41993F443C11EB82308CFBE115A14C0688D71EF1083F9CBEF6DB4B37D701C2D40852DEB507DC687DC1ACD3D38D0D800BE11C0C8A1523465013891A7F048EA88BFF5C4A8357DCEFC03A9FD82A4D2920018CC1B920406C27DAE730E116975D14006395FCBEF05BBD632ADBCC66B260FE40453184FCFB0CC1B943828D8434055D3A76339684D5E1E743D7FEC84043CEEA0ABFFF133ACFF4A2A109DE5729866031E086B0A3002353F32CFEC429F6CF2536B31FCA4E76AE01F00C4E035291EA26232CB96C2CA1E5082E75332F023861616FB34405F80D018C57F47A3FD45A3CA18D51F3898F07F3921E606F547EE703067F;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h6FC130278BF668FDC1271F861FE3E1703087C1CC3B300B33079270610FC7C09C0084735407A841CF2FA9C3F370DB8C7E8780A7D1C59260CA63D1A6F2658847B382399408D83AC839CE8F0C3253795CE1DBF35F0A30C6FD58616958F66BC7F8DE51FCFCFFAA996214E4FF8730004C80E0AD4D5786345BC7C579120B613BBECBDED9AF852AC7033D04C120EF16C1F4B61CD464C00D4ADD032A1C039E7E3409C2015B4CD8080ECE39A43EBDD16F00C383388D2F90E47C1FC1FA015071C0D3B49EE06392320ADF0FDE12066FBC0E1B1F43EB75CA6AF1E0C402733EF84C70E1A6FC6A4DA01FFE1EE1B1A2BC1A02F8FFFEC05B44B4C423CDEC643E2808338FCEE050C6;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h25BFFDF88F1B9E758EF95E6FF2680C4EE6E0E96331C7A74918B053FD2100C7FE7F5F8224828FE0413ADC4A3E922E200000E4D4EA600FC678B0926570F09FCBDBB9EFBAA503326B5049E86EFC4F08F2CFFB91CA4BD48791680951C30B1C63025C4E3E2194706453117018FC0389747A7BD69D33B17E432E73CD1CFF3D44B80387FD7FE00FF0BF2001FD019FEFF582063007FD1F3F00761F5E78C1D27DBC731872E0401F80439801FDF7FC46639DB837918C33BF1AB85BB1E17407FEC7E2C0F97EE54E66110B7BA43C0B0828C7D1C25081C1D0398983926879DEEF069BDE3000123A30B4313A7CC5F270189FC46009A82E42371B40485474E8ED349CD2070DA7D6;
defparam \offset_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h0BB149066609DD1A4197BF86C464D930B62406A7674B68D34B37C4E7BD662C682D1606F5A10E401650078DFC794EFCC55A4F05F4ED46E8621E7CA0C61CB00B541C3ABABC11D608F091840F801ABEDEF37972E49A5C6FC03DC257077F4378B3515DF65C44C0E2C3AE69827F4E587FBDF402725727A18B2DFFE500621B80FA01FE387D037E010451075F8FDE002B2EFF8E50861FEDB43F310B222F7FE7C800CE083E7854C604FF241381403AED59D8A35023FC0618E1F6727F300F87CB975022F451EEF0704EB4C09DFF791E0147BF684118DDEEFFA18D1A430E72598F928F10C1686B9820E9DB13D0A81DBACB0A5BEA2B5168960C397EB9F97603E0F94DF3E14A;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h1D9B679FA86115985DB9606AB8A2652DE1E8C2CEC0256C10EA0B85653041963F9E4E236B65C460D7E9F8772FE2ED85D389E094646F68FD421B28B8B65E752E0290ECA77CCC7CCF439871F31E3D1F7BE47F7A803FE20DF8AEF073329FF4333A738010736DF8296F13C05C88FDF188463FBF57FB8531ADD18CE3C6003767464FCDF0BCF609743A426EE406862BDFE691B3DE718A4507B53366A2F108F976EF88EF83B78C405608D10AFEAA8497DF1F60B330479081627830DBBCF854C73C85B62D549BD54E2AF59B557BE0A7232A898C866C634981BCDC9856BCEE639D39724CE95C52EC902490F471B9461383430021F648295B66B38044AC0A47E4FFCB0B211A;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h0756966549CF6D68E9BC15FFD2AA7DADC4BA008959A49FA070DA323E01A3585FFFFFE0F3CFFF0F103FFCF07FE21F3F81F1F0B383FDF9EFF80CC031BC00C3CDF849738111FC2016FC6816F807801FC6123E3E40A3C0F57BF780D09EDFC3FCDE770F9993EEFEAF306EE5E7EEE7A764341F81FC426729FF52FE244F0165DA5C3709D90B20FFE05F60561C50AB22163E4857E5469641607F03E7180096738442A4EEA4B7EA3244B453CD89219832FC87061110A78EEB9AA386C025FFE14899D4E2705DC3FB05521AE1F6F8EBF00263D0A2BC28D958DE5657084B5C1CF8CD7091FBDE36B4FF1E33A472413679559469D859719DD614BC7BC26E5D084DF4793670CE7A;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'hDC0D016465BFDCE285097B137CFADF79FE148BC54694B7FC9C68EF5CF2B15353DE0037D079B89A8FCF2974F598926119E0FF272D1B44A0D2208BFD0070AABC88C8CA85180E1A370E6EBF7E82B2A7E6B064DC0FE551BFF7B6117103601DFDEC84BE6EBB0892A58881F15FFEB6CA2B82913183FE5F1F5AE89C7B0154113F01B33FA6797CA65083295729E31226FA84FA4DD9C703C1E6B495D2F8C528B35745257D733832C5803101150570F0AEB1A8937235D9E0E9583FC79EB9912CDE36C778502E3B7DED004CEEF903FE6C706C7E72C52B355CB9777A16781C5A4E9E6F4F9704507FE706D5E1A1F40319A8427EDFB01C00BEE8C29F6D1E08291F760793F66B80;
defparam \offset_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h7BD17E1E68C2E7377892B5FE80A66869461DDF6E403F0087C738BE5D3F7C9C3CBF20996F805040F6F69EAFB817C8011F9E870172E11145EB484F341B10B111C5F2B6EF5A604B647A0E760BC58F6FD6846A56E4C80C434B640F41E63F251A853918B99EFC887E0C1870A625E3B81FE00E0DBFF7EC02FCFFFFF0700E301F7FEF800039FFFF66C378C37C70F318E1ECC238FF82F3FFC1FFC1FFA0779FD863E00780C3307423B93F3A3FBFE740F2907E9E40619BB13F030871D07D8C0225F1C3CA18C90C8C8E8705EC05908EE284425CCB2046CEC1C30BE8C229CE679F8BE0FF3F21F8A3CCE1E9E04B1E2AACB333E18339CE27B7532F88DF393A6386CFAED3DC075E;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~43 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~43_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a44~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~43 .lut_mask = 16'h3210;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h61BC5813A1931870EF920D882F269F200FA5C20343DF7865D8F0B6D11D37475A405C92F51F174CF5C5CA432FFC8B319E240C46581493468974D24F9A19D61DF184CCE163C4F54CC70C461C156ACDFD2F81525AF9B797EA739085BFDD00BB087E1E47A6885D8FEDE1DF072B2EEEE987C32AB6E0102EC7C049FF07734AAF2487DBD5F82821C6AAF28EBC42201ED01703EDC0556BC7B0B2551521CEAE05B2581B01BDB900BCFEBB2C22FD4B65220BC1658952ED8D28ECED46EFF3530C9703FFC9504FA4FF906003B7B24C791F348FB918A6838DE496D31703F13896343DB31BFE5DB74316692C0EAB8C709FFECCCD15506F27B41FCF1C62566F5E7C0CE003C4987B;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h0741ED7CF92CB05667F45F2F5709C49319490BD03E1751D5E96B02EF499071EC5398DACE86F5FCFA2022AA13C0CB0D1EDA01C1F699A0FDC990E640711FF6F25F1B83FE1C01E3F03FFF03F0780FC3C07FC098007E3FF000FEE0FDC001FFFF005C07FFF83041DE181FC101DF867DFFF867B30FF600230107833FC7C4C1FCA3AE03003FE073E387E1FF8023C020001819985C07C12FC00FFDFFF1D800F06E0F00119EBE00138FF00001C071F3FFF00E75FC07C1CF80461FCF1F7BFE03CD43BFE0FE40201837FFF0C00FBE898801FFE07F10C70E2401FC01C61F20800FC3FF06E71FD4007C144761C6F9220FDC303FE00C3EFE00FE800BFB8130FFFE3E1C60FBBE60;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h061FC0F5F3C030F0F828E3000077C007FFDFC37FE061FF70813FB6009EE4083FF00C3CE7F107FC1E3FF00FFF27EBC387FEFD803C6CCD3C07CFE00701EF13FF789EFD83F0139DFA1E303F9FC4E3B241C418C0B07C38402127D040F10503F8021B7703FE0E233023B33FEF1833C83F2E0100431411DF3F39AF7F87C0013FE78000C391E2999E20023FB779FCFFCA43F00E031F0FDFC1FC11F99C4710007AD7BC4F7F1EB38F0F001201FF5B884603CC031E68C001C5A030303E1B7F27878772060CFF07FF82101CEF88FE007F8FC07FFFFFFC01FE03FE001FFE001FF017FF6030FE07FF89FFC1800DFE0CFC303F07F300F9FE00039DE00FE18F5F7E3007E8F3FF10;
defparam \offset_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h3E7FFCFECFC7F80407A3F7F398FC1F0733EFADE0618E7FC607CC04791FE00E0F6073F181038FC08F5E006607F0C000438F41D083BC60087FFF80003FF87C0FFF0407F083FFC36138F043F7FE180001E783270801CF405FF1C8830B7A31F4BE0DF94E31F27E41C4CDF34018738B087F7C00099E7CC63BCDFF0217CFF1F191896630F38F89807C7721A709318398FA3038CC5F181E783980FC0309D006050BE4FCE81F71933D0CD40010E486A7FD16B98DFE6242CEB9D1E21380BB9852FEAE84E9FEDBBD0F92989F04555B5FC89CE838BB0EE16AEFB1AF9FBE4F5BC2D308485402D6D1F0B2829140000D4374BBDC138091C2920DA273B30C19E1A7F2D219DC3702;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'hFF7FBE07D1987E103D0E3F842422187E7A52984A7C224034F8FCC4FF7861D2BB93F1003BFF4DBF7C8027BB6B94C27CC024C40A3736E797702C8604A78C04C99F2F27F03CDBF2DB8407E722F8190F20CFD08222635E61E1EA78D71BE7E0DDF770386654790920B451684167FACC3A1F92F5CD129F939F27C330B03C9EC0DD8885F211231F568D1C0D67F5B1936F89B74E4367C52DF8A3D5E1C3716E4E6EC1DE71AD9B1C3EA2699992EE860E70DFB49FA044E1B69061DDB2F023BEF76F5DBF3D641444660F6A44082E6D804B5A11E24C6AA101371B8DEEC2FF2B4D14F64071BE73A7F75D04DF3BDE8ABFF9163F3DF9CFC185671321C710C2810CDE33F8E4984BEA;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h3389A32A8DEFB92AF9897A7EEABCE9BA83E587A106A1DF5EE844329A2772FD1FB0F4AE490A26A653E759CA41444789DF1AAB084E4F7233FE112A61627F1BE87BC7CAEC1A140270EB41D166013D5B7B131FD4F147BA64B55311ED4FA6FD79C580948681149BFFF3E40033E6FF7A2B9F2E31AED31C3046B3B27C585FD50393D8E632F9B0AF0E05C1BE0F0AF7D2750820F18645D36D5F60A6F7CBBCF85D2FE51A7FF8DF37517BB96D01F44B5E37723A4763AF40F9050D3416DBE340B165AEE9603E1C72CFEE4E4B4570C5F68D9496BB7F903E8B83B9D2FCCEA2780841B457A73A39E02D1AC83C7A040133D0FF32244A3FDB01A2D41703902DA700411A4810AB48AC;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h5466BDA7F1774DC0F9F97E6D13506730381EEA4F51D072EE8DCF70F081912161286A46C75F974E590024C87B2749916B42CAC4EEE5C1DECE3D3383F8040E48B819030593178F5FF037DE06B580C8F51F3C4F81ADD40DA437E441A055B58A5F76C024AF7536CF9A2C17404FD5DCF532E8297294E374FBDF3614A3B7A7F0F59BAEF7834C1FBCA4E9EC3E80D7C5ED4F06CE751BEFCCCCF7A08E5714083F24952521F567C7D24660448AE60625C9AE73487C32859D829C4A356E81B2FB00941101C81CAD0AF766249A1E22CD6F4337198B440F0992C34C4ADA59DCBF0BA751EB429E08F3677C25E990831BAC49159E1C4F59D374C78D2092E89F17E8383EF0B13BB8;
defparam \offset_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'hF61BC8BE555FFCCCB9A300054FBC9984FD31411FD6B78FDDC1CFFFFA898B7E238D94FFF7637E5F3C6EECB0279B99AE026A3025A79A3F4BBD9DF0B8BF14184309911FF5E174A7E185E237F110F3ADEE8B78E34B5E6B06CF1387E3FFA01BE526A57098524CFFE724CA0E69BB8FFDDE17330B403D3B99624FE4E794401F58B728043C767F5B4C74E6DF8AE41483E9F6E7509894F7B97CA035303E734935A5FF989ED7C84701DD18E4466DD6A8B60F3DC42BF243096FDD10EDCEA87AE0B5C52F70F85066A878109466409DD3234F4BEDE6881F973B196AC66699B614D71C23E598FF93C0ADA680CF19DE5C6FE74D758405691E062BF654F3DDE3FCCC39FB2F52D743;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~44 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~44_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~44 .lut_mask = 16'hC840;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~45 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~45_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[4]~43_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[4]~44_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[4]~43_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[4]~44_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~45 .lut_mask = 16'hCCC0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'hF1344B334401817D4A7FB8B0EC33F69B86F627C7A98188C076B9DC2C5D034EDEB8368062F41DF7017127985E13F89C5E88E60265500E0F917EE02E3C59C6BA1975CD44E36DC91A5EBA908839CE6934B925F112487FCE60408D8E62EDC5A8AF53BA6D50385D44AECA7BF579CB103D7B1E00AAD3318E59DECD57D723CAAE594E9FA073B793391A7B250918A8FD94773B726A8FCBCC30D8A237CB6BD07CF2BF0CAE64F72458C47AF1CEAC35BD3402F07E348780A64330716586466E8248A22C04C1FB8443A0F29C0207166983E1ACBE841D038EA9E986DA5763C0353A4BBE2145DDA21FA58563EC104DC1D51987BE5F2B282DE637306943D4CBFDC536337E0E4412;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'hFF59941FB88FC403E75FC9E7028AB6EE6CB554BFF2B313BB370F0060701486334014A22228700BE1DFF983F0C07EB66FBC4CEA6ED4E67B21B0DC0E630300DF853C80FE77EC10087FF818FC48E1463FFFE57C07184709E707C1F12682F3E70430447C1FA59161818C5CFBFC403B40F68BFDC051A0F8BB45D33D9745B1FC91D7892242AA15EF89064B8671C9A66B67044078303F067086B80349433B2798CE50F78A078CA7D83274A8FBA8C0E78FA824E259D87CA5D54E5E331256B6BF0B726852F4B53D7718D865866707724E657287C6A5AD713F8A7A548532510BFFF4C16DB2EF9671BDDB7D1FD807EB8886E51B9CF72C7A2470917B905B2C60F562DFE5788F;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h5DC0AF7A903AEAFD520E36DC03D04A1D4787730C10B6D3660A2200C32520441C373FA90AE31AA821C0E0CC9F18033DC7D4B722E57E87B2DDEA12E75113AEC97600A37F28A54D1141B2CBEF6DE7D080D09BF7066A540B80BF3B282E66C78E7968149B4053582E5A8D12EF5D40374D10FF89BCBB01C7D516FFE8D90084E120B46FC030480BB72C292F61D52C51B951F4DECB2AEE2376E966A274EB9DA2B8D9E4EF71EDFC46FFDBD7834C677EF76F39F013007D8E413360D0DFA007E600B78F3F7E3F8427396003FC34FE180339F803FFCD2301F0781F3FE7F739E199FF786F69FF3EE81CE630F021E3E61FD063870F840D6FFB037EC411043DEBFF59898789848E;
defparam \offset_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h3E134003FB3E362E83065F328CF7E2F9807B3943848C0FF3E00F38C3FFB06026940614203642D3DBB4469B332EB07EBD0E8440F3381C71E135E05A727F721884FD88279791107911EC97910A4B6458ED802823798E27FF43A42F3D2913855098C3F13C12E033EFE23C37C06FAC7BBF97C13F12B327578781AFC03C4497DA9B07F5C02BF96067BB3747065989AA02BF8DDA36331D195882743FDBDA62A987D1E2587280AB007FC2DF337F23FCA480340597F73881EEC2F6AF645BE3E827A6E2B81DC4ACD3B0D970FE79E1928A6407C34DA5A7EBA9834610FA781717AD189E5830A9A3FCEDB21916720AEFBF3FBE013BF906874B067FF7842F892896EC3BCEE003;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hAE1F62EAF31565FB346E4DF1A7203A7DA8BA18486F3E14FF2D33E58FD3E76287EFEC1910090E540F2FFFC98432E23DC077FA84500C6DC5BDC213F2C47A7006F6E1FE2EDD9BFFFE400092FE733C0774054181FE0E4005EDE7E12340BBFBE01183C8317C44F3A071FD306418F068490402016C08B87078500701E239EE0D7FFFCFF719104791FFE67EB718DF00FE4FDFC3F49DBEC82A1F821E0F9C0A7B07F6F4F003FDC79DCFCF8F4F6395DFC6D979C63C066B787FADEC0E3C7C20158FE3A1CFE062062C726131FDFE770384E3005F8C25DD3F20920F980F96DE0086C223ED1E7AE4E5B091A89EE608FE908596B6DF9F2FB9012779B07C37807C0218E7FF08BFB8;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hA3704A6C1A49C27E9D82B6683D6DC894C3918F17FC400506724B05A0D27BC59F903FA01F8DC33FA51CB98FE6540BC04C71036C2F0B5CF81687840BDE27EC404B329341A9C784B6D6416B01E3D6771301D0737793995A72CB6F2E5EB7283E3FD83E4F6606F084F89850CBF5A0EB09072F8127A0D9FE4EF0ABA4B8F97AC4BA7E9BE59EA07C5A19FFEC628F42FC21ECAD97014014187E3AEF3EE60C7010EF0C8DB2FF6400DFC00C4051E4CE7C2C201404FFF0EFE03FE7E3EF3660D028217E655FBF7EEBFFD0BBDE0F80E5E0E7F227060FE6E0F3038F7E007FE3E0043439E70E1C27FFDE0183C7A7C0316BFF0032670787D773019FF233F83F180B3FC06CE0EEB9F8;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h67191CF68FEC386D21B44FDA87FA63F73C7FE18F9803673E031F1C03CF2A78C784F614209867047CEFD66B9E0F7B645208E0F0078C92988F860138A13D0E12E0007F8B43C2381EC314B80CE41E911B690C9F92E186707079F7EA9BC7AA0F63F3E506B3C8E907E1C3F9A69007727DF8752EF0631B8863E1FCFE33D3FEFBCFC73BFE701FC03C0FCC0004D81C612F0043DF0F26F376FC00FC4380FFE007919BF03C07E7DBEA7C5E00403E7DC416EF9E2C87F7DB680810E8791071C07847D630111DC033F81FF7BC9E8CFFD3D2C0EFFC00B69F19F07AFFCFF4DF030057002DA088869C41D32FF4F8173B0C7DCD66BFF8288BEDB8000756C4D086161864C41200C3A1;
defparam \offset_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hA38BFC1BD404C101CB8039B9D8308E0BD8061E5C4F7845AC00C810336E3F886012F7CBBFC003C1F93EBCFF02CBF18383E5B3C1BBCC677A3EF804C071DC71E39F90F07C8DA164E16341B2F9FFEE766C452319BB69FF0C03C16DBF065307FC5DF7E373F03F6C310493E3B9702032D4FE2E1BE0F0A0C3C4BFC7FD8C761AC3FF2F987F09FFDDD37F340F0C01CC019FF9001F888FF9F7800F81B7FE00E027071E783FFE1F840A19E0076403C00F9F8C72C7F07F98840020667278F803CFC78F800F870F86F038B0F2E788F00033F81C71A47E76701F9C003C83F3BF8781C3F384407C7FF007FE0000CFFE01FC01FF3FE018000FFDFE0001FFFFE001FE7FFF86D9EFF3;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~46 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~46_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~46 .lut_mask = 16'h3120;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'hE1FCE700206DF8BCA40DF6782D40A60439FF38D8604D036C00E50098C7F1C4FC25FF80E7842C103FDE481081FFFA040217D03A77854721CA3F83D9080E03B8DB88660398A8430E77F3D5AFB09B05710347E2044DF14745FC5D0BE32185CAF754B90987A3FC3C4C7F1FF6340B77B58590E0D907F625C1EE6E3E0EB8DF6B5B43666DFF5AA3B04EB00F15B0F3E5700937FB2CE3F08A40043F60F02659043FC1BB18BEC671F1E038D8830398EC0C2F19FB384BBF2EDF0DC167E03D9CF0B405FE0F8F5C03FE248F0B8C255F3621F6ECC00FB5DF32781B874FDF399FB225F759DC4AD54BF97878DA18EFF8A5FCE1C33FDD9249C39097DE7C7D01B0E6BD4686383EBF93;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h9063D8200438017F1D9786468BAF814FB8D2FFBEA43044D91187EC209B506C82C7B2B78B789940CB116001BD180D19F1EF8FFBEF5C2BA015600202093EE397FA01E7E42F9EC3723063FC73084C0AE0EB275B2F0A04EE066FB587FEA4411FE08F78C784C80CE1E7E0001CDE584C0631C00E75C3DFF0EEE3FDBFF78C0833FF1846FCF266667F88883FE0C079801FEFB3FD00781FE5C1F800739A101FDC767F31076905021FEB00D83E6703266880C493FC68C94CF43F9742F7E5771966839ECDBA86D940006CE5FED107C640CEF00FD0497F06469BF299486446F9CB696DFBF26E7C183E64705878F3713C744CA84B100DF0CFD83BD4024E52236C7CEE8ABB66E5;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h1166C40A121B089E496874FDA0B494413C080800FE88FD19B1C8200070524DF3991D60F80AC95BF6058C8F3B083D0640398E5BE8FEEBC7C0C10F8000CE3DDC2A8A4C25B90448EA0EECF94877D64D45E13C4584CB82E9C07D84ECCD0BC8655FA0665E4373873339FDC1E165937DC3240F3DE6F04B7DEE1F098B7DA633CE4E3221BE302443ECCC636FC6376199FF337C00BA1203F20DD77D4CDBEFFED04A38BD180F8C04268E003AF8101B40DBD36F028F43FFF40092F11CDFADC61F77FE1DDBF79297B7CE88F8BF7F8612419E8775FC70B6EC879C2F03BBF471256FF3300963BA08A3A01F1DF9F6A1D0CFC720EE0794207B1F3AD13244D156ABC129BE8CA21606;
defparam \offset_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h7F82BE801728A637A73D9EB3F11E17F7C104BFD1715B833F4819DCCEA085CF3606C881BFE520F3CF01FF00A2FAF4F7FA087D23281886FB2E3CC2F5FDA9D817828BB631E619766FB23E8FD648AC6109B405A20FB30A84433904E2F3E40C0178FBDC307D32F7FB16080ADC405AD46880833C0E50D096E99D40ABAB7BFC10EEFBAA25DA84B8E719F8A87FC80DC3D6532F8F78F9B80A7EED8BF4C6C240878EFE33FE3E2B611E7BBB041D3CFFF7C71FE1E387F80DEE07E02BF9F1438CF83EF0C0001FC11C023000BF801BFFFC1861FF207E01181001D843F723FE31DB6C000FC103DDDFEF839C30CBDFF8CF939EC82E024BA4801E3C67274020FEE73C01069A183CB7;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'hDE99670C111927397E61747F0061BB0E01AF0B005C619878380E609F8338D0F1F8784FE3E7C0E0E218101FFB3867FDBD5BA4BFC39FE625010A7F11E5906391C6ECCC28DEFBE44F3A726F86DE324BBB38AC7C9E73F8468C0C67D2E8132F117CC1E124F9BCD3800C0EEF458B1007D6866FB5E99FE2C8263111FC5AEDFAA89E24B8396AFEB3DC23AD30A9C2780E27D13C7759B652F3F88747F421B6F330F5BBA453C981A1C251DB62163404BE71FE5EB1E44FBCF8E738CBBD8E5BA8FEFFC41BA720E0462A9D04F697FF5C6361E711D74604CE5E1B3DA8119E8EA0499A35E343BBACDAD81608735F2BE10044CE80B0E46CB11E09F0ABC8FD740976E5DD633FFDBA66;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h3D6EAAD018BD4B0EC2FBC17F06E79EFF76C0301C42E09FCF7E0CA79A4970079F601B9CD3F6100B1FDD42E77E813D70159D3FCEF40F53788403B11FF9DC30D388EAADF6DB9671F47A201C70A7C43FCE0069C32FF4014565B8C0BF13BFCC094FAE7C7C394A43FAB8413ABFD008801C10E2FE491BFA924408DEDE6372F20E75DF23217A61FB8B47184F97B6F8B7E1403F8CD39FF4DF8C769FC8713875FFEC401433807CC201C670043BFF04858068EDCC301C7FEC7FE4381800603C000BF886247F0DCC3C1F01CFFE66CFE63E0678107F201E0207921CFE78039F1B64040F8F0078F11C10FFF3E0183D003DA00E7E019FDF8F6C513C7843980FF7E45D8E19110F30;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h0B3E79F5C014E71DF9B317529C48CF43E909068382E31F95AA01305ED73C787C2DC6CC67E7BDFFFA21E110F43631FDC80032698EC008259A8D885F427204206C9FE824C7C5C2399E306343FE02FFFF80C0FDFE1383FCF85DC003318003EE741C7980FFF8007CFBCF801E6289F700EC0F8FA0DBFB0063DE7B884F8F6FC030726C10E9F87ECA318CFDA196D3FD7843E3F00619A7C06C71F201B898F1FAFFE040CF0DE0BFFCFE30FE1141A0107C67A7E3770C7C041FE60170FF78FE0FCE0E781FEF0F1321FFF3EB10790D3D081BBDD83CFDD97C8797B38FEBDE4975B3522C22EF2F3973CB6561E66731F89379F420F1178CE285A1D32828583C3DDF557AA0F6827F;
defparam \offset_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h297AEF1EB6F4E192C37C063C9461942E00443E910A63CB0837021FB3EFFF9C033FFF921F09FDA1D806E3FE37311E3F7E7FE31CEF607BF081F04FB61E601FF0CFDE18180703FCE7F7F8C2FC23270F7DE01C3C20000785358003F1F1207EB800F78D1FE0BF8FF86DFF3DC4DCCBF725C08E7C40197F0643E875FE2DEF3EA7A14C2CF98BFF1CFD902709F00719E8C2E3C91EDA05514981F8FF230C27E1C567468FE77CEE0C7EF911E032FAB138C8057BD3463D89FE4E1DD5A5D2FAADE02BEDBD43E979E55258D5E85C489F2888B588E447BDA528040F658949A678A2107FFE0F039307DFF9F04C3FE3DF433FFFF8E0FE383EF2607A180377BFC87A0D1EF5FB4018BD;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~47 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~47_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\offset_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~47 .lut_mask = 16'hE020;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~48 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~48_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[4]~46_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[4]~47_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[4]~46_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[4]~47_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~48 .lut_mask = 16'h3330;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h830064F0CC307A07A973F9E1D820F21B7A11FA5A223792CB8BFD19E48039F39F1FA2EB40E8FE1D03733A4618E76AE7B3D305C0D41B4C11FE6070CBF5DE19BBC49FFCBB78572D7C71011E2E0FE207C9240A883A218D1F6F8C0168FA8D6104D9E7215B21415980A304F3413100AB742447F961A7C8B4C06C08DFDCCC3A88FC7E900B6D73601D6B2FA081141E3EECD2CB0496F4E59156B9A80DF2660166D050E279DBBAE1FB7D9390F657280CE6FFF0B7C03FC08CF7EC07FC74482041C6E0A341E3FA08607FF0273001F80427C00DF71C3FC00FDB0F981D4027E79E64EE3C838BDE0F87E7FDE0E7DFDF307E13EFFC70388E8D861F974210DBC87FDE65C47BA07CEC;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h8EBA733E063A0D78C2C1A4CD0580DDEDAB24E3350EBF35E79CE6FB3280968679DE724A387F89B40B687B361CB0C451D22320547F8812E393A0C3EF87C781521DCE1EE864431DE89354E8A41D0989B58624B2C0612BB82542D76442A85C6AA6A949AF00052E381A9420DE47D38DDB7934217848D05DD5CC5EB998ABD6B55CA97D7DB492338C74AC3DDA90EAB60AD47D2D9CF91F1EA93ED15C7CF89F288C08B8B12C003B3C6068E22FA006F5CAD70155A21EC48EE1CA2288E9898C1DBD44C8820296C019C40599E71B6764F7EB23A36546853563D09413F640A83CF81F4B90FB90201693A4A0092CF2D881878CF0B06618611FCBAF924815FDB947B53267CFA354;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'hF835836F681EB5D62074A5931C9A2619F055B6371B6FC13F5BE36DE79E2B900F9B913DF3FF8C255AFDD9E67CD996D4999651594AAD8F8E1A83E90403A979A332F9C19B3BD3E307A063FC20E733BCC007F3F47FC78C043801F9070F71F27E9060001027F1FFE0140483C630E0EE2181FF9818C73C8E8BF64383A95D1010B6AFFFB989DBFB4A1733FBF4C5D17E00D03BFEA01FFB08773D5CEB137AF8F5F4A796E3D4891954C35ADC83173982F8223ECCFC59020BC8FF3E3900FA7AD45C6F71B9C16A2F70AE0F5B51FDB9953EB57116A410984975DF4A6A143B03813EC0BDF12548DF1268E017E81B0BC708375EE0BC485DE7DC8DDF8853F518697AC061F0EE2399;
defparam \offset_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h228BF4626BA76BDF9E49EEC68CBD3E78E6F2EFEFE07C74A4C09810D0FF409BF4005CD4C9FBD60CDE25B18D065FCCA4C6520C8EE03D6B6DB22FBB3ADED000B3CDFA4C70DAF6F10FD6FF7FCE06ABFB0C40DA09D7309DAEFD5C0E580768E8DA10281E4FCA4BDFA00937406F93C7EB804B2F6E257160D9FA81A5FF54E697996E3A8886817ACD7645ABF8015D36B56EDD306D7057FD22BF91C8F12E7384492324CBA3F0CDF000011E4AA1EEE0DEC422A0D1E278715781518022BE83B0FF92D88D645D4CF73E1EA8D79C0694E79D51D9089997D1BFB8F27C5DD731E04EE4D35F0C456F773BDBB51E06FA57AF4E443FF7F420839A7AF4737418BC0089C800134BE30281;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h737D638F3B83049D1B0915739D87EF896F4EEE4EF29094D9CC76E9ECE0D72E7897527BEA64E5CFD3E1F67FE987EA3F82EC51F1754D757A61C60A579BD98E1C7857A4030C8A2C758A20562CABB6100100172E458F5846FEB1196095D51811FC54AF1FC3DEEC4C6538463FFA6E6A1859D597CE31EFCC2C6A9928F6C8FC63A63F6D045080B6BCC48A52FFD2364F96EFFF837BF6A2FC61D537F671CB85D4DFFA96553214D1B86A4C3CF6FD38BD4A98516A20251331E2A90A4B77080AC48AEC02E6AC028D376F1563778D653FDE584D10945F40BE78FC62D9D9341B026547B540A1AA60F1339E1770C64A312A2350531BFDAD84003C88650B1EA2542A2CFFB2744925;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h5AE63C70ED4203DB392C60DBC0F182F1ED831EE550BAFEA51258DA3D8014FD18BC894C2F5EAE4531D19746A64E6EC953C2C8A54DFA38D7A75FE329D86B6FE1C23C65172259C1D4E952430C3FD4D7839DADE6FF22CCEEE698F845B77C988CAD882AE776BE1EFC0D1311A38589802066EF47BCA6664C21DE1D60E0D7D3436BC1C3177595F28BEBD4A6143068368A071E56092A40F1FD1A939E3324C6CBB79498D08DB5BE89E04D6D2715E1BDD9E02CAA986C60C2A9F2EE4731F1435C3F9B9E51B2EDA5A5F776F87A414048E76DDD9F066202FF96F40FA13F42037F17D90E1098A1D3CC17E6CD49185817D3BAD8D0340DEDE6C1E683E3FF69471F85B287B9F91FD0;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h1D26756D90287BD71B56C31D03E464C98B43FCC197467D19FF34722465E3DF0339E9EA4058F9F312862EBFB3E57FE0000210F8CB28C2BE2EB0F0C29FC33482F807A27DF240B2AE1C103C8510AFF7B4F79CA0DFB830B7F383A38C3F1F0363E088E09F007CDDFFE00FC0E4FE0039C01F70003FFF807021FFFE307FFDCCFB29FFEE08F7870F01B7FAB0098E502EECFC7703FF24C0D3BC740E250C7EFEFC3BCF50C9020F80EC5C3A8CA41EE41D3BD7A50E66087AF0424AE01781B3910F1867AB10374B221E9FB26A0E1A8D7E6FA2F93626A5EE1094F2F1B5F08482D27A7C249FFFD8C286918B1E6CDD65063B80021F0BBFE7AC593944D9B912C0A6AF9ECDF73E4681;
defparam \offset_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'hE092DBC7A86C842DE5D84C3BBF07EA8E695DFFA24FD43D3BF587904ACD05E5B0EE791D9A7FAC9267078F51F3C04C22370FCD3B4B9AB4AC1C1BD6EF29D9595BCFA7C25B28C44B5AE0A33E9E7E3BF4CB9A2F830902B86A79002048D21E260D3DB4648BE12BC1088069C5EFA5EE14309B241439802ACE91DE70730726FFC08EBE60FD5864CAE8BFF00762778EFF9FB7DDC7CF0DC022FF84CC102FB7F90260C4DE2814EC5D81EA20A035F669B21B669B3EC9CE08B3E60F95AC7FFAC128C22E2F7897040DB7B0ED9A52A033282D1DF8509059B88B577BEB1DAB022F2264D09A07EE3940E93E5B00097BEA392FC3898D9E345AC26E14055A970738FA4067F93EB0C3D1;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~40 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a92~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a76~portadataout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~40 .lut_mask = 16'hEC64;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h0E3275EF671E1FC3CC90CA9B7017EEBD13A6025381F4A52C0A774806347B904A56129B117F4D8A501F8B2174ADF27E156306372409DE03258E3F370C1BE88E17A0734E83354504E1EAE64A276FFF667748A0736C7A3EAA7DDF820BFBAF835EC9F0B2CEB9F0D3494F1CA955375F4AE3D7B55FF9666CFA183E90952CC30E5E9B32633B1FAD5483FB1A9FEEDFFA60A9DEC6FA0141B76D6C86C22BA5CE70D30B58338064A1117FF73DF0BBA00B02B8886754823D6BC1BACC145360C6F175D2A61797EFD76A76ED076C88D3AD7F390C435AF8090CF3FD615F0B8EF7B23925034EF965A91DADF814651B5BDA2DA540DEE97B8DD6D60378665D08A7E94B12C31355C513;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'hA3F28357EEF1789325688D9EFC512FEA3EFE2D78973A11AC367BCF5E0786993608E07A090F97E06319B2D1DCD145A3F8D452BC9E26093F260FFEB04E643C32F1927CA5FEEC024AE7EF0167FD744EB89608031C9F03ED101FD4EF2235BFE871730861E15EFC5821978EA978B54B9B65D7109A8C88467FFAE8686FBD9183FD11CEF1A807314D2CE53C9DF0FF34387319F31339813F87C000593FF23D9AF0E7C642398E9FF86FFC63183C701812132FFF0C1E8F9807002470003F0185901C39013BFC221FCBD13BE3F50E998028A4F0731D024671E0FBD71BC30DFC7EE02C7D7BEE2EC8871A8BBC17C32AB703ACF6ADC511221875AE38B4A311CF1FD7B7F42A1783;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'hEBCA0F55EE3E49988CDF484A4C22F4D91BF5B50250A2FE47110E0F7A18E24E7E89BE39596741EC7E9800E08788A6E083FC5BED62C93FF90EE8750063D876AF7A78608C2FD2C4A8E7FD1F617262CB5E085D693971D3C76880C9BF3C7120DA7F6BF8C3B3F5FC06C01FE031EE00EB90D8DF2F40CD33008D427BF8EE1371797FF40A68CA677DA74FE8007FEF55A38072FF3E40B382D11AEF6A86077F3745EAA0F33A97F281E4B5AE9530008530406DD663AEF7D55AC3D03CD7D7AF12006C7EB464C806FBEC04193C6DC17786AD60C2D607A6E64F1B4A106E5205B7AD7C24F215FC79457FB9FFFBA0F601725CC4E85A381AFF7E6273F9FBB167013C109DAF5D75F67C;
defparam \offset_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h212B24976267CE797B26385F8CFC193D4100016BA0FDE7F592700AC932C50D410005E48C1169E613223D79D19F55951479F85B0B9164E6C4C9C661CCDF9A829223BC5DA8A14D7B53A506D27BC3A0B9630427DDACD4E2107D131001202ED34AB7B20D6D5944004691B5DC8FD019CDFF3A0E1336A94D3582803FF6682D26BDE445023CDF8A9494482E79EC1E0C260204176579F0C3A7894FD0F316475AF2EEC7F88E46460DBBB248426BA505C46752852CC09B3C345B84858C2F7BE8FC0BCC0161F83314B0B111E70DBCD90E72AEBFEC4F6C91462B44EEBC95C391E7A3F18BCDF4C28DFFBC07021E27FD8177813D8452E3FE0B21C7C77072180084787C359808F3;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 11;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 2047;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 11;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004554333343333333333455554433343444434444332222343443444433334443444543432333344334544332323443344455543333233334444433334455555444433333444433233443333334323333444444444444454333333444443332343333;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h33334444555443333333334433333344444444344332233444433443443333333434554444333333344333333333333443445554333333443344443333554344344543333333322333344334444443334433333343344455544332222222223344445555555444432222234445544443223223334445554443334344223334333345544444345444333333344433222233223345554554444554443233333433333223433332233345555654543333443433334332344334544444543333222334445544334433555444443344333212333344333443344455444445555432222122222234433445555444443455444433443333211223333344444544444444;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h44343334444544333344553332223344444443334444432233345654444443334555432211222233444433444565455445433234444322323333222222234446665444444333333343233333333344554333334445554332333334433444566544323443433333333323333333444344333453455445555421122333444444543333222333334544433344456654433223334333333444333333333334554443333445665554333333332343333234333333333466543322234455555322323333333334433554333333334433334543455555543311112235555544556542111122334433444433346554443333444443333333334322246666544444432112;
defparam \offset_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h34543233444554466654334433222332223223333433356666655654332222234443444321122343223455455555456643223311111234433455555554223333333443334334543356543334444564222222113322333566665346643344334444211233333345554312346555433455321333455334545421222233334555531122233223466654344355334543343122222222256665344433222355566444445443222122111344443345556665555421112455422224533332113443333344444445555555433333322333222111235456544566655434311133234323323444334444454333445334454333332344444345544433344323444454444333;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h3ECEC65D7C8008C3C81381A0A02783E0C1D4DFB0F6832B9406742114515A5EFEE7E75FF6B5D29F656AFA32BB718BC30EAD86245DA401C91F793A8E8445F6BB0EE923A0B5C574E5CF72BC3D28CFF2240D6C875306D917D3210F267C0727BBEFD0380623DA683AF51C4372E1586E8F733A8D88CAE061FF37060344D0A166B08086734450C13046C2C5C4F6F95C57EE1E50D7F703670C281F66817C7BE044AB09F079DC353C7D72B019DDF2C0A907001DF27E1A278E48EF741DFD421D9C597ABB540D3F2BC644C1944B2D1057B418188034E06D8D7393C26DEF8D5E554E8BD2AEF4BCA95D65193438688ACC428A884D1BF389EC4656E606D3C14A2B6574AE315603;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'hA6DF5725794BF48A1F1E199E4E6E079F9D06B28733FF4EE0578284DAFEBC6FFB2A3B29DC829B84F4F21C2EAC28D160508CD90DE79F2218947B0AB3CECBEB501387939BB0C3786C310CF3140ADF3ED430103A7AE8CAFFF3E8CB7A7186A68F5AB19B67B92B04D411B3C0BF1310B063BF429A3CB83F82621A3BFE33CE39D30B3FBE00FFA791F6D1E3F04E460962099A087C4CEBA6F416A2E7AF7834C7F441360003BF1D1B99FA247FE6D52EF4538BC39F8AD1CD3DCABE1287FCDDAC84398192347FF1B485019A7FA10188323F2795C0330589FCA981F4527F37BAD18A346F22410A1A4D9CE0D4AF68A5EFB40303DF7B637B99DE67254727512B5F717FE1D8F2A8E0;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'hA10DD853F58065EB0B29717F8E5FC90369ED60E245A98D95D108A58E07D497732FCDA1800CD518B9FDE031F38352EB80EA604541C807DF601AFE90D0ECC87B1C80D9EB21CB0807631624FF4003E4D3FF1CD44D259FF263214EAC16FE998EA2643FCDB8078DC2072D8034EF107FE9257F6D4AF3790733C733F018162727888F981D11413FE0047E176A2E3657CE8811BBA8361C2C1DDEB87FF043FD4F01BFDD416BF620FE0322F8DC00FD4654BCB6FBF0181FAFD80BDF200D7F5B4FC0752E17E07FEF03F9AD607E8BC4E01FDDF601475011EFE372BC3028EB8190FAE326DBC17EF96E006D3CC0018F73838D16B79F56D045C80F3EA8E80583C00E480BE1CFD825;
defparam \offset_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h4A7A725F4051CE4C8639DD031208123483FFF92C01E6FE000F9DFA004FFE71F22CF30E00086300001F3FC7F87F380001C389F8631B07E981E4C7F2F820017E13F601EFC19BF67D67818601EEE1F1C133FE0F85A364C7CDD1877E88BFD9FA2E30F66E42B79DCDA4C7E79A6B8201B1EDFDE013022C1A8DB986881C33B41E06FE2F4EE4600290E7CCC76B2C11999DBCECDE01C27ABFF5EE8C872FD9AFB7DBDA61C00B91E01E01B48A00FD6CB212512B763AF66A77F9C8CF83493C8782D58EEF1C81371B833153F7732FD2FA1DD60C405200E69CBD781162AA8F182A8F804E0ED930F11BF0600C967973F83FF1E0DF917921C13CDF1FB0CE71DF4C781DC43FE7ED48;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~41 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|ram_block1a100~portadataout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a68~portadataout  & !\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~41 .lut_mask = 16'hCCB8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~42 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~42_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a84~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[4]~40_combout ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[4]~41_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~42 .lut_mask = 16'h11C8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[4]~49 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[4]~49_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[4]~42_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[4]~45_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[4]~48_combout ))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[4]~45_combout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[4]~48_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[4]~42_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~49 .lut_mask = 16'hFE32;
defparam \offset_rtl_0|auto_generated|mux2|result_node[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'hDEF1000C0CD938FF7E01047FFFE0380E003FFF004061987FF80E009F833F30F000784FFFE7C000E01FF01FF8007FFF81E798FFC01FE7DCF0F3FFFFFD8FBF813FE30FE0DE03FBCF3A007F9EDEC3F83B38E078FE71F8078FD07FC3E80031107C1FE1237F8130F00C00F0C6440007C6FE6F840F9FE3C83E301F30660DF8E0F820C401E2FE83C7E00EF04F007FFE3C0E3FF067802382079819F7E006003F0C40339C3981EE024227DC1A0407858F01A180047FFC38E0C0F8C38E43E6F8FFFC03E000E7C7E381FC0667FF1C0F6007F1EC7E07C19FFFFF900D80F1804F622C0303CBDB1B3BDFE3F3DFE3DE7F04CE608007F22E1E0FF70CF7FC700F00FE31003FFF81BF;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'hFC8E48CEF8C285F81FF83D80DB101E0079C00001BD9F20408E0F9BFBFF0E07E0DFE263A20FF3F5E11F3CFF867E43F7E7E301EF0CE02007E3FBCFC0FE5DCEDC8F893E79A41FF01C7E26E3EF0007C021FF8E30300DFE047E773CC3F3FFCBE9B0618067C74F0003BFFF3EFFC3F0BF93EE03080EFC060C38071F050280F3F17C1F1B3C7861FE087FC04FF037FFB001C03FFCCC1FF4FF80709FCFF00077FFEC40043F807FC001FE70003FFF0485807FE00C3FFC000FFFE43800007FFC000BFFFE187F0DCC3C1F01CFFE18F01E0000781FFF000003FF801CFE7803801C9C00000FFFF8011C10FFF3E0183D003FA00E7E01FFC00FFC013C7FC3800FFFE07D801F1F0030;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h03FFF809FE10FF9C01BCF0A0FC78FF400F0F00FC5CE31F9C3601F023C7C2778FE1C9CC07E7E187F83FFF0C0439F07DC00003EFFEF8000784FE7B9EC1B207FC101FE03CFFC402399FF06303FE00FFFF8000FFFE0383FCF85DC0033F8003EFF41C7980FFF80000FFCF801FE209F700FC0FFFA01BFB007FC003F7C0707FFFF0018FF0F7F800CDCF8301BFF0C3027FBF9C0007FFDF000FF1F201C78701FEFFE000C00DE0BFFCFE00FE1F41E0107F9F8000770C7C001FFE0100FF78FE0FFE0E001FEF0FF03FFFF00D00000EFDF803BC183FFC1EFF879FF3B00FDFCF078DB390331F17067C4CE2661B9C4DF06C790FE00E6CFCE11C3FBF27D083C7FF1F2263BFFD03FF;
defparam \offset_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h0078FF185F0C0D9FFF03F8031A6E6C3E3FBFFE6E0BE008003F0E1FB3EFFF80033FFF921F01FFE1C006E3FE3F011E3F7E7FE01CFF607BF081F3C007FE601FF00FDE001FFF00009FFFF8011FE3FF0081FFFC03C7FFC00709FFFFEE003FFFF8000781FFE0FF8C000E008207C00BF8E4000E007FE7000003F78C01CDEF3EBFE0822CFFFBE01CF1F03F81F00701E8C3D3C9FEA201DFFF81803FE30C3FE0017F36FFE00C1E0C18FFFFF600E2C1F74799FA5FA0C1893E7EE19BDA0C0E2C9FF66A001F19FC3DCC286DEFDD8340C8FF8438E7003E67380009618ECC07FF80007FFE0F039007DFF9F0003FE3DF403FFFF800FFF800FFE003F80307BFC803F3000607001F80;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h01FF1EFFBF9C00C39BF60E003D7FA1F7C7013FF81F73008FFCFCFF273FF1FCF3C6017F7E7BE3EF403C0070BDFF85F9FE19CFC3F8627F200E203DD9080003C6240FFE7DE7DF83711FCC25B1C71B0C71F3A01C7FC181C7063C1CF3FD01BBFAFE9AF6F0FE3C13C0CC7F1FC7F3B4F78401EF0F1A07FFE431E59FE1C380E0FFE4006661FF423F807E3FC01DC80C018FF72800CF1C0F883FF83F000039D9FBFFFFB8073EC07001E03FC0FF03980FFDCF19FF00B83FE0FF01FF07E03F80FF89FC1E0030C003FFE30FF80C3F1F0620071CC0003B1FCE0004F8CFC039FF83E218C1FC04C9CC088007661F200F87FC01FF3FC19D307F80F7C07C7F0028E63C7F8603F53FF0;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'hF003980FFC36EE7F1BAE00008C60FF0038C0FFBFBC00C8E81E401720E7209C7B3005FFB86001C3CCFC80F63F03FF01F1E00C383F5BCC9BEF000003F9FE001FFE01E007EF9E007E3003FC7FF80004FFFF3FC4200DFC0E07E03787FE407F1FE00F00FF80C80CFFE7E0001FDE78400631C00FFC03DFF0E0E3FDFFF78C0033FF1846FC02607FFF88803FE0FFF9801FEF83FF00001FFC01F8007383F01FDFFE7F01007906FE000F001FFE600000777FC09007E0FF7CFC3E67C3F006F01879803E0D84FF3800006FFDFE2E07FFBF200000100EFF064783F399307C49FFF8BF01F8009E7C003FFC00187FF2F04B87AF8BB3FFFF0EB1E73F3779B66DEF0C7D6E593903FB;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'hF679D86013F808804EF807FF8037FA7F0207F7F1078FF1E7FFF7F8000072300399E300F80BF89BF607E30FF80FFC00003FB3FDE0FE13CFC0FF0F8000CE3FDC3B898C3DFF0078E40CECF9BFF02036CA1F00381C0C7E08007FFD00FDF7C86283BFE7FE3C7F87F339FC01E086707FC027F80EE0FFC3FC101F0E7701A1C3FE71F1C0003FE07FE0FC006FC7CF618603F07FFE020C03FFF3C70080E78FFEC07A38011FFFFC1BC783FFE600001B7F381F00037E83FFF400F00DE3DE60381F043E1C03FF9118707E70FFB07F801E7E70787DFFF080E3087820027FE87E996FFCB0F07F8277BF9FEFE3F9F9400F7046A09F875FBFC31847CEC07CCDB9B7DE11A1E2E59EF8;
defparam \offset_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h80B640FF1F473E394046810089066FFFD8F4C031C0A87DF0FBE230119F053F307F387EC059E7EBF8FF00FE1C3BF30609F079DCEBE17EF80FFFBCCE124F1C77BC17CF8DE61886708C3EF41E784061F9BF02FE08400DB83DC50BEE05E3EFFC78FFE3EFB70FCFF8E7E00E19F6D91C9E00033FFFD0CF0718233E4C77E223E0FF0649C7F8FFB7181FFF677FFFFDBC265CDF8FFB003FF7FEEE60083901809800FE3C01FE201E1FFBF8F81F3FFFF7C71FC1E387F80DEE07E00FF9F1C00CF83FF0C0001FC1FC023000FF801BFFFC1801FFE07E01001FFFC003F023FE301CEC0003C1FFFC000F8FFFF0081FF8001FFFC00803BBFC80003FFFE0403FFEE70001FF82183C87;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~56 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~56_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a29~portadataout )) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// ((\offset_rtl_0|auto_generated|ram_block1a21~portadataout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~56 .lut_mask = 16'hF3C0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hB428A2F62D9B07848BA3C073D89FC3FF88CBD7C86F41E737330001FFF3F000F81FE3E6E0F90FC801F0003983CCFEFC007004846FFC0E220003EFFE007981FEFE01FE0E1C03FFFE4000923FFFFC07F0027F81FE0E0019FFFFE000403FFBFFCE03F831FFFC038001FEFFE3E0F077F90402007FF8007FFFCFE7FFE3F8100C7FFFC007E708079FFFFE0037F8DF00FFC01FC3F79FFE302E1FF81E0E00038707F0F0F003FFC781800FF0C0601C1FC6F979C07C0663887F91EC003FFFE0178003BFFFE002000FF3FF01FC0178FE04E0005F8026313F1F03F07800661FFFFE01C41CE1BB1CFDAF0DD8E1E030FF80E19F86BF9F2039FF187FD003D8407C0E1807F8F73FC7;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h9C707BFF1989DC7EE3BCF9D7C1EFCF6CC3900F181B87FCF87FE3FC20D200067F8C409FE3F3C3FF869B3990599FF83F938F000C2F044B05E6F883F261E06078783344DED9C0785939C08B0603EF8C04FFCEF4079FA1BD0D78B090D2B0103FC037DFC96007071CF8F0400C119F0CF807317DFF9F587E71FF92A338FEF907CBC098DAE1BFFFD80000E3810F0302021FDF9F013FE7F87E010FFE79FD801FFF030DB300E3FF103FEC3F91E73E7DCFE00404FFF0F1DC00081FE086001FEFE0007C9FFFFE03FFC0BBFE0F8007E0FFF027060FFEE0F0038F7E007FE3E000343FE70E0027FFFE0003C7E7C0307FFF000267FF80177F019FF033F83F000F3FF06CE00FBFF8;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h6019FFF67033F861E1800FE6FC0403F8FC0001FFF803E03FFF000003F0F980C780F9F3C0E79CF800F031841FFF03FC0200FFF0000CFF980F8601C79E3D0FFE00007F8BC3C2001EFF0B3FFFE3E09FFF98F0FF92FE85807FF807E89FFF90307C0FE2F8CFCFE807E003FE6000078E01F806DE00601F8FE3E000FE3C3000FBFFC03BFE701FC03C0FFC0004F81C613F0043DF0F20FF07FC00FFC000FFE007F01FF03C07FFD803FC5E01C03E7DC4160FFE0F87F003EFF810E0781FF0007FC019F00E1FFFF0001FF7FF800CFFC1FE00EFFC00F61F19F07A07FFF31FFF001F003D878086FFC1CC3FF7F8103B0C7DFC063FF82F880E780007B6C0C0FE1E007C0A1200FF81;
defparam \offset_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hA003FFFFF3F8FEFFC580003E38000FF7C7FBFFE3C00787F3FFC7E7FF6E3F886012F00C7FC00001F9C180003E0FF1FF8019F3FF83C07F03FEF807C0701FF1E01F80F07F8F9E7FFF1C7FBE01FFFE007C7CC3F9F881FFFC03C1E23FFFCC07FFC1FFE303F03F0FF10463E3C70000321BFFE1DFE0F03FC3C33FC7FDFC0604FFFFE0187F01FFDDC37F000FFC01CC019FFF001F880FF9FF800F81BFFE00E03F07FE003FFE1F84081FE0077C03C00FFF8C7007F07F9804003FE0027FF8000FC7FF800007FF86F03800FFE788F00033FFFC01A07E77F01F9C0000FFFF800781FFF380407C7FF007FE0000CFFE01FC01FF3FE018000FFDFE0001FFFFE001FE7FFF86D9EFF3;
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'hFF3043077C018F7C7BFF8B30EFFFF10587FE5FC3880003C07EFFC00C5DC3FE1E80069FE3F7FC08011F3F83C610F97C1E37987665F1F43430800FEFE1F600DE7F7FB1C7DF61C816619A6080FFFC061C3F3701FEB871818067738C1CDFFC2CEF21449F4038A5C44204033B99F4E03B9CF37E94733FF65831C0762783393E188D207FF0480DD9E48718D6F977E03211F8BCA38C34CC0F183E782F0425BC8C3F738187CCE37D77E000D620CD73EBB399E1E81B7F3CA4FEB664A9009F3A18D0E7863CFC393C9EE5247837E6B65C1FDB11E5DDC44EDF16796678DC307DE3CC49DFB3E334627A375E17EF9E3FEAE1832871DC23CD2F46C81358DC170E40DA6C716838F1;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'hFF5FF3E60F9043F4109FF526FCFB760E6147203E0D80E08338B0805E001CFE3E9FFC821C388C0C5E1F8E73F007F0F9EF8383120E1CE7FCDFCFF00E0003001F423F81FE4FEC00087FF81FFC40E1063FFFE17C071807F9E007C1F026FE03E700307FFC03BC1F398181DCFFFC3C33BFFE73FDC07180FFA7421007F8C43000F1F78F027E2409F08F007807F1CF80786707C078303F07F0803803CFC338279FCE70F78207803FF833C78818D8C1278F8E3360C23F0C3C127FC3871E1D30FFD37E0D93CCE93EC6D81891FFDB671E789DAC77C9BC3C6E047D1990FDF3D170200CDE0E66EF9E6EFE43001FF8071BB0063C1C7B073FFFC1FCF1180719ED813C65A0E778EF;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h71B83CFEF0DB0206A63E00C0C43FCAE07F86F00DF0FE239E0FE1A0C027207C3030CC59C8032520E13FD30B81256DFA311CFADC9B927BB42399CD18C2903E3670F37CCCC731CE9F3D7809E1A1C8DD0F70FC0EF639E80983BF0F483E91398F0E98149FB02CB9B1017F129181C1CAF00D3E7F517EFC3C46A001C7571B836138879FCDCF960C71DDCE8F61DC6010C6CE0361FBEE10387591E623FBEF621C393FFF8FF00AFC1EFFC230008FFC7FFF9F39C00CFFBF8FBF33FF2FDFE0000600800F3F7E3F805F396003FC34FE180339F803FFFD2301F0781FFFE007F9E01FFF007F11FFFFE8037E3FF02003E3FFF00387FF84F1EFFF0300FA1F003C0FFFD80807F9FC80;
defparam \offset_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h3FF04003FBFE07E08307FF020C07FDFF800039FF84000FFFE00F38C3FE30003AF4061CE00478D3D831C61BF30EB07FBC00847FF3F80001E1CC00427E7FC3FB0781F80767F1FF01F00C1841098CE418F380203F060FDFFF3CDC0F3EE61E077060FC0FFBE2EFDC1FE1C037C070607847F00120ECFEC7B007FE60003FC3183398F9F64FCC071F887B304709760E6FFCC07C2E31C01DE7637C7BC81C399C39FFD07E41F380F8FE811EC00307E404E7FF8C076800C05D2FFE3090BD827E07B8671E87DAC4B26C6F0197F8960F6C83FFEBC37D9F989C91BFBDE003841FC83C1721BBC8BA6DFF1C4C1819C1F31C7F2045FEDBE47E7BB8F6080F73CCF8D7760C38F1FBFD;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~57 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~57_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// (\offset_rtl_0|auto_generated|ram_block1a5~portadataout ))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~57 .lut_mask = 16'hFC30;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~58 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~58_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|mux2|result_node[5]~56_combout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|mux2|result_node[5]~57_combout )))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[5]~56_combout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[5]~57_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~58 .lut_mask = 16'h2320;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h830018FF3C3078003703FFE01FE0F01F03F1F99FE0301E33FFFD01E0803FF3FF00231FC008FE1F0373F83818FF9DE03FF0F9FFEC03301E011C00F8063E1A38381003837817E1E07F000031F05C000F07F88E022181E0E000011086110F0C7E189E981E7F6400FB749FBED0E39097E700069F24F8CD3A72071847E34AB1020009F3958BDFC2BBE860BE11F241E32164899F279F0E2127E0F7C461FE9CED9FE00FC3D406F87F2F90C7F7380CE63FF087C03FC08CF7E007FC7078007FC600BFC1E3F808607FF007F001F80427C00DFF003FC00FFB001FFC003FFF8187EFFC8003FE0FFFE001FFE7C01FF07E100FFFF00080FFFE001F401FFBC07FC07C07FFE07C00;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h8EC673001E03FF78C0C1BFFC0780DDE1A33CE0070FBF89E7FCE0FF3E008787F9C07E7A380F8FF003F878361C3CC421F3D0007C7F8813E383E0C3FF8007FF2113CF000867BF1A08FD17F898FCB9F9840A5183A06DDC7BC243D8FC5C9FDB7B564077941F013FE07D1C06E1C00BFC29E73123002F3021EC0079801963A60C708F1C7E686648E1FA4C3E426098E8161C7F175CF9C71E39FFC09F8CC09F38800E38F18C00333C036F1E41BFE607F8C7C11183FEC008FFCAC397D003F9FCFC80178E02F300187F8469E7F301FD0B3CB81B9B209DF70C10FBF007F8803FC7EFAE01664FC02EFF984FF9D0FE011E4077084F89FF01A1C3DFF2401BFD861870CC083E2DD0;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'hCE5794519F2481F940032F6C6CF41BFE0B8286391A8758D89F1C11FCE7EB67F19C718C0D007207438219E7C01F801C9E790E67322CFF8E193FE0073D8A61E328F9C01B3BC3E307E063FC00E733BCC007F3C07FC78C043E01F9070F71F07E9060001FE001FFE01C0783C03FE0003F81FF981807CC010C0E3C0C667FF00EB98FFFB809C3FCF9E7CFF808C6307E00CFBC019FE9FF007FFF40371E8487F2076610022CE6E2ECC01DF0BC18FF80183E00FFFC21FE0806FFFE01FFF983344008FF801F7A107FDEF067B001F99CBECDF60B67601FB871C4CD09EC47ED8189B6042A19A3D06E6D57D21FC0EC9A7BCAFF200F782AF9C869E1D195CECD91CB834E0320D063;
defparam \offset_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h55F7C07C6C0716235E409DC5733343B6272A08947BD08159761EE705139C74020FA9F0F31C98F225E85241078894B358B383A1F8DCB99268487ED96737FDFC9339BC472321EEF03D112A413E3CCB33BFEF096C0ADFF57CA801B87963FF1D67DBE9C67A52301FCEB8DFB04CC6745F8FE8E60DFC9F66367BDB99F3110299E90E98913D836EFA047C03FE61B88E31EA5A9F8F8C7A7AC08EB1166FA5FA51B5863FBC8F7208FFEEA175163DEEE1F3DB7FF065C67047FF728024E0FB4080A8170A981EAD7A4828EF3865F6C375B1BCC5CF9AF7F279816679FDC2028072C153470F1C6C7333CF87DE7CF84BEF2E7C3CF1F7E063E678F073041FBC00F9C0001F7803FF81;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h707F638F3B83C05DFF091CB3FC065FE0608C9E480CE977A1EDEBEFEC00D8EE0764D3FBE407E00FCBE006782C07F7F9680C129F3101F76661C009F197DF00004B6FD003E0F8EC71481DD0EFBB85F0788019CE1D8067FE322E7F60FBC9D40E23C7B8E07FB29C3324E0264039C7E18F19C761910D9040D215672F31374C9FE63F9AF83FFF7387F3747301CCC8D82F1E007C7C3ADF81D9E201F58FF87B04100B99270C07A0378DCDBCCF0323430467AAE3EFC7CDFE1866081771F80804E3EC0391600F8DEB08F488475304D053980C7F937FBAF9B6820CFFF30403FE99FFFD0085D803F1CF9EE7F00933FF120CCF9FFFFC223A00449001FBF383C843EBFF8187D43C;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h1939C7800C427A3BF6206DFFF3FFBA19D79CAFE6A0221EE71E5D1F8C381CFF2B3FE67DA1BC607DEDD61F7397FE0FD11FCE337C9382001A24BC0EC9C03B3FEDFE3C6247F8C131A4E5F3A30CC7F4A4399C3300CEC00CFB1E60F9D8FF7CC0F38C07CE38F0CEE17C01FF0EFBC6787C3FF9EF379C49E19421E67CA0EF7BF3A2E3CD3BF4C674C3480BDCFE2CC797C63E7C001FE63BC031FC7D9E7233FA00CFFF6318EFF435FE73FFC1FE87318DFF191E116D0773DF18DFF26D981E091E1FB9E321D0038B84E2F97E777D010760388C7E40F7FE0380A9CBF64043FE7070093E8120F35DBC0F643613329436E403C79CAFCFF61D2619E64F0C8BF9A0A05ACE6F8016E08F;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'hF37D1D8450EDBC3C75172D5CF41C0602307CF3B7310A4CE1015C59C2ABED52F8A6128439994E0F790638F0ADF4401FFFFC010F7834C3C1F1ECCE3C60C2BA7F03EF0F802D3F2E20221E033DC0DFF030F02220DFF80087FF83E3803F1F037FE00FE01F007CDDFFE00FC0E4FE003FC01F70003FFF807001FFFE007FFC0FFB11FFFE00FF800F01BFFA01F8019FFE10FFF703FFE300FFBFF401C1FFFEFE003FFFC031FE3F80E07C3D833C1FE7FCC427FDFE660FFE005C7B1E17803391FF1807B81FCF30039EFFB0E20F810161E043070006E40FF004F3F005FFE800ED027C001FFFD8C37D006FFE4CC06BE603803E1F03BFD83F79367FFF80E3FFD0A063F39F3E58ED;
defparam \offset_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFE1837B9EC774FFE2F90026084090FE1C1FE3E4E22FF3FFB627334FEFBE2489E7907FE00201FF880001E0FBF8FEE300FCDFB0F9BCCE361FCAD0F38B9C1C5CF3E017BE007CE98E0D3FFEE803843D3C34F3E19F3E00FE7001EBFDE06317F3E04006861DBC03F7F983553E79213CF7CE19A2773933D0DC9682D002701C070BE7F06C794A82FC02FF865F78E002073C2F838F2E03EFC4F07DBA03808FCBF87DBDBE8F3C1FE191F14360E784C039E63C1A40007FC1DF444098188BE58020E30F8F003F6787E0C004CDFF0D03C1E08209E7F8733788713002B03FFFE6730640C0E38812639C3FFFF0319C14FC0060F9FFC7EC00FF4077BF007F8047FFC0F3F80C3C0;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~50 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a93~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a77~portadataout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~50 .lut_mask = 16'hEC64;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h0FF27C7F07007FF3C0EAFA1F0007E981F3E6025407FF81EC0E71C709FDBB9E4E48039F0D814C747010781E7C8E0E61E767F9F0C7F80003E251FCE403E21F7DD7807FFE7DFDFCC7E1F7D5B3E10FFF86B936E0733F8C3D36019C818F23EF9822A330AB10BF281FC08F1F51FB30404EFE16711E79E00FF81FE01F52607F0062003FF320E86D7C7DFBFDC010E47B90387E37E6064270B3D0B73FF59801CFDF1680339E7CE17F78F70108F43EEB637FB690476E25B481452C66A8BAC900B6328610EFDE100FF6814790E0C0F37F5974A5B786146A0326D1DE843DDE017FE5987F7F0C260273F78F6B588226CDE237E18603F32FDFCEB8601C74D0091433C2F04AF113;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h8E1A4D0657FE89E53F737672005E4EA24181D003F20010105660D0A1D383C04F058094C290405BC315FECC2CD1C67C08080C94E129EB2119DC050380F7C2513C189B2A01D38583E81C7D0411E9917926C4FEA298A47CE0603780C1A9408B8E8C9F9796670447DE119D0584B7A26406370F27B0077FDFF93F0FFFBF8D83FC01FEF02807FC402C3C7CFC00FF07F803F9F013F8013F87C0001FFFF2019BF0FFC042398F9FF80FFC63003FF01870003FFF0C1E8F8007FF8070003F01FB90003801FFFC221FC9803C23FD0061FC2F7FEF801DFE467FE000171C3F000060FFDFE078003F3B0BFA0E3BE43F9379FCEFF0DE2219EDDC8A4DC5078EEDF0C1DE0807E8127F;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'hE539F06FE642066C0D28FF63A08D22B81D0A3101917E21A020C0089BE7D03066FF83C6F6180E938077F83C684E0F3E4B13A0DD90F8C00191F794FF7C444D2FE6B4606FDFC6C33E0781FFFF0C7E047FF8631138801C38E080363FFF8F1F1E0077F8FF83F000073FFFE00E0FFFFB90182030C0CDF000824387FFE1E37F018073F3E70D9F02DF0FE7FE801FD23F7C7300E63EF0033F18F71341FB80E8846E00FF2607F080017D7B9DEC071FCFA02046660EC86D24FC57C7F7C7D3F1FFB38183BFFFFB07EC1819FC01C15A79ED073BEF47E0854526E50C566D7420748BBCFDE412051CB03687C01F4FFF6CB03520BBFDE407810E6C09246E67F1C3FE61A4DF6FF5CA;
defparam \offset_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h400F24607D1D0E458669379E13FDB6C5A06373B0E3F9E6718C6BE2C87DC7CD01AFD580F991CF2A64E6AC6291931C03CC143CDBB950679D08B9DDBFDE9FB04363205F792E384DF41DCA0ABFF8FC5CBFFFB3C4332F355C0A652D6378AEC3F6BA38B1FA96E77CC385FC57DCE7DEE69E01C2C3F0882333FE72F53FF50757FFC49DC1B48B784E6971CF89A2E726CF65D60341ABB81AB47C72F9AE88E61F15090FF678D61FDB3644CBF6FA5FD0F829E4BFFA03CD9ACBAE7230FB706F85F4E3BBAF74A695AFEB3033E797E7843601C0BF7C81C0601EC63707F83CF7C38EE7D3F17801F002FFFF800703FE07FD81FF813D839DE3FE0F01C1C07FF3F80007F87C3B8008FF;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h06FEC07DFF80F0FFC813FF9F3FE003FFC1C01F808F8013EC0607E0E7EF7980F8FFE720F986411E8196860D05F18C230E4F81DC63E2E1C1C07F02F1806408C70F18C3E0FDB9F4E47100FCC6E7703424001F877F773A11CC5F0C09F01F1AD408303807C3E66E050D00007C6119E21CC0026E74F9385E80B6394CC7F020A6E8F9BF02385F2DF79EF1644A0766C28B0D63EED07502D4379BE2A0407E679E7F92E1F049CFB4DB84B10F7EFE32FC213BC1EE7D46B47F46DD6ECA604D6FA7EF0662C8EFF407F659B11DF717F4D607F61CCF84DC9052B24C6FBA9731CC67EC79052B96FBB38F413D98C1C567C5CFF584C76E60C039F2FE7759EFE80DA0E90047816C707C;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h997C5D81474B0FF231002682A00DDFE6826B6FB73033B779ED5D38D928D05DC42FBE38644103FD9C93238B5BCB1733A0D738F1D87002EA5B80E830012C182FE0787E1E003DC79DCE0F22F3F3D0C1FF6FEF0387E3028C3C2F837F82FE20769DCAFAFA60CC87F3DFFFC05F1EE0CF90407E1E00C43003E3F9C3FFF00FF9CC0CFF801FFF981FFE219FF0307FF883F9F9F3FFC30C67F3E7FFE030F8081FF401CA0000FF1C1C79F9C07F111BE0F3A47BDC1042CE1301B0C1187823DC397DB801F233840E6B0201C38060FE8F3380589C3BC837560226704F1E64CC01114E31F3E33E03EBD7AFE008826F862F53E33F9EBAE67B00B27C5BC01819EFDFF1F1807FF3A3E0;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'hE0F1DFD81B8302350B20AF7FE19201E0158DDF78DE7981910DFA1985C83367078FF3BC7FD216F838431F8E7F98B2987E1867D9FE4BFC3E819BF16C1FFE2DBFE27FE4A8C2305BFB1B1D670FB7E4040D1F01638EBF627385DE71EDE99084775093D02DE7F079A5788037DAC90EE02A1A402E329F78F1FFC0DC0807D9E03C096177E28D5D40DD788104D5D0062431F7EE47B7DFE25BCE3787A0078C437D3EC0323E5FF61F80FB271AFBFD02C18F7CF0AC07E6E003C7F4209E6D04F4901F86DD285FA01EFD21D31E82B01916F02D0E1E78CFAE3C62DFDECDE76C7E0EF97CDD7CBE66846961FF303FFDF0EB9FF367F87F267DB80613FE497801F3F00E407801CFF801;
defparam \offset_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h0E7E73C0407FCFCC8039DF0313F8123003FFFF2001E6FE000FFDF8000FFFF1F02CF30E000FE300001F3FC7F87F380001FFF80063F807E981FFC003FFE0007E1FF6000FFF9FF1827FFF8001FE01F1C1CFFE0005839FC7C1C1807F8FBFD8020E3FF00E793F81FC3CC7E7F8638201F1EFFC00038FE01D81B8060F9C3F841E00FE0F7E3C0000F0E7FAC77821819E41FCE0DE01CD0E3FF4E10CFC0FE439881BF3FFF0F3F1E61E0184F600013FFE7180CF8F81060BFFE5C70F82FF3C87E2C980F11FBDF00384BF1FE87ECFDEFE1C10CFC06800E6FCD1001F63648F18238F807E09A130F117F0600CED81F3F87FF1E0C1F17F21C1FC1F1FBFC0701F0C781FC33FE7E278;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~51 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a101 ) # (\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (\offset_rtl_0|auto_generated|ram_block1a69~portadataout  & ((!\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a101 ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~51 .lut_mask = 16'hCCE2;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~52 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~52_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a85~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[5]~50_combout ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[5]~51_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~52 .lut_mask = 16'h11C8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h8E73000586FE8C88E029B954338A709B38A65FA0422190881848379A1919347D03B0939DC019A391307ED8CF9D1433690C77C67F078DC7868CDF83FED9D073FE58CD7DFE70F71B72919D1F6B9BB73C0F9FAC8E36497C079301775FC1C6C860121D2FE30FC7FC4F1EBC07D16E09663AC06D3602A7CF0FC067802843B4C72614679EF80FC7F7560D4F8CA3E1B0B62C3FF31B8288188780D70866FF5D7C199EBF875F830FB9F11FE222447B5CC3C81F9B711357F1DF967A3BEC8FCAB870E103B0984F4B844C606DAFC3CB9521051000EFE67478381AAC0B6208C0EF83A3F0ED3FDEB767A0C9D57EE3148F3022D3B6E46F24DF71A00013C3C86FC07E62FBDE4AFF46;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'hF9D9D77C8980B38BF80B814EAFCE4F0C1F79E24FC018EDF1EF171A1679EFFC10435F2ACF86F1FFF9DFC2281FC33CFDE1C40001F7804001FFFFE0407F1FF0F25F1B83FE1C01E3F03FFF03F0780FC3C07FC018007E3FF000FFE0FDC001FFFF005C07FFF83001FE181FC101FF807DFFF8003F0FF60003F807FF0007FFC000FFFE00003FFFF00387E1FF8023C020001FF8607C07FEE0000FFDFFF00000FFE00F0001E1800013FFF00001FFF003FFF00F8C0007FFC000461FFF007FFE03F33C3FE0FFC020003FFFF0000FBFF80801FFE07FF0000FDC01FC0007FF20800FC3FF0007FFC0007C1FBF1E06FEDE00203FFFE0003FFE0000FFF803803FFFFE001FE0FFBFE0;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h001FC0FFF00000FFF828E300007FC007FFDFC37FE061FF70013FB6009FE4083FF0003FE7F107FC003FF00FFF180C3F8000FDFFFC030EFFFFC00007FFE0E3FFFF8101FFF003FC03E1F0001FFFE00C7FC41FC0007C3FC02027D07FF0F9FFF803F887FFFE01C3FFE043FFE01FF00FFF2E00007CF3E1FF3F3E607F8000013FFF800003F1FE61E1E0003FFF7800FFCA03F00E03FF001FFFFC1FF98387EE007A07FC0FFF00F00FFF001FFC00A38FBFE00003E1E80001C1FFF0003E007F387FB871F800FF07FFFE1FFFFF8000007F80007FFFFFFC01FE03FE001FFE001FF017FF6030FE07FF81FFC1800DFE0CFC003F07F300F9FE0003FDE00FE1805FFE3007F803FF00;
defparam \offset_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h3FFFFC00FFFFF80007E3FFF060FFFF00C3FFEDE001FE7FC0000FFBF800000FFF6073F00103FFC00FC00067FFF000007F8F41C083FC60007FFF80003FF87C0FFF0407F083FFC36038F043F7FE180001E7833F0801CFC05FF008FF03003FFFFE0201FE3FFE0041FFCC037FF870730FFFFC00019FFC003FC1FF021FCFF1F01F8F07F303FF8F8000703E67010003F8FDF000C01FF81FF83980FC000E3006020FE7FCE01F0033FD0FEC0010FC0087FC1EF871FE63BE0FB611E21C7F839B80FF69830FFE23D10F855807F1DC9CDFC0E4E7C38FF4FC6210D190E13E6074021CFFC76BC2D93100CE6207418001CF0778C00FE0EE2211DDAC7F9CE00180210F8A18343DFD;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFC03FF8306007F0330E00043BDEE07E79921FF60059803FF8FC00FFFFE1C13B83FF0003FF31CF07803FE30C7303FC003CC7F9DFF607F0702C07F0DC0C07B1FFFFE707E0C3FE1BB807FC3D801F003F81FF5C3E63BFDEE1E3FFC7F407E61DF8F00787EF8406DF3CAFF40060BEFC3807EE09FF259F8C1F083F5F83C36EC7FC0F87CE71FD1F48F903C19F8676F00F967037C07FC715F83FC43F007F0E7E60FC1E71E1F87C3F9BE6F9F20F9BFE701F879FE07C0039907C1DCE00383FF7607C3F3C07F0447E0F13FC08310F80337E1FFE307641FF001B8E1E3C7FECCF08C7FFF1800DB80FC0F8FFE3E2737F80103FC301FE3EFB3FF001F076C2FF00C03FE0E19E33F6;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h338C43FB63F83F3606FF3E7E0DE30FBEE38787E10641FFBE0E453E03FC80FEE2370831F9E13D20C19F42A87EB870024900E33B91C3F20021F0CDDE19B90C1B83C016E1F3EB83EA05BFC190FEF9BCFB0DFFC84F3BFE64CF2007E1C03E83060580F1F9867003FFF007FFF01BF8F9CFFF0E3196131C4FC64033FD986030003018F9F4FA304FFE01C1C2F0030FC0070FFFF60607A393408339C00FC3879A0FFB267FFB1C38DF04399CF7F7D3DEDF6B83C703EF03073976F42F3FFF3F31FC31E6003DDC8D33ED89CE8788D9F677EF90DF024B39880C02337C1280060FBF9C2527FE3F3ED10327DF86077E4CF1853001F3C3C4FD83EFFBBD90E2EBCDB1FEB5E0436FB8;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h7597C7B26B78CDBEF81541E1CC5067303FFF198F100F8C3F8C10F0F17E7F0100107BC6371FF07FDF003CC0783F09F16340C3C4FEE1C1DE0E3DF383F8040E78F81F030193EF807FF0C7DE060670C705FFC40F8011F7FDE3C7FFC18046718BC00AFFFB9087374FFE20E71FCFC9FCF200FE59009FE068FBE4361B80346780F01C8E1F8337E43F98F40F83E018B91C9707387C03D81ACFFFD703DF137828832D9F204D08587E3661FC6DE0068646BE8FC3BDB14B5C34C7154A5D703EBCBD9371EA7BD0E696005BE7E7C022190FC5FF799B583E09FE1D40021D413D19F8269FEFC09FF8F0669C3DEF6033C38C79F19E1D8FDFA0772B8C3CF00F9FF7E007BCFFB12780;
defparam \offset_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h061BC97E7083FCCCFE530004403F9987FF0101FFC8F7FFDC000FFFFB8FF701C3FD87FF070000BFFF9E0C303FE7818E020E4FE1878430F80181F0E3A0F3E0430E471FF40671681CB861A84AE800500E0F878332DF8070F0BC58FC041FD8EADE3D006843CF0098C544119D786E7CDDD8BEF307870C461BC09118740FE0677BDBF8064FF8F8407018D39B240303038F991B2EAB17209FB345F9FE7E328827FC6780A1C7BBFDF100FC7993EE409E2B0BDB20F245F9FCBC1E6009B8038F81C6E060F87067BE781C9C6640F11CE02F786DFE4011633D01FBBBAF46D6736CF3CE7C60F3C300E67E7F7099FFC38F168B8978DDF69EF8ECF0474C1E03FAF3C1076EAD071A;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~54 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~54_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~54 .lut_mask = 16'hA820;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'hE1BD839B9EB8EA3F8818260713E20002FD7F59FF383FF6CFFE3070FFFF0660400798C7F9F60F8C01BEFF3818C018F9C344678CE1FC07C7107E200C6F137103DC7C7A3BF7FD1DFFFA902F801D84F88E388500C3988327E318382601DE367D42BBC0E33952F9FCBFE10ED13602A837BE9C7FBC720BC78E2BC37C07343067FE9D013F850F78930772F0309FFF0C604CF9E3FDB3F98507F64FD49B17F1218F18CE150495010C87B124D3B57071AB11499BD2587BCF5000349C760D7F283431CF3B368DFCC27FF795C712F3726B1E60E527800D4ACFF160616AF277338FC17602FF67CF38D9C802383D9E3BFD3E44BE20818C70038F8F07F39E1E600F1C7FE700007F;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFC030078FF660FDC03F1F861FE3E1C030FFC00CFF000F3307F2707F0007FF80038073EC0037C0303061C3F000E78C7F8000383039FE600E601E660007F87FB38201EC08F803CFF80D0FFFEC5F009CFFF5FFC0EDFCF0FC440F6F18F79839FFDE1FFB01FF936761E4E7FF8730007F80FFBCB16F8637D807FDF8E3F7003BF8023ED8340423393CCBFBF6601199FF033601379C03DF4B21F00D1C000087FAFE41FE67BFC009F3F1C7800641DEF700C063FF4C3F80E27C7FC1FE0E1F89C0D3B3123FE39201CDE0E02FF1E7F07010156FBC1889F612321004018F2700037F9E4F0588BD5F9001E1678E25C36983FB0401BF9AFD373C1DFE2D81C1BFF0FF73F1FB93E9;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'hD9C0160700DA61F17CF31D700811903519E3107001C47F37248FAC03DD62503C81B3B824747017BCBB3F383CA83D0F66FFFCC7246069C0654F097EFF806617D979218F641E01DCB0363F09FFC001F1080867244F3A781E180C4DCCFD6060D3E3C03E1991F06C1FEF00C0F00072F37E7A39FF03F0BFC320000F1CFF3DC4F80007FDFFE00FF03FE001FF019FEFFD82060007FC1FFF00761F1E7FC1CC7D9FF3F87200401F807F9801FDFF007FE061FFF01E7C003F1F879C7FE07007FEFFFE3F0181E5C07E01037847FFF8F00F3FEFC00F007E303FFFBC106FFFC0EEF8FFE1300011C3F0CC02C87C07F3F00F403B7FCFF831C1C81B7FD06FF30FE1CF9CC218C1883D;
defparam \offset_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h8C4F060589E1E3183E2FC040F39B19F0FE21FFBC584C98C3300BC7F87F062000CC19F87240127FF06BF80049F9CF0806C4C007071DC61063E1FC9801E17FF86F9C38825FF1C600EF1FFBF04FE381070CF880FA6DD80FFDC1F99C0780FF070C709E0E4387C0FF3E10666E7FA027FF7F93FDF0D8FF2E7333801CFF61E3FFE6013D3FFA7B82FD3BA0FB60703DFFC8CF00818EF91F1C483F81F71CCF805BF5FF37FFC107080901009BE3808FFE0F79D53CCFC90385AE1E1F8D808FF0067A78DB9B17169E03B071803E9E009961FE4840F83EAF2229F839B47983A18E406C0CF09CF1C788803EF62300FF0FE38338F3C3FBFBCE6719CFFF068180707C3F06CB3FE1CE;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h1F03E99E27DEF623DDC4B7BB8563FAD30A00DB31C6CB6BAD1DFB7AE44F8190F0428DBFE461A70617F9F789E85A201C69FFDD880A737801C01D0FB6CE7FFB2000970F987FF383CF7F807FF300021F03FC7F7E003FE20DF8E0F073F067FFF30203801FFF0C003F0F1FC01CF8FC01F87E3F81B003FF318FC180043E0007FF38083C003FFDF18C3983EF13FAFFDBDFC00E3C3FF0018687CC3306E0F0F1047622877204779BB7B6071FFBFE3978F7E390DF333F077C7703F83FC03C27C7C6DB0576356B027718F7282B12A31047E3E2024CBE61FACC003FAF97F0806E38130F0C7F2F7B8CF3905780047FF937E0F378EC3F07CFE6740AC80DCBB2043BE7FF383340C7;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'hFF46667C79CF0C58E1BC1BFFCCB602E1FFB9800F2E677F9E00FA33FE00231FDFFFFFE0000FFF001FFFFC007FE21FFF8001F0FFFFFC000FF80FC0318000FFC1F87703801FFC2019FFE7E7F807FF8001E3FFC1C0E3C00987F000F09E1FFFFCC0073F861FE0FE30F00E020FF1E7971837E04607C18737005D4027F0BE6622404F0619F83F01019F1C1FFFCF0FE010413794E7075FC060BF0DF89BEADE7EDFC2400F7CF401AD9FCC6834093EDF80CCE7EA28E164F363023C8783C1FC1F11E0109FFA1FB8CFFD7182FFC5FFDE0FF3DDC0BEC9D825D9409D477780C79AF8CB90EB23282F9CFC0605BF03C1F0C1C2F49868688014191A41FCBC0FC1F8BAF0787D9E127E;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h2BFCFB0BE1843CEC79F9E7E87B021FFFE2E30C273A07FFF0F066F76201309CDC40781F309FB702120F0FF7296F8C03E616FEC00F277CE0D01B8FE4007CE286000F98F1CF80023E785FBFC06E3EE7FEEDE41C0FFC7167FE0A1F4A03F81C0B0C07BFE38CB08CDBE6F9F720E63E30DC39C1EE4308A71871012398F7B7F0D8C19FF0699EB9B3ECB0097920F41D277E607BCC061B027260AB060147C73B33277D3F1C700EC5285F37FF67D9782FB88193838E5DC69E11B7D0FCDF8009E79E50C0464C35DCE3037DB78F22BD1090B7EA7C8F7AC8EE9C8C48FD0DF7E1BBCF400F7E17038D8080062619AA3331FFDB9C462071AFF8C1D83C83DD09F7B690E5FC4DCF37BF;
defparam \offset_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h7C3081D7CFC310CAE4A09B01EC39060679FA2891C788BF043967006450826FC7C1DE9A884FC45F73838033CBF9FFFA9078A461ED1C16591686BF0DC29FD1F0341EB5E067F8301460098FE304F80F1AE40D7007C9E1C017E00F7FE600D964FDFFF8F9E1FF88000C0070003DFFFE1FE0000DFFF7EC0000FFFFF0700E301F7FEF800039FFFF7FC000C37FF0FF0001FCFE00FF8203FFC1FFC0003FF7801FE3E00000FF3FFC1C01C0F8003FFF00F21FFE818001E7FF00FDF87FF07D8C0221FE3FC4070FFCFF8E0019CFFDF08E0107C3DCCBE0000FFFC30FF83C3FCE679F8800FF3F3FF81C0FF9E1FE480003B3B073E05839C93E31C30E38B00FC66C7A11DF33A3C073;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~53 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~53_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a45~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~53 .lut_mask = 16'h5410;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~55 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~55_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[5]~54_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[5]~53_combout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[5]~54_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[5]~53_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~55 .lut_mask = 16'hCCC0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[5]~59 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[5]~59_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[5]~52_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[5]~58_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[5]~55_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[5]~58_combout ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[5]~52_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[5]~55_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~59 .lut_mask = 16'hF5E4;
defparam \offset_rtl_0|auto_generated|mux2|result_node[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h0043FC7C61071DC007FFF9E00C1DFFFF0080E600FFC00F3001CFFF0000F81FBFF86738000FF073FE410007E7FFE0063C3B9FFF0003F838FF801FF380ECFEF03F8007E7F800E2003DEFC07FE003FF71C77E003FE77CF80007FFC1FE21C182FC47FF1C06E7063FC01E3138CFFC71C80063FFC00FF0007FF4009FF003FF9801FE00FFFAC0FF0000FF0FCFE00073FF83FE0003CC067BF808303BFCE8001FF0E731F8FF6200FFC07E1B0C4EFF801CFE3007EC3FFC003FFFCFE009F3801FC3CF30C0C97E033D80087BF80C7F819CE1FF18D87FF38430039F9EF70188CC703F8FFC009800FF3E07FFFFC3E00000C03B01DF7E738FFC7070F80C61E19FF0E38018FFFF80;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h003FCFF870099F023FC0E079E01C1E3FCF003FF300FFF0CCF80D8F80FFF8007FFC7F8C03FFC03FFFC01E3C0FFF0073807FFFC00FFE019FF19FE019FFF807804C7DFE03F707FC3007F3F0001FA0FFE3000E003FF0030F03BFF090E70807FE0021E007FE007C009FFB180078CFFF807F0043FE8079C827F80207FC00FFC407FC0127C3FBDC00FFF0000F9FFE6000FFC9FE0803FFE0B41E0FF0E3FFFF0001F03FFF80003FF7FC00007FF9FE2000FF3FFC0033C07F1F83803E01FFE0063F2C4FE1C01C6DFFF0001FF00FF8000FFFEEF00007FE01FDCC0FFBFFFCC007FF807FF003F702FFE000FF987FD800F7FC07F8007FE403C803FE0013FE0047FF00FC0007EC1F;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'hFE0009FFFFE4000EF30CE38007FFFFF8001FFF8FFE3800F8C37FC0003EFDBFC3000C7FDBF9800FFFC400C7C347C3F0FF0003381F9F903F80FFFF80007FF9E026061E701BE1FF800FFFC0F0003FFE0FF007FE1FB001FFE187F3BE3000FF9FEC003FC1FE6E0F93E000FF3F0FFFFC0F81840000FC0FC03CDFFFF0E300C23B07FFF802001FF00FC01FFE00FE6010027DF9FFF803E000FF89E0E1803E3F82600C078DFFBFE07F8067FE0200FF801FFE000FE003FFC0E07FE0001F8FF8010001FFFE001A3F81FEFC87F80007FFF000003FFFFF800FC0007FEF90003F11FF0000CFFFEFFC0F03FC0783F80C0FF03FFF803007C03FFFE4803F800FF01E00633DFFFE7003;
defparam \offset_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'hF000FFFBF01E00E7FFC0003F0FFFE60F01DE0043BFB0073CFFFC380000F9DFFFF3E0018FFFE1800F87FFFF86063007F83F3FF8F80239FF9C00037FFFFE00078063C77DE00E39FF1FE000003FFC7FF80007FF01F027F003FE07E3F80000FFFF8FE001BFF83F0001FF9FF1801FC000000FFE0F2000DFFCC00003FF9FFC0001FE00C007FC01FEC07FFC800003FFF7F0007FFF00E003FFC07E00FFF0003C03FFF80000FFFFF0FE007FFC7FF001F08623C03FF6007BC7FFE000007FFFF9840027FC08EF01FFCF807FFF600006FFFFB00007FFC7C01007C67B87FC7001BFF3FF00630E3FF77FC1001CFF0FF0007C07FC3C04043F9FE03000F97E7F8FFFC00030C01E31;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'hE0FC1061DF80087C2203CFC47E1C01E0F7FF3C0039F097DE0004FC1B87FE6F003DF3C01F9E18F9E8060FFE103DDFE386003E7FF18087FE3FE0F04F018000DFFF6FF07F80000030807F800CFFFFE0FC038081FFC01DF2071F0F8C0FF8000CFDFC7FE000F3FFC0F0E03FE30703FE0781C07E0FFC00CE703E7FF801FFF800FFF003FFC003FE03C7FC100FFD0004203FFFC0000FFFF87803CCF91F0FFE0389DC7F81F80867F809FFE00401C7FF0800603FCCC0F803F8FC07C03FC3C03839E7FA09C287FD88E7001FC4EF1C0FF81C1DFC33799E0433FFC070600F7F91C7E0F0FF801087FF006F887FFB8006F81F0C87F3C0F8301F8FF107FE3041FFFC180007FCFFE0;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00B9F9838630F3871E43E0003F41FF1E0047FFF0F018007FFF05CC01FFDCE02000001FFFF000FFE00003FF801DE0007FFE0F000003FFF007F03FCE7FFF003E0780FC7FE003DFE0001FF807F8007FFFFC00003F1C3FFE000FFF0F61E000033FF8C07FE01F01C00FF1FFF0001878FFC8003FF83FF8C0FFA03FD8007F981DBF80FFE607C000FFE0FFE0003FF01FEF80FFE818F8203F9F00FE0067F72181383DFFF003081FDFE00387FBF6C0607F33181DC7FE1B019CFDC0787FFE0000FE7FEF0007E07F30028FFD00380001FFFC3E3F410607C22621E3B8FFFC386707300F1CDCC7C06303F9F840FC3E0F3E3F0B078787FFE3E0E1FE007FF03E07070F8783E1E181;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'hF003FCF01E78031FFE06000787FDE00001FFF018FDF8000F0F9F0081FFCFE0203FFFE00F004FFDE1F0F0081EF07FFC000F01FFF0C0831F2FFC7003FF831D79FFF0670E307FFDC18780403FF1C118011E1BE3F0038E1801FDE087FC07E3F0F3F8401C707F7F001F0608FF01C1FF007C3E1FFC0700E78FFFC007F8080FE7FE60001FE1C64C037FF680DF0FE0D801FF8433F83CFD8C1F47F83F8038C7CCF882C0E38FF1F81FE0CE00F83E87C0477E7C7C01E23F01FE0FE003207FFE18618F3F81BFC3E000F0FE78701C7E0F0F0F97830181F7C06373B000F80FFE04303FF081E8FFFE007FF9F8065C0FFE0007FF81C00E73FF0007FF6002F0FFC0601BF83E00C07F;
defparam \offset_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h800FFFE0303C0FFC037F7E001FC0FFFF8007F0603FF07FF8009FFF838F01F3F800FF6470303BBF8C0C7FC007E007FC600778FE1E03EFBE01FF00C3FC606E0FFBE1481F8007FFFB9FF0001CFB07F0E11BF08FF8361E3FE01FF08019FFFEFF02000706000077FFF3FF8FFFC20001E01FFFF2000813FFFF00000F8FF1CFE080107FFFC60000803FFF3C800F00FFFE0301FF007DFC003E003FFFC0087FE01C1FFFFF00C003FFFE0007FFC000FF0DE0017FFFFE0000FFFE07800F8273FDDE00003FFFF0030071FFFE30020F71FFF83C23341FFFF0003CF007FFC031986077FF00C0C007FFF0061E01B7FFFC404F8C1FE7C630C1CE3CF1C70FF0019FFDE0000C7FFF8C;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~63 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~63_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a46~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~63 .lut_mask = 16'h5410;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h003FC0000FFFF80FC0F1FFFBC001FF8187EDE001FF87FFC00703FF00001E3FC47C00FFFC00FE00F87FC01CF00FFC03FFC33807E009F80F8FD3F80F03F3F87E000018F81F3C01E47FF803C07FE0FFC07E003FC19C003F1E1C00380FF819E2000FFFF80003FFFFC30003FF9F0103C7F801FE00F8607FE0F000E07FFFF13803F078018E00E0BF06FFFE00780F0FF0600FF83F8038FA07C03BC0FF80F1819F03E18E1E0783C07C1F060DF07C018FE078601F83FFC06F83E201FFC7C0089F83C0C3F80FBB81F0FC03F7C0F07FFC81E001FF81FE00FFE47001FF801030FF38000E7FFE40003FFF001C01FC007FEFC000FE01FF00C00FFE0F8F3D00FF3FC01F1E61FC01;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'hCC73FC04F007C0C1FF00C181F01FF0411C78781EF9FE0001F1BBC1FC03FF0001CFFFC0061FC3DF3E00BC77807F8FFC30FF1CC7E03C0DFFC00FF03F87C0F007FC3FE11E0C07FC1DFE003E0FFF060004FE003F80FC019B00FFF81E3FC100FFFA7F0E007F8FFC000FF8000FFC0007F000F1CE79ECE38039FFCC03E7800FFFCFE7000F07CFF001FE3E01FFFC003FF8F0000FF9F87C00BFFFC03FF0007FE7F000C18007E3C020FFC603F8083C21E09C7C38FC10FC00FEF80BC00000FFCE03C01FFFC3E300FC13F031F8073E09F8006F00FC3CC077FFFC0C03E17FFFF00063F8D801C0C1FEFC1FE001F8FF800E78CFFE0C003FFE7C00007E6F1F1033FE0103FF9C9047;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h8BF8784D8480327F07E2801E3FAF98CFC00007F0EFFFFFC073E00F0E0000FEFFFF8439F8E00F8020FFC33F87C0F60E9CBF3C3B011E3E21F1C20C7C07FBF18707E0FCFE6C007F800FF821F9F80F3FFA0003F07FFE08021FF8003E7FB80E743FFD00007FF8C83001DFF8E0303E030FFF0186FF601F9F0403C9E07FC8187F0FE071E07CF803C07F03F07C1FE07E03F8F80783FC07E730000FFC20EF87D07FC278DF82F03F81F99E03F01FF9783F41003FC3CE30E3CF38E38780FFC1007E6F8E1C07E31861FFBC18003FDDE6F03800E664BFC1F601E0BFFDE0BE03E607D9E0103F60070F99E3C210FFCC3C73860E61E3F0207F881C73C30FF060081FFFC3004EC07F;
defparam \offset_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'hF9E436018FFC0333000CFFFBBFC0667800FEFE003F080023FFF000047000FFFC027800F8FFFF000001F3CFC0007E71FDF1801E787FC007FE7E0F1C400FFFBCF038E00BFF8E10037F9FDF8407FFE3F1F0007CFC207F8F3FC03F0003FFE71C01C2FFF7BC30007FFA3FE00207F18323E041FCF878F03FFC3F0E000BFFFF800007FFF9800007BF8FFF20641BFFFCFC0066E7F17008DFE04CFA060181FC7FD800007F7E3FFC020EFF03800001FF61F4F03FDC0DBE060303E19FF047FC707E381F9F078F984787E36399BF0EE01FF0879201FFE0FCC0FE047C103F098F800FF003FF003CFF1801FF8066003FF009F006FFE20061FF100FB83FE01C070FFE0091C3F8E5;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'hF000FFF87F0C73071FC7C6E3C071E1FCF0583C7FBC1E0F1FE787C867E6E0FB80FC0F6C623FE01F0ECF8127F003E3CCF0F3F83980F87E387F0321FC01E62FE0003F339E018F08E78C63E3E0F00478C3F0601F31CF80E3FC0CFE08E03E3F079FE1E0F01FF0380030FF03F80C91F61FC13F90C9FC4FF0303F987FC7BC0318D9EF806307F1F808E1FE30731C1FCF0FC3C000E7F9F7E0787F28FF9F000383E7E1C078E07CF0460FE01FDD8384E3FC37E000FEEC3802007987FC13003DC78FFE007FE7B0F0783F9F9E400C37E2C0FBE07FF019F8061FE17FFC9C07FF007FC00FF0C02048987F363B811CFB07CFC12079FB80D8000E7FFFE03C3F903F819F07E1B10081;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'hFE263883067F4FFC0007FEF1C03033FFE0861C3FFFE0020E10E0FDF9860003FFBCE00530790E0007FFFDD7E03C0002003FFFFE087FFFFE00001FBF80E00F0DA0E47C01E3FE1C0FC000FC0F87F03C3F803FE7FF81C00FFF001F023FFE0000FFA3F80007CFFE01E7E03EFE007F820007FFC0F009FFFC07F800FFF8003FFF0001FFFFC0000FFC781E007FDC3FDFFFE007FF83F8001FFFF002000FFFFF001FF0FFFE007FFFEC000FFFFE000FFC000FF003FFF8003FFFB9E000FF8001FC00FFC01F003FDFFFC0000FFFF04007F7FE001F800FFFF003FE03FFF800DF7FF03C00FFF8003FFF83E000FFF90001FFFFC0001FFFC001FFFF0007FC7FC00001FFE01F00401F;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFE03F000FFFFF0007D71CFFFF803FF800203C801F9E008FFEC049FF601BF7C00FFFC0180EF803FFC00FF000FFF0007FFF020003FFF000003FFFF8001FFC00007FFE000FFC03FC000FFFE0001FFF803BE03FFF83C03FDFD82F800FFE0007FC07F80001FFFC001FFC001FE00FF000D1FFFF800FFE00C0C01F807FFFFEC0007FFFFC0E01FE001FFFC00087FF0035FC0FF1FC00FFE00003E0067FF801FF85F803F000FF0FF000FFE003FFFC70001FFFFC0017FFFE3E000FFFC1FF80C0007F8FFFFF00F80001E000007FFFFF807FFF80000003FE01FC01FFE001FFE00FE8009FCF01F8007E003E7FF201F303FFC0F80CFF0601FFFC021FF01E7FA001CFF807FC00FF;
defparam \offset_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'hC00003FF000007FFF81C000FFF0000FFFC00121FFE01803FFFF00007FFFFF0009F8C0FFEFC003FF03FFF98000FFFFF8070BE3F7C039FFF80007FFFC00783F000FBF80F7C003C9FC70FBC0801E7FFFE187CC0F7FE303FA00FF700FCFFC00001FFFE01C001FFBE0033FC80078FFCF00003FFFE6003FFC03E00FDE0300E0FE070F80FFC00707FFF8FC018FEFFFC07000FFF3FE007E007C67F03FFF00FF9FFF018031FE0FFCC02F003FFEF03FF7803E107FE019C01F04FEE1DE0007C67FF00107FF001FC0EF078E7F80E23E0203F031FFC7003039DFF0E7F00C19F8FFDE0003F87FD200EFF01FDF8BE7FFE30F8073FFC1F001DEFE25F80601FFE7FDE007DE7E3C203;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~64 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~64_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a62~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a54~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~64 .lut_mask = 16'hA280;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~65 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~65_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[6]~63_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[6]~64_combout )))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[6]~63_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[6]~64_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~65 .lut_mask = 16'hAAA0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'hFE0001FFC003FF007FF801FFC2805FF800FEC007FF80FFF00303FFC0000E030FF800FF80001FFF8003FF8F7E0003FE01E03FFC001F80DFF1C07E26F7FFFC01FFF001FE0007FC80E03FFA400FE4F38E0C1FFF803E7E38F803E3FC00FE400501E10FFF01C00FFF3380E0380FC0087BFE001FE7F8001BFE18001FFC7F00003FFF999E00BDC07F81C03FE207FFFE0000DFFFF0000077FFFFC0FFFFC02600000047FFC13F8FFE1FC03F00FC67F003F0E600FF07C01F00FE00F81FC07F007E03E1FFC03FFC001FF007F3C0E0F9DFF8033FFFC0E001FFFF00303FC6007C1FE03E03FF3E3007FFFF81E01FF07803FE00C03E60FF807F083F8380FFC719C38079FC03C00F;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h0FFC67F003CF1F80E041FFFF701F00FFC73F004043FF3F07E03FF8DF00FF03FC0FF800479FFE3C3003FF0FC0FC00FE0E1FF007C0A7F07C00FFFFFC0601FFE001FE1FF81061FF81CFFC038007FFFF0000C03FDFF003F1F81FC87801FF80E01FF0FF007F37F300181FFFE02187BFF9CE3FF003FC200F1F1C02000873FFCC00E7B903FD9F8000777FC01F00067FE0107C00FFFFE003FE07FF8C7C0FE0200180FEFF86F801FFF0FFE0019FFFFF80003F6FF81F008303C1F83C0FF80FE7807FC1F27F0007FFFF900201FFF800001FFFFFEFF000F9B87C0C66FF83B00007C0FE07FF0183FFC003FFE7800C0F87F81077FC0000FF7E00C008FFF98010F38391E7C6FC00;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h0F803F9FEC07F77FB007F8007FC80180FFFFFFFE00700E0000001FFFFF8DFFFC6600FF07F407E409F81FF007F003FFFFC07C001F01FC303F00F07FFF31C023C477F3C200FF871FF31306000FFFF83000FFFFE3F001F7FF8003FF0200379FFC401801FF80780CC603FE1FF80F803FD807F01F003C03FFE0F000FE5FFC01800FFFFFC01F801F03FF9038009E7FFC0F8001FDFFFC000038FFFF0070013F85C7FEE00003FFF87C0001FFFFE48007E0FFFC01FC000BFF0FFE00201FFFE0F801E3FC006FE00F81FF004F807FE1800FFF82000F7F1FF007DFFC001F807E90004FFF807D80407FF0000600FFFF8039DF0078E3C03CE7803FFF833E00403FFE401F1861FF;
defparam \offset_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h0079FF00E0FFC1C0FF807FFF06F980003FFB000E3FC7FE0007FC0FE07FFA00CF8007FF003E181C07FE0001FFC40FF807FF860017FE0107F0007F000FF0E3887FE0007E19E7F9807FC103E187FF9E0640FF01F03FF07FFE02F011F81FF0038700001FC8FC0007F81FF1E60F27E301FFFCC0002F3FF807C0FFF0001C1FFF0001F7F807004FFFE0001F8000027FF9A0007007FFC00001101FFFFFFFFF607F01C00001DFFFE00407FFE0C0000838E03E1C7807F211F81FF0060E3FF307C00F3FFFE03E03FDCFFF007FE40003E7FE001F81FEFFE0003FFC0FDC01CFE013FFFC3E0003FFF070000FF7E007FFE0003FF7FC04037FFFC0001FBFC00118FFFE007DE7C378;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h210EFFF3FFE6C00081FEFB80001FC7F1FFC000FFBF9E678007F1FF607CC00F0FFF87B000183FFF1FE00FE007FF80007E007F003FE01803FFFC0000027FC07E001FF01F21FC0030C5FF806121FC07C4C71F87018E07F8703F803C17FFC0EF83E01EDF807E0F0FF3FF00383FFFF83901907BF0601C37C1CFE0CF81F2071F07DF03FE1D017C381FF00FF0FF8001C3FFC00F807FFC7C007FE0081FF9FFC003FFCFE0067E1FFDBC003FE1FBF87800FFC07FFB8003C71FFF070071BC1F070003FC1FFF18381C7E03F9F800E3F09FF80E0381F83FE000007FFE7F007FB0FDC3FCFC0407E407E01C0C201C3F80FB31FF7FF801DFE1F00FF000038FF0FF000EFFC0007FC0;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h03F1F73F0701FE07E007FE003C0FE1FF803FFFFE007FC03FF1F07C0400FFF8003FFC007C000FFE00E0FF0001FF800FF800FE10031FFF801FFC003F0023FF207077C0007FE00FE381DF001FFFF8001FFFF00FC003FFFB800FFF000C0037F6001FFF9800B0FFFC4000C1003FFF7FE001FC07F00001FFFFFFE038FDFF0C0083E0FCC3879E01F7803FB00FC8004FFE3FC0033FE00B007F8F60300FFF880013BFFBC07F803FFE018FFFC000FB7A7F801FF3C003FFF0001BC7FFFF8003FFF40001FF80F233C3E0FE3001FF0001FFFF87E000FFFFFC007FE30187FC7FE003FFFFF00007FEE3EF000C1FE7C2FFC05FF181FE003FF003FEC3803C7FF0001F827FE0E0FFCF;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'hFC0007FE01EF0063FE400FFF038700BFF0F0FF003F1CE063C1FE0FFC38018FF01E3033F8181E7807C000FFFBC00F823FFFFC100107FFF87F0007E03FCDF803FFE01FC3003BFDC6600F9CFC01FF00007FFF0001FC7C0307A23FFCC07FFC100BE3867F0007FFFF00307FE01DF608FF03F0005FE404FF803FFC003FFF80000FFFF00F0007FF30007FFE400F3CFF80007FFFF80000FFF00E0DFE007FFE01001FFF3FF21F400301FF01E0BE1FEF80007FFF88F383FFE001FEFF008701F001F1FFE010F00FC0000FF0FFFFF00207FC43E7C003E00078600C7FF02030F87E0C7FCC00F8FF80301F9FFC03820FFF86001FFF83031FE3C000DFFFFC0000E0FF9C4003FC00;
defparam \offset_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'hFF8700E7E003F26000FFFFFFE19003C1C00001FFF41FF7FFC0F1E04C10007FFCC0006DE0FE001E3FF91C01C0FEE1C081801FE3009F840F7E0C3FF8019FE00FF021FFE000FFFF000007FFE01C00FFFE0003FFF8003FF8FE00001FFFC00007FFF87E001F0073FFF0007FF83FF4001BFFF1FF8000FFFFFC0003FFF210C1401FFFD300041FE30E0FC07E0FF8FE173C3C36017DFE20007E7FC01CF3C01FFE80F9001FF301F3E700000FFF1D0E003FFE04201FFE760181FE6001FFF1D3000197FFE00603C23FF7821023FC3FF7007BC718FFC018C7FFF09E7033F8007FFF8001F0FC6FF820060FFFC01C20BFC00007FF0007FF001FFC07FCF84037FC00FFF800FFE07F;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~67 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~67_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a30~portadataout ))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// (\offset_rtl_0|auto_generated|ram_block1a22~portadataout ))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~67 .lut_mask = 16'hFA50;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00CFBCF883FE7083840077CF10000FFE7801803C77FFFC3F81003FF3A23C01E17FF9601C0803FFFEE0C07C39EF0603E1C07FF99A0E03C3CFFFF0101E0FFF0180807E383C9E37E18065FF7F0003FFE3C0C8FE01078E7FFF980073FF0003D310FEFF00BFC7023BFDFFFC00060FFFC00000FF7F8CC001A7E03F89F87C07C1E7F3C0000FFFFE060300FFE006181FCFEE07C1DC700333FFE7C18010FFFE0301C0FF7FF8001F838807FF39DF02001FCC66001FFCFFC31801CF9B70FF007DE70F1879C3007EC37F18C387F8F9C03FE007E07BE23831000FFF81803FFF821C3007FE7800CFFC01C8BC03FFE00001FE78778E00DFF210F807FCBF23E0003FE19F80F7FF0C;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00A00FF9F0603FF80FE00219FF0409F19E38FFC0007FFF7CC0407FBFFFE301C1E0037DFFC703F03FE0700C0FF80F00107FFFFDF1E3180000000FF1FFFCFFE0FFC07E018013FFF78007E003BF1EF9C0001E83F8E7F8061FF83E0FD901FC18FFCF8003FC43E0C67E7E230003FFCC0001FC023F8E7F0040BFEFF8003BCFFF0E0870FD81DFFE0070FF87F80E307F8798F83F87CFC0F80F7FC7FC303CC7D860318F087DF87FC007CC3877E7073E187071CF9F3C00F3C3EF803C78E1E3CF003C81F3EC031EC039E7E70E003CF8E187021FF83043C39FF800E7EF020C2EFFC0033FF01910619F003CFFE007F8047FF9C3E007F8C001FE030EE7F8E613FE03987F188710;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h8E7FC0010FE41DF879C1FF3FF80035FF80780FF20F01FC01F01FDF3FD8DF83CFCFF00637FCC3DF1E000FF07EC39E07F8E301FF000DFC49C007FE003C6FC1FF8F0C0033FFCE3060FE07F61E1E3023FF8F0001F9C787F67C40F0F7C10FFE70F007EB600FFF07C0FF80ED00FE3FFC03FEC000EE01FE03B87F003FA0FC7F9EC7780033FFE1F00E03F0709E239FEF003FFF800411FFC7887E19DC0010FFFFC60000700FF703E1003C0FFFF003800000C63FFFFFC07000CC0000201FFFF9FF7FF0C081C07F80C69FFC03CB01E7FCC607FC0002DCFE0F87E0001FF8061FE000FF80FE000017FF81C00FDFFC1C000FFC78007BFE1000FCFF01E0FFC3F00027F7F806037F;
defparam \offset_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hC00FBFFC0401F81F7CF800FDF3F800007FFFC6007BFFF0001FF0C73C01CFFFC10BF9E31FFB872C27CE39E40CF14F8043FF7B800C07FFFE1E03FFBD81803C07F87E07F8F80E00FE0FF3E03EF7F01BE7007FDFC0FFF00000FF03F0C01FE1F88FFF000007FD1FE0001FFFC83F801F87F80FFEC01F01F80FF8001FFFC03FE00C67FE083FF000FFF004CFB8F08FF011FF0003F1CFFFE20087FF8007E007FFC6002F81BE0C7F07FF00E13FFCF81803187FC3F8F00FFFE21001CF7FC3FC01FFC018017FE73B41801FFE08070FF0FF7C001C3C82787F007E4003FFFC03E03FC3EFC007FF441E0003FFE7E03FFC0000C003FFE40381FC07F9F000FFF007E009F3C70007FE;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h43C71D01DE60F8007FDC3F8C007FFC007704203790FFF800C0FFFE000C0FFF00001FFFFF06F03FFE0000067FFF0103FF8FFF7B8003F01FFFFC0001FF87FE0101FE01F1E3FC0001BFFF6DC00003F80FFF807E01F1FFFE00001FFFBFC004003FFC07CE0003FC7FFE00001FFF0F8006FBFDFF8007FF80003FF8001C07FFF380003FF800FFF8600001FFC80720FF003FE03C086001FFD1E007E1F1FFFC00F80F0F0FFC00387E7FF0003F9FE3E03906863F83F99C07807E13FFC0001FE87FFC40001FFDFFF00C00FE03FF8001FB1FFFA07FD80EC0FFFC0007FFF9E00001FFF803FFC403025FFE07001FFF007F1E60790060DFC600FF800FFFE03F83F1E7F8000FC000;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h7F8F8400E7F63F81007F003FFE1030033C6FF0E007F803FF801C03DF2DFFF8007F807FFC003C007867C6603FE007FFE000FFF3D0FFB003F9007FFD801F9F8787CC383F063FFFE0003FF4FFFC0003F8003F0FF8607E00FF87C07F214FFFC0000FE0309FF80FE3070FBFF00E7FF007F8C0FE007FA78180007C5FC70007F8043F673F00400027FFFF1FFFF0FC01FC000060FEFFF80781FFF0018003FFE000FFF24C001FFFE00013FFEE180183F01FFBFB000F003FFFF0001FF9FFE0101FFF83E00001FC003F4401F07FF81F000FD8F9F0011F0FFC7081FF801C1FFFCBC018F1FFD80001FFFC38183FCF8000FFFD98007FE880FE600FCC07C0FFF0C00F931FF04007;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h9FE60009FFC0079E1E7FF00103FFFC0003FFFE0007FC1FC000FFFFFC0007FF387F000FFF0003FFFF000FFFE000FC03FDFF000FFFF30067F079FE007FC2F001FFFF80743C3DFFE100FFC0001FFF600007FF006D007BFF8007F81760007FFF80001FFF003017F81FFC001FFFF801FE07F801FF9FE0701C1FFF01C00FFF04003FC4018FE03FC3F003FFFB07E39EC0FFBC20F0DF00F803FF003FFF001FF80FE00FC3F80027FC03A1FE3FC1823BE9F001F0780FFC1007EF1F87E00FFF803FE00FFFE0000FFFE008007FF3003E01FF1003FF09E0E60F85F8000FE000FFE0FFC2787F79003E3FC00807EFC4F38203F9C007D077F007FFF8093F3F01E1FF83F1EDFF007E;
defparam \offset_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h5FFC00000FFF00003E7FFFC007FFF0003FFC00003FFFF800003FF80091C0779FED0FF0003FFFFE06007FFFC1F00E007FFE0C007C3F80FC0107F83F8FE00E1FE07F0F80707F8000FF8041FE0001FF8383FC0607FE0003FC3E1FC0003FF8003E001CFC0FC0F00EFBFC1C00FFFFCDE0001FE01F0FC03C3FC0380203F9FF00001FE780FE00223C80FFF003FE33FE6000FFE077F006007FF07E4001FF1FC0F801FFC001E07BF7E01FF883FC3FF000738FF80F8067FBFFC01FFD8007FFF038007FFFF800790FC7FF0018770FFFCC0003FE5F81880FE063FFFF00007FF87E000C7FBF83800FF801FFFF3001FE03FE00C01FE7FFF00201FFFE00001FFE0180007926100F;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~66 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~66_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~66 .lut_mask = 16'h5140;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~68 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~68_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[6]~66_combout ) # ((\offset_rtl_0|auto_generated|address_reg_a [1] & 
// \offset_rtl_0|auto_generated|mux2|result_node[6]~67_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[6]~67_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[6]~66_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~68 .lut_mask = 16'h3320;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h7CFFFF0003CF87FFC0FC001FE01F0FE0FC0E07E01FCFE1FC0002FE1F7FC00C00FFDC003FF701E0FC8C07FFE700001FC00FFE0003FCFFE000FFFF07F801E7C7FFE0007C87E81E1F80FFFFC0003FFFF0F80771FDDE7E001FFFFEFF01FEF0F380007FE7FF8083FF1CFB60000FFC7F0818FFFF00D80703FD81FFE0381F857E01FFFFFC02043FE1C4101F7FEE0D801FFF987E601800FFFFC01FF83F98000303E01FF03C0FFF0780C06F3808C7F319C00F783FC03F73081FF8038F87FF8039FF403E1C07F79F800FF80FFE07FBD83FF200FFC03FF004FFE003FFC0007FF810037FFC01F0001FFE00183FE00F81EFF0000FFF7F0001FFE0BFE0043F803F83F8001F83FF;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h71018CFFE1FC00873F3E4003F87F221E5CC31FF8F0407E18031F00C1FF7878063F8185C7F0700FFC0787C9E3C33BFE0C0FFF838077EC1C7C1F3C007FF800FFE030FFF79800E7F700E8077F03C6067BF18E7C7F9E0007FFBC2003BF70278409FF807BE0FEC01F83E3FF003FFC03F600CEDCFF900FFE03FF807FE61C79C38F70E3801FF9871E01F3C03DFF071FE1E380F8E30638E1C6003FE0033F60C77FF1C70E73FFCCC3FF9001FE4019F807383EEE7C013FF70035FC603FFC060303FFE071FD0C3FE7807BF6180CFE03FCC047FC00FF6208FFEF000FF8077FC00FF011FE003FFFC1007FF0060F01FFE03FF807FFF000FE7E3C000DBFE0027FE00FFFF001DE2F;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h31886FBE00C37E00FFFFD800F30FFC0007FF79C0E4183FE7E000FE031814FFFE600E73FE0001F8BC7FE6183FE07FE36000FF80FDD30071E7C01FF8C0779E1CC7063FE4C43C1CF81F9C03FF18CC433FF80C3F803873FBC1FE06F8F08E0F816F9FFFE01FFE001FE3F87C3FC01FFFC07E0067E7F803FFF001FFF01F800FFF40700047F63C0007F80007FF380F81FF3FC0007FF000FF8000BFC0E1FF000FF819EFFC031FFC033FE00F7FE0007FE7C1FF0003FE01F7FF0001FE0007FC0BBFF0007FE085FF8001FF800FFE0663C1020FFC18FFE0078E3830F7F3801E7E7079C3C7FE1C20F1938FEC003FF06187FC001FF087F7003FF6003FEE0033FE047FB00CDF3FFC;
defparam \offset_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h88003F9F9078F9C0E1BF0038FFC081CF181DF063878F0E3E39E1FFE20C3FE079F3C60F3E0061FF03DF8C3EF9F0634FBF0C7C7007E3C60C1FF001E7800FFE0060C7C38FFC181FE0038EC43FF9C004FF001CF633FDE00203DFFE67809C07E09807F03985A40FFFF0403FC03F39803FF01019F203FF8001FC00660F8FFC6610F1676FFE04F001FBC007FF80C773C01FE7601FE0079D007F7E09907E01BE4E79F0407F8007FFF04083FFC01F000FFC000F983F8FB8008F7FD91F64FF0047EFF1FFE0738187C7100003F93F8E4E033EF067080C067F99860239FC7F813E2CB8F0E3938CCC3078E18307BC10F183C30E081FFC01870F8CFBE043FF063FFFE087FC007E;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h8F809C70C47C3FE200F6E3CC03F9801F9FF301B7FF06087E121C1013FF2011FFF82C041FF81FF03C1FF98013F80000F7F3EC60CEFE08819E3FF78E6020FFFF84800FFC1F07138E37FE2F1044780FFFFFE031E27F8001CDDF809F003E23FFC03847FF806103FF9BC7998007981FF0E638FE60FE603FFFF800D00FFF830019C007FFE0000C780FFF8C003FFF27C001FFFF8001007E3E1FFE080007FCFBE00460F8FFF87FCFF033C30000C780FFFFC41C1FF83E00071FF7E08E07F7FB1C13FC0E1FFC721CF00BF7B8E0FBE021E7F3806F800707CF01FF000CFBFC01FE0002FF7E07FC0E0061F80FF0FC00FDF03FE00003DFC1FF837FFE040C7C3FFC10007FF823C3;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'hE7C003FFF3BD84040FDF9E000C007DE6386070187FDDE118E1A3E073C7E300C7C01F83DE031F821E2FE08C7801F03EE031FC03E07DFFE1D803F1F63FC4C01E01C39FB8073E0E7B1E0C1CF3380B7BC663C0FF01FFF30401FF063F00833F0073FFF1C00F01FF83FE00FF043807FFC00010F863F01FE3DE0183DF1F800C1C1C3EFC08380B3C37F42301C3F80FF9C183FFE01FC43FCE0380618DCC01FF3000FFE7007BCA01FC003E0078CE7E00E601FE13FF803FE7000D93FFE006E1E0467CC02FFC707B1F00818F80FEFF9FC073803FF801FC704007F9FF8001FF8FE6007FFF0C3E03F0F819E0FC6FE1F83C00631FF3F80219E619FCF01C061FC03F01F07FEF007F;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'hE098E21BEF13C0038EE81EE3F803F9FC7F800078CEF183FE00E3BFFF101E21FC400C7FFFE63000E7F9C7005E0B800FFFFFFE0787C33C00001F01FFFF3C41FC07F0F003C0FFC1DFC1E1FFC23F000FCF0FC1DF2007FF78007C1C7FC0E0FC801FF01FE0FF8322001FF03F1B01FFC03FE08FFFC0007F8FFE0001FF8003F004FE0001FF007FF0FE4005FE07FFE001FF0008FC001FFF00400BFFFE000101FFC0003FFE01C07F1F83C07FC3E01803FFF8020199F001FFBF8401E87FCC6E00E7F847E000FFFC61004F1DF07FFE801FFC00FFF91BF00FFB0C0FFA001FFF00FD83FFE000273C03FFF001B33F9019FC7FC1E0FC403FC086CF80007FFC000F5FFC0060C1BF1E;
defparam \offset_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h0001E7C84613F8F00007FFFC007BF7F01E3E01C1B1FF00C000FC0FFF00001FFF0186F801FFDFE0007FFFE0007FF011CFF03204F064031FFE0073F0C7063E3830C1FF841FF831E71F0C0071FFC78C3C3CF0C1E60C1FF000FFFF0021F9CF80C07BFFF79E043FF00007FA3C1801EFFF801E61C0FFCC03FE309FC0FFD8003FFF4180003FFB77D0001FFF980871FFC00C3F0007FF1FC10033F827DFC007FFC0782407FF003E0007FFFBC80187FFFC01FC007FFFFF0003F83BF600077F87FDF1C0070FFFF80001F3FFBF000FFFC3E007FF61807FFC8000FCFFD4FC0001980FFFF3F1C7FE1FC03C0000FC07FEF03FFFF06003813FF00BF8840FF807FF8003F0C07F3C3F;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~60 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a94~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|ram_block1a78~portadataout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & (((\offset_rtl_0|auto_generated|address_reg_a [1]))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\offset_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~60 .lut_mask = 16'hF838;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'hF00D8380F8FF800C3F0705E0FFF8107E0C19FDAFF8007E13F18E3FF003C461B1BFFC60FE00B3FF8FE007FF8370019FF898000FF807FFFC1FE0001BFFFC0003E87F8001FE0203F81E003BFC1EF00019C0FF1F8CC007C3C1FE607FF01C1067FD1CCF443F40C7E03FF0E03E00CFBFB101E80EE1861FF007E01FE02F9F80FF81FFC00CDFF01283FE04003FFF03840FC781F801FFBC0FC03F78000E7FFF8020E1FFCC61831EE08708FE070FC1F49C007F0FB8F1C2187EFE1399C7C730FFC80D79EF0001EFF0097EF80F1F3F0080E6FB180C7FE391FCC03E21FFC021FF801A678000F3DFFC000FF890E73C19F21FF8007FFC00C02031C79FE3830FF6E3CC3C0FBF0EEC;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h700DFEF83800067EC09CF801FFA0F1DD807FE3FC0CC7EFFF8987201FEC7C3F80FE7F0FFC603FBC3CE2013FF32E380007FFFF6300DFF4C0FFE003FFFF08018FCFE707DC003FFFFC1003FEF80E1FE00679FFFC4167D803FF80087FFFDE0077FF0067F80F8003BFFFEE63FE03481C03F808FFC07FFF802007C0F000407E7C03FE010FD7F803BFD3C38303FF00F807FC060FEC07FEC0783FFFE0000DFE640F003FBDC6706007F0039CFFC00FE78FFFC000F3E1707FF8007F8FFFC0FE006FFFC7FE0003DDE0367FC01C02FFFE03D0001FFFE201B9801FFFE8E000FFFF9F00001F87FFC007F005F1C7F8007C00FF100F001FE61FE307F003F871FE003E207FF817EC00;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h1E07FF801981FFF3F3F0009C7F7E1F07E007CEFFEE01C01FFFFFF064003FFF99007C000FFFFF00018FFFC3F031F01FFC0FFC020F07FFFE60000BFF803F83D001CF9FF000393FC1F87E0000FF81FF800780FEC7FFE0001F7FFFC00000FFE1FF8007007C0FFFF800001FFFF000046FE7FFC03F320FFF7FBC00001FFC80FE000FFC1FF000FF00F01FFF00002FC0FF8C0019FF0FFC00E700FC3FFC001FFB91FF00C1F80F7FFE0204621FFFF8001FDFB999F13002FF002FF80838000FFFC0007FC007FC0013FFE603FE3E8C0012FFFC00381F7BBEC018FFB980FBD803F04303FBE182E3CFCF0007FF80009F0FFA1F0403FFF800F19FF6181F980E300FFE5820980831;
defparam \offset_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFF0DBFF80F8F1820190CFE1E003CFFA1F9F8C071F06180E7F9C1D37833832FE703A7F066E30DDF819739C6E60E3F8E3E3C324C6EF9803FF063B00336067FC0CDFE086D1C7B20FE01FFD00073F8340007FF80CD00BBFF182F23CE65C7C09C5C04FF1F80083FFF803E8231821FF6000FDFC0FF1DF8003FD0EC008FF88187B023E79C78031F38E3077C718C1F39839FFBE1007E77803FC067107F9E0E3FCF0098739E027F83F040F3D800FFE1398007FF03E6407D98DCF00FF900E031FC410FB1F0E4007CFCCF808187B0FFE3F40007E3F9FE039C0F807C3083C7F180C0E07FE0FFD00007FF8FC01F8027E007EC27FE01C01F0FE3E3F800C07FFF80783C07FF700;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'hF9013F82007FFF0037EC007FC01FFC003E3FE07F007FFC03F9F81FF80087FF070018FF00783FE1FE0101FFFE0E701CF1F07FE3801F1E3E3F80FD007F9BFF00F007FC1F027E0B1B80FF03F81F800FDBFFE07880F807EE3F80F3F00FE0FC0FF00FC7F9FC0191FE02FFFF819EE61DE03FFDF00307C7BF0049FFB0380FDFD9070640FDFFA0120FE10F9BB1F8003DFCF380072F88FC3BF86401DFFF81807F807C1E0FB6304BE003CFFF80000D3FDEC03FF00381CF9839269001FFB2907800FF9D0433FBC001BFCE3E08E003EFF809E3307FE30F8F7FB0007DF8C033800387FE1C79004C70BEC267FE039F3E30087F3090FF3FC60181883FF007FE1F16FFB870C38F80;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h7F83A27E80B4187DE0FFC07DDFF320007F9C1C78CFCC000600BFF327C70F803FD041C783FFFC02630CC07187F7E8CC1F3807FE000FFDF7E007F7CFFE1007FFFC0001E1FFFE0003FFF01C0FFC2000039FFFFC001FFD0000107C81FF01DFF9E007041C1FF0780FE0003FE0E1FF000FFF81E1FF03CFFC1C07FC000FF0063FF0007FE0007FE001FE000FFF8007FC0607FC003FF0180FF8001FC007FFE00BFE01FFFF00E3E00607FF800FE01F0FF8043FE03D3FE0FE7F00E7FFC023C603C7FE0DCFF8001FFFFE3C001FFF70CC7F8063FC07F8E001DFFF80E19803FFEE31CE001CFFFC0438401FFF71907810EFFCC061C41984FF0D83803FFFE610200E0E7F800C5C1F;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h1FFE2027E07CFFC0F4DFC0801FE1FE1F82123F8720067E6EFE05FE78300FF8F8700043FFE1E807C780FFC1807F0D07FF07983E0037F8007E6400FFE001F3C001FF0317FC0787FC84E398000FF81BFE00FE3FF040FC0C18FF8013F00F63F80F0FE0121FF8067F807FCFE130FF0017FF80D3FD0087FE003FE007FFE01FC3F61E0FC07EBE803EFF00F83FE1F9F8007FF0004FE00187F0007FC00FFF8080FF000FFF8009FF01FCD80707FE003FF8030F700FFF007C3FF8007FF2F80FE03FF800F03FC001FE1E00FF017FFE0F0FF201FF803F1FC01C0C01FE1F9001FF078003807F990390FE00CFFFFE001C6000F80000F983FFFFE001F607FE0C0FF1BF87FE3007FE;
defparam \offset_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'hF1818C3FBF8030337FC620FCEC07EDCFFC0000DFFE1901FFF00207FFF0000E0FD30CF1FFF01CFFFFE0C0380780C7FFFE0007FF9C07F8167E003FFC001FFF81E009FFF000600FFF80007FFE01FE0E3E0001FFFA7C00383E3E7F80704027FDF1C00FF187C07E03C33818079C7DFE0E1003FFFC701FE07E47F9F063C07BE1FF01F081C3FFFF0F18073887DE7E603E031F21FE30F1C00B1FF303F003C67FE40C000FFC0E19E1FE7B01FFFEC0018FFFF0007FF9F400023FF07C00C3781D3E7F00E07E0FFC7840E01F81F02101E3EF303F87FF19030EFFE09C1F70E7DC707F81F07ECF0EE00F9FF303FE0C07800E1F3E0E80DE3E03E0E0403F8FE0F387E03FC0181F87;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~61 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|ram_block1a102 ) # ((\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (((!\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout  & \offset_rtl_0|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a102 ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~61 .lut_mask = 16'hADA8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~62 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~62_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a86~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[6]~60_combout ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[6]~61_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~62 .lut_mask = 16'h11C8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[6]~69 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[6]~69_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[6]~62_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[6]~65_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[6]~68_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[6]~65_combout ),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[6]~68_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[6]~62_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~69 .lut_mask = 16'hFE54;
defparam \offset_rtl_0|auto_generated|mux2|result_node[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~76 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~76_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a31~portadataout )) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// ((\offset_rtl_0|auto_generated|ram_block1a23~portadataout )))

	.dataa(gnd),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~76 .lut_mask = 16'hF3C0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~77 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~77_combout  = (\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (!\offset_rtl_0|auto_generated|address_reg_a [0] & 
// (\offset_rtl_0|auto_generated|ram_block1a7~portadataout ))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~77 .lut_mask = 16'hFA50;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~78 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~78_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|address_reg_a [1] & (\offset_rtl_0|auto_generated|mux2|result_node[7]~76_combout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|mux2|result_node[7]~77_combout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[7]~76_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[7]~77_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~78 .lut_mask = 16'h3120;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~70 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|ram_block1a95~portadataout ) # ((!\offset_rtl_0|auto_generated|address_reg_a [0])))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [1] & (((\offset_rtl_0|auto_generated|address_reg_a [0] & \offset_rtl_0|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\offset_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~70 .lut_mask = 16'hDA8A;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~71 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & (((\offset_rtl_0|auto_generated|ram_block1a103 ) # (\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout )))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [2] & (\offset_rtl_0|auto_generated|ram_block1a71~portadataout  & ((!\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout ))))

	.dataa(\offset_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datab(\offset_rtl_0|auto_generated|ram_block1a103 ),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~71 .lut_mask = 16'hF0CA;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~72 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~72_combout  = (\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout  & (!\offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout  & ((\offset_rtl_0|auto_generated|address_reg_a [0]) # 
// (\offset_rtl_0|auto_generated|ram_block1a87~portadataout )))) # (!\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout  & (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[7]~70_combout ),
	.datac(\offset_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[7]~71_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~72 .lut_mask = 16'h11C8;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~74 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~74_combout  = (\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a55~portadataout )))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~74 .lut_mask = 16'hA280;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \offset_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\WideOr0~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~23_combout ,\Add2~20_combout ,\Add2~17_combout ,\Add2~14_combout ,\Add2~11_combout ,\Add2~8_combout ,\Add2~5_combout ,\Add2~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\offset_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 100036;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \offset_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \offset_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~73 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~73_combout  = (!\offset_rtl_0|auto_generated|address_reg_a [1] & ((\offset_rtl_0|auto_generated|address_reg_a [0] & ((\offset_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (!\offset_rtl_0|auto_generated|address_reg_a [0] & (\offset_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\offset_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\offset_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\offset_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~73 .lut_mask = 16'h5410;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~75 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~75_combout  = (\offset_rtl_0|auto_generated|address_reg_a [2] & ((\offset_rtl_0|auto_generated|mux2|result_node[7]~74_combout ) # (\offset_rtl_0|auto_generated|mux2|result_node[7]~73_combout )))

	.dataa(\offset_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\offset_rtl_0|auto_generated|mux2|result_node[7]~74_combout ),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[7]~73_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~75 .lut_mask = 16'hAAA0;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
cycloneive_lcell_comb \offset_rtl_0|auto_generated|mux2|result_node[7]~79 (
// Equation(s):
// \offset_rtl_0|auto_generated|mux2|result_node[7]~79_combout  = (\offset_rtl_0|auto_generated|address_reg_a [3] & (((\offset_rtl_0|auto_generated|mux2|result_node[7]~72_combout )))) # (!\offset_rtl_0|auto_generated|address_reg_a [3] & 
// ((\offset_rtl_0|auto_generated|mux2|result_node[7]~78_combout ) # ((\offset_rtl_0|auto_generated|mux2|result_node[7]~75_combout ))))

	.dataa(\offset_rtl_0|auto_generated|mux2|result_node[7]~78_combout ),
	.datab(\offset_rtl_0|auto_generated|mux2|result_node[7]~72_combout ),
	.datac(\offset_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\offset_rtl_0|auto_generated|mux2|result_node[7]~75_combout ),
	.cin(gnd),
	.combout(\offset_rtl_0|auto_generated|mux2|result_node[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~79 .lut_mask = 16'hCFCA;
defparam \offset_rtl_0|auto_generated|mux2|result_node[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X22_Y23_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\out_table_rtl_0|auto_generated|ram_block1a15 ,\out_table_rtl_0|auto_generated|ram_block1a14 ,\out_table_rtl_0|auto_generated|ram_block1a13 ,\out_table_rtl_0|auto_generated|ram_block1a12 ,\out_table_rtl_0|auto_generated|ram_block1a11 ,
\out_table_rtl_0|auto_generated|ram_block1a10 ,\out_table_rtl_0|auto_generated|ram_block1a9 ,\out_table_rtl_0|auto_generated|ram_block1a8 ,\out_table_rtl_0|auto_generated|ram_block1a7 ,\out_table_rtl_0|auto_generated|ram_block1a6 ,
\out_table_rtl_0|auto_generated|ram_block1a5 ,\out_table_rtl_0|auto_generated|ram_block1a4 ,\out_table_rtl_0|auto_generated|ram_block1a3 ,\out_table_rtl_0|auto_generated|ram_block1a2 ,\out_table_rtl_0|auto_generated|ram_block1a1 ,
\out_table_rtl_0|auto_generated|ram_block1a0~portadataout ,gnd,gnd}),
	.datab({\offset_rtl_0|auto_generated|mux2|result_node[7]~79_combout ,\offset_rtl_0|auto_generated|mux2|result_node[6]~69_combout ,\offset_rtl_0|auto_generated|mux2|result_node[5]~59_combout ,\offset_rtl_0|auto_generated|mux2|result_node[4]~49_combout ,
\offset_rtl_0|auto_generated|mux2|result_node[3]~39_combout ,\offset_rtl_0|auto_generated|mux2|result_node[2]~29_combout ,\offset_rtl_0|auto_generated|mux2|result_node[1]~19_combout ,\offset_rtl_0|auto_generated|mux2|result_node[0]~9_combout ,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y23_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = \Mult0|auto_generated|mac_out2~DATAOUT31  $ (((\Mult0|auto_generated|mac_out2~DATAOUT29  & (\Mult0|auto_generated|mac_out2~DATAOUT28  & \Mult0|auto_generated|mac_out2~DATAOUT30 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h7F80;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_combout  = \Mult0|auto_generated|mac_out2~DATAOUT30  $ (((\Mult0|auto_generated|mac_out2~DATAOUT28  & \Mult0|auto_generated|mac_out2~DATAOUT29 )))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.cin(gnd),
	.combout(\Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~1 .lut_mask = 16'h3FC0;
defparam \Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = \Mult0|auto_generated|mac_out2~DATAOUT29  $ (\Mult0|auto_generated|mac_out2~DATAOUT28 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.cin(gnd),
	.combout(\Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h0FF0;
defparam \Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneive_lcell_comb \DtoA_convert.ge[-20]~24 (
// Equation(s):
// \DtoA_convert.ge[-20]~24_combout  = (\DtoA_convert.ge [-20] & ((GND) # (!\Mult0|auto_generated|mac_out2~DATAOUT8 ))) # (!\DtoA_convert.ge [-20] & (\Mult0|auto_generated|mac_out2~DATAOUT8  $ (GND)))
// \DtoA_convert.ge[-20]~25  = CARRY((\DtoA_convert.ge [-20]) # (!\Mult0|auto_generated|mac_out2~DATAOUT8 ))

	.dataa(\DtoA_convert.ge [-20]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DtoA_convert.ge[-20]~24_combout ),
	.cout(\DtoA_convert.ge[-20]~25 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-20]~24 .lut_mask = 16'h66BB;
defparam \DtoA_convert.ge[-20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT8  & (\DtoA_convert.ge [-20] & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT8  & (\DtoA_convert.ge [-20] $ (VCC)))
// \Add3~1  = CARRY((!\Mult0|auto_generated|mac_out2~DATAOUT8  & \DtoA_convert.ge [-20]))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\DtoA_convert.ge [-20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h9944;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \Add3~0_combout  $ (VCC)
// \Add4~1  = CARRY(\Add3~0_combout )

	.dataa(gnd),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h33CC;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \DtoA_convert.ge[-20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-20]~24_combout ),
	.asdata(\Add4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-20]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-20] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneive_lcell_comb \DtoA_convert.ge[-19]~26 (
// Equation(s):
// \DtoA_convert.ge[-19]~26_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\DtoA_convert.ge [-19] & (!\DtoA_convert.ge[-20]~25 )) # (!\DtoA_convert.ge [-19] & ((\DtoA_convert.ge[-20]~25 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\DtoA_convert.ge [-19] & (\DtoA_convert.ge[-20]~25  & VCC)) # (!\DtoA_convert.ge [-19] & (!\DtoA_convert.ge[-20]~25 ))))
// \DtoA_convert.ge[-19]~27  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\DtoA_convert.ge[-20]~25 ) # (!\DtoA_convert.ge [-19]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\DtoA_convert.ge [-19] & !\DtoA_convert.ge[-20]~25 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\DtoA_convert.ge [-19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-20]~25 ),
	.combout(\DtoA_convert.ge[-19]~26_combout ),
	.cout(\DtoA_convert.ge[-19]~27 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-19]~26 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-19]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\DtoA_convert.ge [-19] & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Add3~1 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (\Add3~1  & VCC)))) # (!\DtoA_convert.ge [-19] & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Add3~1 ) 
// # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Add3~1 ))))
// \Add3~3  = CARRY((\DtoA_convert.ge [-19] & (\Mult0|auto_generated|mac_out2~DATAOUT9  & !\Add3~1 )) # (!\DtoA_convert.ge [-19] & ((\Mult0|auto_generated|mac_out2~DATAOUT9 ) # (!\Add3~1 ))))

	.dataa(\DtoA_convert.ge [-19]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h694D;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\Add3~2_combout  & (!\Add4~1 )) # (!\Add3~2_combout  & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!\Add3~2_combout ))

	.dataa(gnd),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \DtoA_convert.ge[-19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-19]~26_combout ),
	.asdata(\Add4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-19]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-19] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneive_lcell_comb \DtoA_convert.ge[-18]~28 (
// Equation(s):
// \DtoA_convert.ge[-18]~28_combout  = ((\DtoA_convert.ge [-18] $ (\Mult0|auto_generated|mac_out2~DATAOUT10  $ (\DtoA_convert.ge[-19]~27 )))) # (GND)
// \DtoA_convert.ge[-18]~29  = CARRY((\DtoA_convert.ge [-18] & ((!\DtoA_convert.ge[-19]~27 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT10 ))) # (!\DtoA_convert.ge [-18] & (!\Mult0|auto_generated|mac_out2~DATAOUT10  & !\DtoA_convert.ge[-19]~27 )))

	.dataa(\DtoA_convert.ge [-18]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-19]~27 ),
	.combout(\DtoA_convert.ge[-18]~28_combout ),
	.cout(\DtoA_convert.ge[-18]~29 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-18]~28 .lut_mask = 16'h962B;
defparam \DtoA_convert.ge[-18]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT10  $ (\DtoA_convert.ge [-18] $ (\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT10  & (\DtoA_convert.ge [-18] & !\Add3~3 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT10  & ((\DtoA_convert.ge [-18]) # (!\Add3~3 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\DtoA_convert.ge [-18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h964D;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (\Add3~4_combout  & (\Add4~3  $ (GND))) # (!\Add3~4_combout  & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((\Add3~4_combout  & !\Add4~3 ))

	.dataa(gnd),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hC30C;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \DtoA_convert.ge[-18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-18]~28_combout ),
	.asdata(\Add4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-18]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-18] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneive_lcell_comb \DtoA_convert.ge[-17]~30 (
// Equation(s):
// \DtoA_convert.ge[-17]~30_combout  = (\DtoA_convert.ge [-17] & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\DtoA_convert.ge[-18]~29 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (\DtoA_convert.ge[-18]~29  & VCC)))) # (!\DtoA_convert.ge [-17] & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\DtoA_convert.ge[-18]~29 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\DtoA_convert.ge[-18]~29 ))))
// \DtoA_convert.ge[-17]~31  = CARRY((\DtoA_convert.ge [-17] & (\Mult0|auto_generated|mac_out2~DATAOUT11  & !\DtoA_convert.ge[-18]~29 )) # (!\DtoA_convert.ge [-17] & ((\Mult0|auto_generated|mac_out2~DATAOUT11 ) # (!\DtoA_convert.ge[-18]~29 ))))

	.dataa(\DtoA_convert.ge [-17]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-18]~29 ),
	.combout(\DtoA_convert.ge[-17]~30_combout ),
	.cout(\DtoA_convert.ge[-17]~31 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-17]~30 .lut_mask = 16'h694D;
defparam \DtoA_convert.ge[-17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\DtoA_convert.ge [-17] & (!\Add3~5 )) # (!\DtoA_convert.ge [-17] & ((\Add3~5 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\DtoA_convert.ge [-17] & (\Add3~5  & VCC)) # 
// (!\DtoA_convert.ge [-17] & (!\Add3~5 ))))
// \Add3~7  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\Add3~5 ) # (!\DtoA_convert.ge [-17]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\DtoA_convert.ge [-17] & !\Add3~5 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\DtoA_convert.ge [-17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h692B;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\Add3~6_combout  & (!\Add4~5 )) # (!\Add3~6_combout  & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!\Add3~6_combout ))

	.dataa(gnd),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h3C3F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N15
dffeas \DtoA_convert.ge[-17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-17]~30_combout ),
	.asdata(\Add4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-17]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-17] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cycloneive_lcell_comb \DtoA_convert.ge[-16]~32 (
// Equation(s):
// \DtoA_convert.ge[-16]~32_combout  = ((\DtoA_convert.ge [-16] $ (\Mult0|auto_generated|mac_out2~DATAOUT12  $ (\DtoA_convert.ge[-17]~31 )))) # (GND)
// \DtoA_convert.ge[-16]~33  = CARRY((\DtoA_convert.ge [-16] & ((!\DtoA_convert.ge[-17]~31 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT12 ))) # (!\DtoA_convert.ge [-16] & (!\Mult0|auto_generated|mac_out2~DATAOUT12  & !\DtoA_convert.ge[-17]~31 )))

	.dataa(\DtoA_convert.ge [-16]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-17]~31 ),
	.combout(\DtoA_convert.ge[-16]~32_combout ),
	.cout(\DtoA_convert.ge[-16]~33 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-16]~32 .lut_mask = 16'h962B;
defparam \DtoA_convert.ge[-16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT12  $ (\DtoA_convert.ge [-16] $ (\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT12  & (\DtoA_convert.ge [-16] & !\Add3~7 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT12  & ((\DtoA_convert.ge [-16]) # (!\Add3~7 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\DtoA_convert.ge [-16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h964D;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (\Add3~8_combout  & (\Add4~7  $ (GND))) # (!\Add3~8_combout  & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((\Add3~8_combout  & !\Add4~7 ))

	.dataa(gnd),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \DtoA_convert.ge[-16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-16]~32_combout ),
	.asdata(\Add4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-16]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-16] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneive_lcell_comb \DtoA_convert.ge[-15]~34 (
// Equation(s):
// \DtoA_convert.ge[-15]~34_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\DtoA_convert.ge [-15] & (!\DtoA_convert.ge[-16]~33 )) # (!\DtoA_convert.ge [-15] & ((\DtoA_convert.ge[-16]~33 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & 
// ((\DtoA_convert.ge [-15] & (\DtoA_convert.ge[-16]~33  & VCC)) # (!\DtoA_convert.ge [-15] & (!\DtoA_convert.ge[-16]~33 ))))
// \DtoA_convert.ge[-15]~35  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\DtoA_convert.ge[-16]~33 ) # (!\DtoA_convert.ge [-15]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\DtoA_convert.ge [-15] & !\DtoA_convert.ge[-16]~33 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\DtoA_convert.ge [-15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-16]~33 ),
	.combout(\DtoA_convert.ge[-15]~34_combout ),
	.cout(\DtoA_convert.ge[-15]~35 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-15]~34 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\DtoA_convert.ge [-15] & (!\Add3~9 )) # (!\DtoA_convert.ge [-15] & ((\Add3~9 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\DtoA_convert.ge [-15] & (\Add3~9  & VCC)) # 
// (!\DtoA_convert.ge [-15] & (!\Add3~9 ))))
// \Add3~11  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\Add3~9 ) # (!\DtoA_convert.ge [-15]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\DtoA_convert.ge [-15] & !\Add3~9 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\DtoA_convert.ge [-15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h692B;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\Add3~10_combout  & (!\Add4~9 )) # (!\Add3~10_combout  & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!\Add3~10_combout ))

	.dataa(gnd),
	.datab(\Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h3C3F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \DtoA_convert.ge[-15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-15]~34_combout ),
	.asdata(\Add4~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-15]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-15] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N20
cycloneive_lcell_comb \DtoA_convert.ge[-14]~36 (
// Equation(s):
// \DtoA_convert.ge[-14]~36_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT14  $ (\DtoA_convert.ge [-14] $ (\DtoA_convert.ge[-15]~35 )))) # (GND)
// \DtoA_convert.ge[-14]~37  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14  & (\DtoA_convert.ge [-14] & !\DtoA_convert.ge[-15]~35 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT14  & ((\DtoA_convert.ge [-14]) # (!\DtoA_convert.ge[-15]~35 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\DtoA_convert.ge [-14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-15]~35 ),
	.combout(\DtoA_convert.ge[-14]~36_combout ),
	.cout(\DtoA_convert.ge[-14]~37 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-14]~36 .lut_mask = 16'h964D;
defparam \DtoA_convert.ge[-14]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT14  $ (\DtoA_convert.ge [-14] $ (\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14  & (\DtoA_convert.ge [-14] & !\Add3~11 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT14  & ((\DtoA_convert.ge [-14]) # (!\Add3~11 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\DtoA_convert.ge [-14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h964D;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (\Add3~12_combout  & (\Add4~11  $ (GND))) # (!\Add3~12_combout  & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((\Add3~12_combout  & !\Add4~11 ))

	.dataa(\Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hA50A;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \DtoA_convert.ge[-14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-14]~36_combout ),
	.asdata(\Add4~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-14]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-14] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneive_lcell_comb \DtoA_convert.ge[-13]~38 (
// Equation(s):
// \DtoA_convert.ge[-13]~38_combout  = (\DtoA_convert.ge [-13] & ((\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\DtoA_convert.ge[-14]~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & (\DtoA_convert.ge[-14]~37  & VCC)))) # (!\DtoA_convert.ge [-13] & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT15  & ((\DtoA_convert.ge[-14]~37 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\DtoA_convert.ge[-14]~37 ))))
// \DtoA_convert.ge[-13]~39  = CARRY((\DtoA_convert.ge [-13] & (\Mult0|auto_generated|mac_out2~DATAOUT15  & !\DtoA_convert.ge[-14]~37 )) # (!\DtoA_convert.ge [-13] & ((\Mult0|auto_generated|mac_out2~DATAOUT15 ) # (!\DtoA_convert.ge[-14]~37 ))))

	.dataa(\DtoA_convert.ge [-13]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-14]~37 ),
	.combout(\DtoA_convert.ge[-13]~38_combout ),
	.cout(\DtoA_convert.ge[-13]~39 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-13]~38 .lut_mask = 16'h694D;
defparam \DtoA_convert.ge[-13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT15  & ((\DtoA_convert.ge [-13] & (!\Add3~13 )) # (!\DtoA_convert.ge [-13] & ((\Add3~13 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & ((\DtoA_convert.ge [-13] & (\Add3~13  & VCC)) # 
// (!\DtoA_convert.ge [-13] & (!\Add3~13 ))))
// \Add3~15  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\Add3~13 ) # (!\DtoA_convert.ge [-13]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\DtoA_convert.ge [-13] & !\Add3~13 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\DtoA_convert.ge [-13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h692B;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\Add3~14_combout  & (!\Add4~13 )) # (!\Add3~14_combout  & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!\Add3~14_combout ))

	.dataa(gnd),
	.datab(\Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h3C3F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \DtoA_convert.ge[-13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-13]~38_combout ),
	.asdata(\Add4~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-13]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-13] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneive_lcell_comb \DtoA_convert.ge[-12]~40 (
// Equation(s):
// \DtoA_convert.ge[-12]~40_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT16  $ (\DtoA_convert.ge [-12] $ (\DtoA_convert.ge[-13]~39 )))) # (GND)
// \DtoA_convert.ge[-12]~41  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT16  & (\DtoA_convert.ge [-12] & !\DtoA_convert.ge[-13]~39 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT16  & ((\DtoA_convert.ge [-12]) # (!\DtoA_convert.ge[-13]~39 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\DtoA_convert.ge [-12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-13]~39 ),
	.combout(\DtoA_convert.ge[-12]~40_combout ),
	.cout(\DtoA_convert.ge[-12]~41 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-12]~40 .lut_mask = 16'h964D;
defparam \DtoA_convert.ge[-12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((\DtoA_convert.ge [-12] $ (\Mult0|auto_generated|mac_out2~DATAOUT16  $ (\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((\DtoA_convert.ge [-12] & ((!\Add3~15 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT16 ))) # (!\DtoA_convert.ge [-12] & (!\Mult0|auto_generated|mac_out2~DATAOUT16  & !\Add3~15 )))

	.dataa(\DtoA_convert.ge [-12]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h962B;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (\Add3~16_combout  & (\Add4~15  $ (GND))) # (!\Add3~16_combout  & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((\Add3~16_combout  & !\Add4~15 ))

	.dataa(\Add3~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hA50A;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \DtoA_convert.ge[-12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-12]~40_combout ),
	.asdata(\Add4~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-12]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-12] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneive_lcell_comb \DtoA_convert.ge[-11]~42 (
// Equation(s):
// \DtoA_convert.ge[-11]~42_combout  = (\DtoA_convert.ge [-11] & ((\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\DtoA_convert.ge[-12]~41 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (\DtoA_convert.ge[-12]~41  & VCC)))) # (!\DtoA_convert.ge [-11] & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT17  & ((\DtoA_convert.ge[-12]~41 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\DtoA_convert.ge[-12]~41 ))))
// \DtoA_convert.ge[-11]~43  = CARRY((\DtoA_convert.ge [-11] & (\Mult0|auto_generated|mac_out2~DATAOUT17  & !\DtoA_convert.ge[-12]~41 )) # (!\DtoA_convert.ge [-11] & ((\Mult0|auto_generated|mac_out2~DATAOUT17 ) # (!\DtoA_convert.ge[-12]~41 ))))

	.dataa(\DtoA_convert.ge [-11]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-12]~41 ),
	.combout(\DtoA_convert.ge[-11]~42_combout ),
	.cout(\DtoA_convert.ge[-11]~43 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-11]~42 .lut_mask = 16'h694D;
defparam \DtoA_convert.ge[-11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\DtoA_convert.ge [-11] & ((\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Add3~17 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (\Add3~17  & VCC)))) # (!\DtoA_convert.ge [-11] & ((\Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((\Add3~17 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Add3~17 ))))
// \Add3~19  = CARRY((\DtoA_convert.ge [-11] & (\Mult0|auto_generated|mac_out2~DATAOUT17  & !\Add3~17 )) # (!\DtoA_convert.ge [-11] & ((\Mult0|auto_generated|mac_out2~DATAOUT17 ) # (!\Add3~17 ))))

	.dataa(\DtoA_convert.ge [-11]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h694D;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (\Add3~18_combout  & (!\Add4~17 )) # (!\Add3~18_combout  & ((\Add4~17 ) # (GND)))
// \Add4~19  = CARRY((!\Add4~17 ) # (!\Add3~18_combout ))

	.dataa(gnd),
	.datab(\Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h3C3F;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N27
dffeas \DtoA_convert.ge[-11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-11]~42_combout ),
	.asdata(\Add4~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-11]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-11] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneive_lcell_comb \DtoA_convert.ge[-10]~44 (
// Equation(s):
// \DtoA_convert.ge[-10]~44_combout  = ((\DtoA_convert.ge [-10] $ (\Mult0|auto_generated|mac_out2~DATAOUT18  $ (\DtoA_convert.ge[-11]~43 )))) # (GND)
// \DtoA_convert.ge[-10]~45  = CARRY((\DtoA_convert.ge [-10] & ((!\DtoA_convert.ge[-11]~43 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT18 ))) # (!\DtoA_convert.ge [-10] & (!\Mult0|auto_generated|mac_out2~DATAOUT18  & !\DtoA_convert.ge[-11]~43 )))

	.dataa(\DtoA_convert.ge [-10]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-11]~43 ),
	.combout(\DtoA_convert.ge[-10]~44_combout ),
	.cout(\DtoA_convert.ge[-10]~45 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-10]~44 .lut_mask = 16'h962B;
defparam \DtoA_convert.ge[-10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((\DtoA_convert.ge [-10] $ (\Mult0|auto_generated|mac_out2~DATAOUT18  $ (\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((\DtoA_convert.ge [-10] & ((!\Add3~19 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT18 ))) # (!\DtoA_convert.ge [-10] & (!\Mult0|auto_generated|mac_out2~DATAOUT18  & !\Add3~19 )))

	.dataa(\DtoA_convert.ge [-10]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h962B;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = (\Add3~20_combout  & (\Add4~19  $ (GND))) # (!\Add3~20_combout  & (!\Add4~19  & VCC))
// \Add4~21  = CARRY((\Add3~20_combout  & !\Add4~19 ))

	.dataa(gnd),
	.datab(\Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'hC30C;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \DtoA_convert.ge[-10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-10]~44_combout ),
	.asdata(\Add4~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-10]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-10] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneive_lcell_comb \DtoA_convert.ge[-9]~46 (
// Equation(s):
// \DtoA_convert.ge[-9]~46_combout  = (\DtoA_convert.ge [-9] & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\DtoA_convert.ge[-10]~45 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (\DtoA_convert.ge[-10]~45  & VCC)))) # (!\DtoA_convert.ge [-9] & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\DtoA_convert.ge[-10]~45 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\DtoA_convert.ge[-10]~45 ))))
// \DtoA_convert.ge[-9]~47  = CARRY((\DtoA_convert.ge [-9] & (\Mult0|auto_generated|mac_out2~DATAOUT19  & !\DtoA_convert.ge[-10]~45 )) # (!\DtoA_convert.ge [-9] & ((\Mult0|auto_generated|mac_out2~DATAOUT19 ) # (!\DtoA_convert.ge[-10]~45 ))))

	.dataa(\DtoA_convert.ge [-9]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-10]~45 ),
	.combout(\DtoA_convert.ge[-9]~46_combout ),
	.cout(\DtoA_convert.ge[-9]~47 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-9]~46 .lut_mask = 16'h694D;
defparam \DtoA_convert.ge[-9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (\DtoA_convert.ge [-9] & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Add3~21 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (\Add3~21  & VCC)))) # (!\DtoA_convert.ge [-9] & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\Add3~21 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Add3~21 ))))
// \Add3~23  = CARRY((\DtoA_convert.ge [-9] & (\Mult0|auto_generated|mac_out2~DATAOUT19  & !\Add3~21 )) # (!\DtoA_convert.ge [-9] & ((\Mult0|auto_generated|mac_out2~DATAOUT19 ) # (!\Add3~21 ))))

	.dataa(\DtoA_convert.ge [-9]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h694D;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (\Add3~22_combout  & (!\Add4~21 )) # (!\Add3~22_combout  & ((\Add4~21 ) # (GND)))
// \Add4~23  = CARRY((!\Add4~21 ) # (!\Add3~22_combout ))

	.dataa(\Add3~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h5A5F;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \DtoA_convert.ge[-9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-9]~46_combout ),
	.asdata(\Add4~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-9]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-9] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneive_lcell_comb \DtoA_convert.ge[-8]~48 (
// Equation(s):
// \DtoA_convert.ge[-8]~48_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT20  $ (\DtoA_convert.ge [-8] $ (\DtoA_convert.ge[-9]~47 )))) # (GND)
// \DtoA_convert.ge[-8]~49  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT20  & (\DtoA_convert.ge [-8] & !\DtoA_convert.ge[-9]~47 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT20  & ((\DtoA_convert.ge [-8]) # (!\DtoA_convert.ge[-9]~47 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\DtoA_convert.ge [-8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-9]~47 ),
	.combout(\DtoA_convert.ge[-8]~48_combout ),
	.cout(\DtoA_convert.ge[-8]~49 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-8]~48 .lut_mask = 16'h964D;
defparam \DtoA_convert.ge[-8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT20  $ (\DtoA_convert.ge [-8] $ (\Add3~23 )))) # (GND)
// \Add3~25  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT20  & (\DtoA_convert.ge [-8] & !\Add3~23 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT20  & ((\DtoA_convert.ge [-8]) # (!\Add3~23 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\DtoA_convert.ge [-8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'h964D;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = (\Add3~24_combout  & (\Add4~23  $ (GND))) # (!\Add3~24_combout  & (!\Add4~23  & VCC))
// \Add4~25  = CARRY((\Add3~24_combout  & !\Add4~23 ))

	.dataa(gnd),
	.datab(\Add3~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'hC30C;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \DtoA_convert.ge[-8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-8]~48_combout ),
	.asdata(\Add4~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-8] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneive_lcell_comb \DtoA_convert.ge[-7]~50 (
// Equation(s):
// \DtoA_convert.ge[-7]~50_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\DtoA_convert.ge [-7] & (!\DtoA_convert.ge[-8]~49 )) # (!\DtoA_convert.ge [-7] & ((\DtoA_convert.ge[-8]~49 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\DtoA_convert.ge [-7] & (\DtoA_convert.ge[-8]~49  & VCC)) # (!\DtoA_convert.ge [-7] & (!\DtoA_convert.ge[-8]~49 ))))
// \DtoA_convert.ge[-7]~51  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\DtoA_convert.ge[-8]~49 ) # (!\DtoA_convert.ge [-7]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\DtoA_convert.ge [-7] & !\DtoA_convert.ge[-8]~49 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\DtoA_convert.ge [-7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-8]~49 ),
	.combout(\DtoA_convert.ge[-7]~50_combout ),
	.cout(\DtoA_convert.ge[-7]~51 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-7]~50 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\DtoA_convert.ge [-7] & (!\Add3~25 )) # (!\DtoA_convert.ge [-7] & ((\Add3~25 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\DtoA_convert.ge [-7] & (\Add3~25  & VCC)) # 
// (!\DtoA_convert.ge [-7] & (!\Add3~25 ))))
// \Add3~27  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Add3~25 ) # (!\DtoA_convert.ge [-7]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\DtoA_convert.ge [-7] & !\Add3~25 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\DtoA_convert.ge [-7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h692B;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneive_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (\Add3~26_combout  & (!\Add4~25 )) # (!\Add3~26_combout  & ((\Add4~25 ) # (GND)))
// \Add4~27  = CARRY((!\Add4~25 ) # (!\Add3~26_combout ))

	.dataa(\Add3~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h5A5F;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \DtoA_convert.ge[-7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-7]~50_combout ),
	.asdata(\Add4~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-7] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneive_lcell_comb \DtoA_convert.ge[-6]~52 (
// Equation(s):
// \DtoA_convert.ge[-6]~52_combout  = ((\DtoA_convert.ge [-6] $ (\Mult0|auto_generated|mac_out2~DATAOUT22  $ (\DtoA_convert.ge[-7]~51 )))) # (GND)
// \DtoA_convert.ge[-6]~53  = CARRY((\DtoA_convert.ge [-6] & ((!\DtoA_convert.ge[-7]~51 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT22 ))) # (!\DtoA_convert.ge [-6] & (!\Mult0|auto_generated|mac_out2~DATAOUT22  & !\DtoA_convert.ge[-7]~51 )))

	.dataa(\DtoA_convert.ge [-6]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-7]~51 ),
	.combout(\DtoA_convert.ge[-6]~52_combout ),
	.cout(\DtoA_convert.ge[-6]~53 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-6]~52 .lut_mask = 16'h962B;
defparam \DtoA_convert.ge[-6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = ((\DtoA_convert.ge [-6] $ (\Mult0|auto_generated|mac_out2~DATAOUT22  $ (\Add3~27 )))) # (GND)
// \Add3~29  = CARRY((\DtoA_convert.ge [-6] & ((!\Add3~27 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT22 ))) # (!\DtoA_convert.ge [-6] & (!\Mult0|auto_generated|mac_out2~DATAOUT22  & !\Add3~27 )))

	.dataa(\DtoA_convert.ge [-6]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'h962B;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = (\Add3~28_combout  & (\Add4~27  $ (GND))) # (!\Add3~28_combout  & (!\Add4~27  & VCC))
// \Add4~29  = CARRY((\Add3~28_combout  & !\Add4~27 ))

	.dataa(\Add3~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'hA50A;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \DtoA_convert.ge[-6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-6]~52_combout ),
	.asdata(\Add4~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-6] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneive_lcell_comb \DtoA_convert.ge[-5]~54 (
// Equation(s):
// \DtoA_convert.ge[-5]~54_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\DtoA_convert.ge [-5] & (!\DtoA_convert.ge[-6]~53 )) # (!\DtoA_convert.ge [-5] & ((\DtoA_convert.ge[-6]~53 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\DtoA_convert.ge [-5] & (\DtoA_convert.ge[-6]~53  & VCC)) # (!\DtoA_convert.ge [-5] & (!\DtoA_convert.ge[-6]~53 ))))
// \DtoA_convert.ge[-5]~55  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\DtoA_convert.ge[-6]~53 ) # (!\DtoA_convert.ge [-5]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\DtoA_convert.ge [-5] & !\DtoA_convert.ge[-6]~53 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\DtoA_convert.ge [-5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-6]~53 ),
	.combout(\DtoA_convert.ge[-5]~54_combout ),
	.cout(\DtoA_convert.ge[-5]~55 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-5]~54 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-5]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (\DtoA_convert.ge [-5] & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Add3~29 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & (\Add3~29  & VCC)))) # (!\DtoA_convert.ge [-5] & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\Add3~29 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Add3~29 ))))
// \Add3~31  = CARRY((\DtoA_convert.ge [-5] & (\Mult0|auto_generated|mac_out2~DATAOUT23  & !\Add3~29 )) # (!\DtoA_convert.ge [-5] & ((\Mult0|auto_generated|mac_out2~DATAOUT23 ) # (!\Add3~29 ))))

	.dataa(\DtoA_convert.ge [-5]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h694D;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneive_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (\Add3~30_combout  & (!\Add4~29 )) # (!\Add3~30_combout  & ((\Add4~29 ) # (GND)))
// \Add4~31  = CARRY((!\Add4~29 ) # (!\Add3~30_combout ))

	.dataa(\Add3~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h5A5F;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \DtoA_convert.ge[-5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-5]~54_combout ),
	.asdata(\Add4~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-5] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \DtoA_convert.ge[-4]~56 (
// Equation(s):
// \DtoA_convert.ge[-4]~56_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT24  $ (\DtoA_convert.ge [-4] $ (\DtoA_convert.ge[-5]~55 )))) # (GND)
// \DtoA_convert.ge[-4]~57  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT24  & (\DtoA_convert.ge [-4] & !\DtoA_convert.ge[-5]~55 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT24  & ((\DtoA_convert.ge [-4]) # (!\DtoA_convert.ge[-5]~55 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\DtoA_convert.ge [-4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-5]~55 ),
	.combout(\DtoA_convert.ge[-4]~56_combout ),
	.cout(\DtoA_convert.ge[-4]~57 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-4]~56 .lut_mask = 16'h964D;
defparam \DtoA_convert.ge[-4]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneive_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = ((\DtoA_convert.ge [-4] $ (\Mult0|auto_generated|mac_out2~DATAOUT24  $ (\Add3~31 )))) # (GND)
// \Add3~33  = CARRY((\DtoA_convert.ge [-4] & ((!\Add3~31 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT24 ))) # (!\DtoA_convert.ge [-4] & (!\Mult0|auto_generated|mac_out2~DATAOUT24  & !\Add3~31 )))

	.dataa(\DtoA_convert.ge [-4]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'h962B;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneive_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = (\Add3~32_combout  & (\Add4~31  $ (GND))) # (!\Add3~32_combout  & (!\Add4~31  & VCC))
// \Add4~33  = CARRY((\Add3~32_combout  & !\Add4~31 ))

	.dataa(gnd),
	.datab(\Add3~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'hC30C;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \DtoA_convert.ge[-4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-4]~56_combout ),
	.asdata(\Add4~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-4] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \DtoA_convert.ge[-3]~58 (
// Equation(s):
// \DtoA_convert.ge[-3]~58_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\DtoA_convert.ge [-3] & (!\DtoA_convert.ge[-4]~57 )) # (!\DtoA_convert.ge [-3] & ((\DtoA_convert.ge[-4]~57 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\DtoA_convert.ge [-3] & (\DtoA_convert.ge[-4]~57  & VCC)) # (!\DtoA_convert.ge [-3] & (!\DtoA_convert.ge[-4]~57 ))))
// \DtoA_convert.ge[-3]~59  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\DtoA_convert.ge[-4]~57 ) # (!\DtoA_convert.ge [-3]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\DtoA_convert.ge [-3] & !\DtoA_convert.ge[-4]~57 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\DtoA_convert.ge [-3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-4]~57 ),
	.combout(\DtoA_convert.ge[-3]~58_combout ),
	.cout(\DtoA_convert.ge[-3]~59 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-3]~58 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-3]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneive_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (\DtoA_convert.ge [-3] & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Add3~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & (\Add3~33  & VCC)))) # (!\DtoA_convert.ge [-3] & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\Add3~33 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Add3~33 ))))
// \Add3~35  = CARRY((\DtoA_convert.ge [-3] & (\Mult0|auto_generated|mac_out2~DATAOUT25  & !\Add3~33 )) # (!\DtoA_convert.ge [-3] & ((\Mult0|auto_generated|mac_out2~DATAOUT25 ) # (!\Add3~33 ))))

	.dataa(\DtoA_convert.ge [-3]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h694D;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneive_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (\Add3~34_combout  & (!\Add4~33 )) # (!\Add3~34_combout  & ((\Add4~33 ) # (GND)))
// \Add4~35  = CARRY((!\Add4~33 ) # (!\Add3~34_combout ))

	.dataa(gnd),
	.datab(\Add3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h3C3F;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \DtoA_convert.ge[-3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-3]~58_combout ),
	.asdata(\Add4~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-3] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \DtoA_convert.ge[-2]~60 (
// Equation(s):
// \DtoA_convert.ge[-2]~60_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT26  $ (\DtoA_convert.ge [-2] $ (\DtoA_convert.ge[-3]~59 )))) # (GND)
// \DtoA_convert.ge[-2]~61  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT26  & (\DtoA_convert.ge [-2] & !\DtoA_convert.ge[-3]~59 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT26  & ((\DtoA_convert.ge [-2]) # (!\DtoA_convert.ge[-3]~59 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\DtoA_convert.ge [-2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-3]~59 ),
	.combout(\DtoA_convert.ge[-2]~60_combout ),
	.cout(\DtoA_convert.ge[-2]~61 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-2]~60 .lut_mask = 16'h964D;
defparam \DtoA_convert.ge[-2]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneive_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = ((\DtoA_convert.ge [-2] $ (\Mult0|auto_generated|mac_out2~DATAOUT26  $ (\Add3~35 )))) # (GND)
// \Add3~37  = CARRY((\DtoA_convert.ge [-2] & ((!\Add3~35 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT26 ))) # (!\DtoA_convert.ge [-2] & (!\Mult0|auto_generated|mac_out2~DATAOUT26  & !\Add3~35 )))

	.dataa(\DtoA_convert.ge [-2]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'h962B;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = (\Add3~36_combout  & (\Add4~35  $ (GND))) # (!\Add3~36_combout  & (!\Add4~35  & VCC))
// \Add4~37  = CARRY((\Add3~36_combout  & !\Add4~35 ))

	.dataa(gnd),
	.datab(\Add3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'hC30C;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \DtoA_convert.ge[-2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-2]~60_combout ),
	.asdata(\Add4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-2] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneive_lcell_comb \DtoA_convert.ge[-1]~62 (
// Equation(s):
// \DtoA_convert.ge[-1]~62_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\DtoA_convert.ge [-1] & (!\DtoA_convert.ge[-2]~61 )) # (!\DtoA_convert.ge [-1] & ((\DtoA_convert.ge[-2]~61 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\DtoA_convert.ge [-1] & (\DtoA_convert.ge[-2]~61  & VCC)) # (!\DtoA_convert.ge [-1] & (!\DtoA_convert.ge[-2]~61 ))))
// \DtoA_convert.ge[-1]~63  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\DtoA_convert.ge[-2]~61 ) # (!\DtoA_convert.ge [-1]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\DtoA_convert.ge [-1] & !\DtoA_convert.ge[-2]~61 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\DtoA_convert.ge [-1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-2]~61 ),
	.combout(\DtoA_convert.ge[-1]~62_combout ),
	.cout(\DtoA_convert.ge[-1]~63 ));
// synopsys translate_off
defparam \DtoA_convert.ge[-1]~62 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[-1]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneive_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (\DtoA_convert.ge [-1] & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Add3~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (\Add3~37  & VCC)))) # (!\DtoA_convert.ge [-1] & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\Add3~37 ) # (GND))) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Add3~37 ))))
// \Add3~39  = CARRY((\DtoA_convert.ge [-1] & (\Mult0|auto_generated|mac_out2~DATAOUT27  & !\Add3~37 )) # (!\DtoA_convert.ge [-1] & ((\Mult0|auto_generated|mac_out2~DATAOUT27 ) # (!\Add3~37 ))))

	.dataa(\DtoA_convert.ge [-1]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h694D;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cycloneive_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = (\Add3~38_combout  & (!\Add4~37 )) # (!\Add3~38_combout  & ((\Add4~37 ) # (GND)))
// \Add4~39  = CARRY((!\Add4~37 ) # (!\Add3~38_combout ))

	.dataa(gnd),
	.datab(\Add3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h3C3F;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \DtoA_convert.ge[-1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[-1]~62_combout ),
	.asdata(\Add4~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[-1] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[-1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \DtoA_convert.ge[0]~64 (
// Equation(s):
// \DtoA_convert.ge[0]~64_combout  = ((\DtoA_convert.ge [0] $ (\Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\DtoA_convert.ge[-1]~63 )))) # (GND)
// \DtoA_convert.ge[0]~65  = CARRY((\DtoA_convert.ge [0] & ((\Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\DtoA_convert.ge[-1]~63 ))) # (!\DtoA_convert.ge [0] & (\Mult0|auto_generated|mac_out2~DATAOUT28  & !\DtoA_convert.ge[-1]~63 )))

	.dataa(\DtoA_convert.ge [0]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[-1]~63 ),
	.combout(\DtoA_convert.ge[0]~64_combout ),
	.cout(\DtoA_convert.ge[0]~65 ));
// synopsys translate_off
defparam \DtoA_convert.ge[0]~64 .lut_mask = 16'h698E;
defparam \DtoA_convert.ge[0]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneive_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT28  $ (\DtoA_convert.ge [0] $ (\Add3~39 )))) # (GND)
// \Add3~41  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT28  & (\DtoA_convert.ge [0] & !\Add3~39 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT28  & ((\DtoA_convert.ge [0]) # (!\Add3~39 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\DtoA_convert.ge [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'h964D;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneive_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (\Add3~40_combout  & ((GND) # (!\Add4~39 ))) # (!\Add3~40_combout  & (\Add4~39  $ (GND)))
// \Add4~41  = CARRY((\Add3~40_combout ) # (!\Add4~39 ))

	.dataa(gnd),
	.datab(\Add3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~39 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h3CCF;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \DtoA_convert.ge[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[0]~64_combout ),
	.asdata(\Add4~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[0] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \DtoA_convert.ge[1]~66 (
// Equation(s):
// \DtoA_convert.ge[1]~66_combout  = (\Add5~2_combout  & ((\DtoA_convert.ge [1] & (!\DtoA_convert.ge[0]~65 )) # (!\DtoA_convert.ge [1] & ((\DtoA_convert.ge[0]~65 ) # (GND))))) # (!\Add5~2_combout  & ((\DtoA_convert.ge [1] & (\DtoA_convert.ge[0]~65  & VCC)) # 
// (!\DtoA_convert.ge [1] & (!\DtoA_convert.ge[0]~65 ))))
// \DtoA_convert.ge[1]~67  = CARRY((\Add5~2_combout  & ((!\DtoA_convert.ge[0]~65 ) # (!\DtoA_convert.ge [1]))) # (!\Add5~2_combout  & (!\DtoA_convert.ge [1] & !\DtoA_convert.ge[0]~65 )))

	.dataa(\Add5~2_combout ),
	.datab(\DtoA_convert.ge [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[0]~65 ),
	.combout(\DtoA_convert.ge[1]~66_combout ),
	.cout(\DtoA_convert.ge[1]~67 ));
// synopsys translate_off
defparam \DtoA_convert.ge[1]~66 .lut_mask = 16'h692B;
defparam \DtoA_convert.ge[1]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneive_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\DtoA_convert.ge [1] & (!\Add3~41 )) # (!\DtoA_convert.ge [1] & ((\Add3~41 ) # (GND))))) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\DtoA_convert.ge [1] & (\Add3~41  & VCC)) # 
// (!\DtoA_convert.ge [1] & (!\Add3~41 ))))
// \Add3~43  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\Add3~41 ) # (!\DtoA_convert.ge [1]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\DtoA_convert.ge [1] & !\Add3~41 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\DtoA_convert.ge [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h692B;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneive_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (\Add3~42_combout  & (!\Add4~41 )) # (!\Add3~42_combout  & ((\Add4~41 ) # (GND)))
// \Add4~43  = CARRY((!\Add4~41 ) # (!\Add3~42_combout ))

	.dataa(gnd),
	.datab(\Add3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~42_combout ),
	.cout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'h3C3F;
defparam \Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N19
dffeas \DtoA_convert.ge[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[1]~66_combout ),
	.asdata(\Add4~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[1] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \DtoA_convert.ge[2]~68 (
// Equation(s):
// \DtoA_convert.ge[2]~68_combout  = ((\DtoA_convert.ge [2] $ (\Add5~1_combout  $ (\DtoA_convert.ge[1]~67 )))) # (GND)
// \DtoA_convert.ge[2]~69  = CARRY((\DtoA_convert.ge [2] & ((!\DtoA_convert.ge[1]~67 ) # (!\Add5~1_combout ))) # (!\DtoA_convert.ge [2] & (!\Add5~1_combout  & !\DtoA_convert.ge[1]~67 )))

	.dataa(\DtoA_convert.ge [2]),
	.datab(\Add5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DtoA_convert.ge[1]~67 ),
	.combout(\DtoA_convert.ge[2]~68_combout ),
	.cout(\DtoA_convert.ge[2]~69 ));
// synopsys translate_off
defparam \DtoA_convert.ge[2]~68 .lut_mask = 16'h962B;
defparam \DtoA_convert.ge[2]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneive_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT30  $ (\DtoA_convert.ge [2] $ (\Add3~43 )))) # (GND)
// \Add3~45  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT30  & (\DtoA_convert.ge [2] & !\Add3~43 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT30  & ((\DtoA_convert.ge [2]) # (!\Add3~43 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\DtoA_convert.ge [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'h964D;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneive_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = (\Add3~44_combout  & (\Add4~43  $ (GND))) # (!\Add3~44_combout  & (!\Add4~43  & VCC))
// \Add4~45  = CARRY((\Add3~44_combout  & !\Add4~43 ))

	.dataa(\Add3~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~43 ),
	.combout(\Add4~44_combout ),
	.cout(\Add4~45 ));
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'hA50A;
defparam \Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N21
dffeas \DtoA_convert.ge[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[2]~68_combout ),
	.asdata(\Add4~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[2] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \DtoA_convert.ge[3]~70 (
// Equation(s):
// \DtoA_convert.ge[3]~70_combout  = \DtoA_convert.ge [3] $ (\DtoA_convert.ge[2]~69  $ (!\Add5~0_combout ))

	.dataa(\DtoA_convert.ge [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~0_combout ),
	.cin(\DtoA_convert.ge[2]~69 ),
	.combout(\DtoA_convert.ge[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \DtoA_convert.ge[3]~70 .lut_mask = 16'h5AA5;
defparam \DtoA_convert.ge[3]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneive_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = \DtoA_convert.ge [3] $ (\Add3~45  $ (!\Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\DtoA_convert.ge [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'h5AA5;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneive_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = \Add4~45  $ (\Add3~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~46_combout ),
	.cin(\Add4~45 ),
	.combout(\Add4~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'h0FF0;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \DtoA_convert.ge[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DtoA_convert.ge[3]~70_combout ),
	.asdata(\Add4~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LessThan2~46_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DtoA_convert.ge [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DtoA_convert.ge[3] .is_wysiwyg = "true";
defparam \DtoA_convert.ge[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((\DtoA_convert.ge [-20] & !\Mult0|auto_generated|mac_out2~DATAOUT8 ))

	.dataa(\DtoA_convert.ge [-20]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0022;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\LessThan2~1_cout ) # (!\DtoA_convert.ge [-19]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\DtoA_convert.ge [-19] & !\LessThan2~1_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\DtoA_convert.ge [-19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h002B;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT10  & (\DtoA_convert.ge [-18] & !\LessThan2~3_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT10  & ((\DtoA_convert.ge [-18]) # (!\LessThan2~3_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\DtoA_convert.ge [-18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h004D;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((\DtoA_convert.ge [-17] & (\Mult0|auto_generated|mac_out2~DATAOUT11  & !\LessThan2~5_cout )) # (!\DtoA_convert.ge [-17] & ((\Mult0|auto_generated|mac_out2~DATAOUT11 ) # (!\LessThan2~5_cout ))))

	.dataa(\DtoA_convert.ge [-17]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h004D;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT12  & (\DtoA_convert.ge [-16] & !\LessThan2~7_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT12  & ((\DtoA_convert.ge [-16]) # (!\LessThan2~7_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\DtoA_convert.ge [-16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h004D;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneive_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\LessThan2~9_cout ) # (!\DtoA_convert.ge [-15]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\DtoA_convert.ge [-15] & !\LessThan2~9_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\DtoA_convert.ge [-15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h002B;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneive_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14  & (\DtoA_convert.ge [-14] & !\LessThan2~11_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT14  & ((\DtoA_convert.ge [-14]) # (!\LessThan2~11_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\DtoA_convert.ge [-14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(),
	.cout(\LessThan2~13_cout ));
// synopsys translate_off
defparam \LessThan2~13 .lut_mask = 16'h004D;
defparam \LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneive_lcell_comb \LessThan2~15 (
// Equation(s):
// \LessThan2~15_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\LessThan2~13_cout ) # (!\DtoA_convert.ge [-13]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\DtoA_convert.ge [-13] & !\LessThan2~13_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\DtoA_convert.ge [-13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~13_cout ),
	.combout(),
	.cout(\LessThan2~15_cout ));
// synopsys translate_off
defparam \LessThan2~15 .lut_mask = 16'h002B;
defparam \LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneive_lcell_comb \LessThan2~17 (
// Equation(s):
// \LessThan2~17_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT16  & (\DtoA_convert.ge [-12] & !\LessThan2~15_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT16  & ((\DtoA_convert.ge [-12]) # (!\LessThan2~15_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\DtoA_convert.ge [-12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~15_cout ),
	.combout(),
	.cout(\LessThan2~17_cout ));
// synopsys translate_off
defparam \LessThan2~17 .lut_mask = 16'h004D;
defparam \LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneive_lcell_comb \LessThan2~19 (
// Equation(s):
// \LessThan2~19_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\LessThan2~17_cout ) # (!\DtoA_convert.ge [-11]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\DtoA_convert.ge [-11] & !\LessThan2~17_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\DtoA_convert.ge [-11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~17_cout ),
	.combout(),
	.cout(\LessThan2~19_cout ));
// synopsys translate_off
defparam \LessThan2~19 .lut_mask = 16'h002B;
defparam \LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneive_lcell_comb \LessThan2~21 (
// Equation(s):
// \LessThan2~21_cout  = CARRY((\DtoA_convert.ge [-10] & ((!\LessThan2~19_cout ) # (!\Mult0|auto_generated|mac_out2~DATAOUT18 ))) # (!\DtoA_convert.ge [-10] & (!\Mult0|auto_generated|mac_out2~DATAOUT18  & !\LessThan2~19_cout )))

	.dataa(\DtoA_convert.ge [-10]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~19_cout ),
	.combout(),
	.cout(\LessThan2~21_cout ));
// synopsys translate_off
defparam \LessThan2~21 .lut_mask = 16'h002B;
defparam \LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneive_lcell_comb \LessThan2~23 (
// Equation(s):
// \LessThan2~23_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\LessThan2~21_cout ) # (!\DtoA_convert.ge [-9]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\DtoA_convert.ge [-9] & !\LessThan2~21_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\DtoA_convert.ge [-9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~21_cout ),
	.combout(),
	.cout(\LessThan2~23_cout ));
// synopsys translate_off
defparam \LessThan2~23 .lut_mask = 16'h002B;
defparam \LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_lcell_comb \LessThan2~25 (
// Equation(s):
// \LessThan2~25_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT20  & (\DtoA_convert.ge [-8] & !\LessThan2~23_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT20  & ((\DtoA_convert.ge [-8]) # (!\LessThan2~23_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\DtoA_convert.ge [-8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~23_cout ),
	.combout(),
	.cout(\LessThan2~25_cout ));
// synopsys translate_off
defparam \LessThan2~25 .lut_mask = 16'h004D;
defparam \LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_lcell_comb \LessThan2~27 (
// Equation(s):
// \LessThan2~27_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\LessThan2~25_cout ) # (!\DtoA_convert.ge [-7]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\DtoA_convert.ge [-7] & !\LessThan2~25_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\DtoA_convert.ge [-7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~25_cout ),
	.combout(),
	.cout(\LessThan2~27_cout ));
// synopsys translate_off
defparam \LessThan2~27 .lut_mask = 16'h002B;
defparam \LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneive_lcell_comb \LessThan2~29 (
// Equation(s):
// \LessThan2~29_cout  = CARRY((\DtoA_convert.ge [-6] & ((!\LessThan2~27_cout ) # (!\Mult0|auto_generated|mac_out2~DATAOUT22 ))) # (!\DtoA_convert.ge [-6] & (!\Mult0|auto_generated|mac_out2~DATAOUT22  & !\LessThan2~27_cout )))

	.dataa(\DtoA_convert.ge [-6]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~27_cout ),
	.combout(),
	.cout(\LessThan2~29_cout ));
// synopsys translate_off
defparam \LessThan2~29 .lut_mask = 16'h002B;
defparam \LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneive_lcell_comb \LessThan2~31 (
// Equation(s):
// \LessThan2~31_cout  = CARRY((\DtoA_convert.ge [-5] & (\Mult0|auto_generated|mac_out2~DATAOUT23  & !\LessThan2~29_cout )) # (!\DtoA_convert.ge [-5] & ((\Mult0|auto_generated|mac_out2~DATAOUT23 ) # (!\LessThan2~29_cout ))))

	.dataa(\DtoA_convert.ge [-5]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~29_cout ),
	.combout(),
	.cout(\LessThan2~31_cout ));
// synopsys translate_off
defparam \LessThan2~31 .lut_mask = 16'h004D;
defparam \LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_lcell_comb \LessThan2~33 (
// Equation(s):
// \LessThan2~33_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT24  & (\DtoA_convert.ge [-4] & !\LessThan2~31_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT24  & ((\DtoA_convert.ge [-4]) # (!\LessThan2~31_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\DtoA_convert.ge [-4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~31_cout ),
	.combout(),
	.cout(\LessThan2~33_cout ));
// synopsys translate_off
defparam \LessThan2~33 .lut_mask = 16'h004D;
defparam \LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_lcell_comb \LessThan2~35 (
// Equation(s):
// \LessThan2~35_cout  = CARRY((\DtoA_convert.ge [-3] & (\Mult0|auto_generated|mac_out2~DATAOUT25  & !\LessThan2~33_cout )) # (!\DtoA_convert.ge [-3] & ((\Mult0|auto_generated|mac_out2~DATAOUT25 ) # (!\LessThan2~33_cout ))))

	.dataa(\DtoA_convert.ge [-3]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~33_cout ),
	.combout(),
	.cout(\LessThan2~35_cout ));
// synopsys translate_off
defparam \LessThan2~35 .lut_mask = 16'h004D;
defparam \LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneive_lcell_comb \LessThan2~37 (
// Equation(s):
// \LessThan2~37_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT26  & (\DtoA_convert.ge [-2] & !\LessThan2~35_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT26  & ((\DtoA_convert.ge [-2]) # (!\LessThan2~35_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\DtoA_convert.ge [-2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~35_cout ),
	.combout(),
	.cout(\LessThan2~37_cout ));
// synopsys translate_off
defparam \LessThan2~37 .lut_mask = 16'h004D;
defparam \LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneive_lcell_comb \LessThan2~39 (
// Equation(s):
// \LessThan2~39_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\LessThan2~37_cout ) # (!\DtoA_convert.ge [-1]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\DtoA_convert.ge [-1] & !\LessThan2~37_cout )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\DtoA_convert.ge [-1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~37_cout ),
	.combout(),
	.cout(\LessThan2~39_cout ));
// synopsys translate_off
defparam \LessThan2~39 .lut_mask = 16'h002B;
defparam \LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneive_lcell_comb \LessThan2~41 (
// Equation(s):
// \LessThan2~41_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT28  & (\DtoA_convert.ge [0] & !\LessThan2~39_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT28  & ((\DtoA_convert.ge [0]) # (!\LessThan2~39_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\DtoA_convert.ge [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~39_cout ),
	.combout(),
	.cout(\LessThan2~41_cout ));
// synopsys translate_off
defparam \LessThan2~41 .lut_mask = 16'h004D;
defparam \LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneive_lcell_comb \LessThan2~43 (
// Equation(s):
// \LessThan2~43_cout  = CARRY((\DtoA_convert.ge [1] & (\Mult0|auto_generated|mac_out2~DATAOUT29  & !\LessThan2~41_cout )) # (!\DtoA_convert.ge [1] & ((\Mult0|auto_generated|mac_out2~DATAOUT29 ) # (!\LessThan2~41_cout ))))

	.dataa(\DtoA_convert.ge [1]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~41_cout ),
	.combout(),
	.cout(\LessThan2~43_cout ));
// synopsys translate_off
defparam \LessThan2~43 .lut_mask = 16'h004D;
defparam \LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneive_lcell_comb \LessThan2~45 (
// Equation(s):
// \LessThan2~45_cout  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT30  & (\DtoA_convert.ge [2] & !\LessThan2~43_cout )) # (!\Mult0|auto_generated|mac_out2~DATAOUT30  & ((\DtoA_convert.ge [2]) # (!\LessThan2~43_cout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\DtoA_convert.ge [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~43_cout ),
	.combout(),
	.cout(\LessThan2~45_cout ));
// synopsys translate_off
defparam \LessThan2~45 .lut_mask = 16'h004D;
defparam \LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneive_lcell_comb \LessThan2~46 (
// Equation(s):
// \LessThan2~46_combout  = (\DtoA_convert.ge [3] & (\LessThan2~45_cout  & \Mult0|auto_generated|mac_out2~DATAOUT31 )) # (!\DtoA_convert.ge [3] & ((\LessThan2~45_cout ) # (\Mult0|auto_generated|mac_out2~DATAOUT31 )))

	.dataa(gnd),
	.datab(\DtoA_convert.ge [3]),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\LessThan2~45_cout ),
	.combout(\LessThan2~46_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~46 .lut_mask = 16'hF330;
defparam \LessThan2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneive_lcell_comb \d_bit~0 (
// Equation(s):
// \d_bit~0_combout  = !\LessThan2~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan2~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_bit~0 .lut_mask = 16'h0F0F;
defparam \d_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \d_bit~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_bit~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_bit~reg0 .is_wysiwyg = "true";
defparam \d_bit~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \freq[0]~input (
	.i(freq[0]),
	.ibar(gnd),
	.o(\freq[0]~input_o ));
// synopsys translate_off
defparam \freq[0]~input .bus_hold = "false";
defparam \freq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \freq[1]~input (
	.i(freq[1]),
	.ibar(gnd),
	.o(\freq[1]~input_o ));
// synopsys translate_off
defparam \freq[1]~input .bus_hold = "false";
defparam \freq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \freq[2]~input (
	.i(freq[2]),
	.ibar(gnd),
	.o(\freq[2]~input_o ));
// synopsys translate_off
defparam \freq[2]~input .bus_hold = "false";
defparam \freq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \freq[3]~input (
	.i(freq[3]),
	.ibar(gnd),
	.o(\freq[3]~input_o ));
// synopsys translate_off
defparam \freq[3]~input .bus_hold = "false";
defparam \freq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \freq[4]~input (
	.i(freq[4]),
	.ibar(gnd),
	.o(\freq[4]~input_o ));
// synopsys translate_off
defparam \freq[4]~input .bus_hold = "false";
defparam \freq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \freq[5]~input (
	.i(freq[5]),
	.ibar(gnd),
	.o(\freq[5]~input_o ));
// synopsys translate_off
defparam \freq[5]~input .bus_hold = "false";
defparam \freq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \freq[6]~input (
	.i(freq[6]),
	.ibar(gnd),
	.o(\freq[6]~input_o ));
// synopsys translate_off
defparam \freq[6]~input .bus_hold = "false";
defparam \freq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \freq[7]~input (
	.i(freq[7]),
	.ibar(gnd),
	.o(\freq[7]~input_o ));
// synopsys translate_off
defparam \freq[7]~input .bus_hold = "false";
defparam \freq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \freq[8]~input (
	.i(freq[8]),
	.ibar(gnd),
	.o(\freq[8]~input_o ));
// synopsys translate_off
defparam \freq[8]~input .bus_hold = "false";
defparam \freq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \freq[9]~input (
	.i(freq[9]),
	.ibar(gnd),
	.o(\freq[9]~input_o ));
// synopsys translate_off
defparam \freq[9]~input .bus_hold = "false";
defparam \freq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \freq[10]~input (
	.i(freq[10]),
	.ibar(gnd),
	.o(\freq[10]~input_o ));
// synopsys translate_off
defparam \freq[10]~input .bus_hold = "false";
defparam \freq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \freq[11]~input (
	.i(freq[11]),
	.ibar(gnd),
	.o(\freq[11]~input_o ));
// synopsys translate_off
defparam \freq[11]~input .bus_hold = "false";
defparam \freq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \vol[0]~input (
	.i(vol[0]),
	.ibar(gnd),
	.o(\vol[0]~input_o ));
// synopsys translate_off
defparam \vol[0]~input .bus_hold = "false";
defparam \vol[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \vol[1]~input (
	.i(vol[1]),
	.ibar(gnd),
	.o(\vol[1]~input_o ));
// synopsys translate_off
defparam \vol[1]~input .bus_hold = "false";
defparam \vol[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \vol[2]~input (
	.i(vol[2]),
	.ibar(gnd),
	.o(\vol[2]~input_o ));
// synopsys translate_off
defparam \vol[2]~input .bus_hold = "false";
defparam \vol[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \vol[3]~input (
	.i(vol[3]),
	.ibar(gnd),
	.o(\vol[3]~input_o ));
// synopsys translate_off
defparam \vol[3]~input .bus_hold = "false";
defparam \vol[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \vol[4]~input (
	.i(vol[4]),
	.ibar(gnd),
	.o(\vol[4]~input_o ));
// synopsys translate_off
defparam \vol[4]~input .bus_hold = "false";
defparam \vol[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \vol[5]~input (
	.i(vol[5]),
	.ibar(gnd),
	.o(\vol[5]~input_o ));
// synopsys translate_off
defparam \vol[5]~input .bus_hold = "false";
defparam \vol[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \vol[6]~input (
	.i(vol[6]),
	.ibar(gnd),
	.o(\vol[6]~input_o ));
// synopsys translate_off
defparam \vol[6]~input .bus_hold = "false";
defparam \vol[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \vol[7]~input (
	.i(vol[7]),
	.ibar(gnd),
	.o(\vol[7]~input_o ));
// synopsys translate_off
defparam \vol[7]~input .bus_hold = "false";
defparam \vol[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign d_bit = \d_bit~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
