// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cordic_circ_apfixed_10_3_0_s_HH_
#define _cordic_circ_apfixed_10_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct cordic_circ_apfixed_10_3_0_s : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<9> > z_V_read;
    sc_out< sc_lv<10> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    cordic_circ_apfixed_10_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(cordic_circ_apfixed_10_3_0_s);

    ~cordic_circ_apfixed_10_3_0_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<10> > add_ln101_6_fu_406_p2;
    sc_signal< sc_lv<10> > add_ln101_6_reg_923;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_13_reg_928;
    sc_signal< sc_lv<9> > select_ln101_12_fu_496_p3;
    sc_signal< sc_lv<9> > select_ln101_12_reg_933;
    sc_signal< sc_lv<9> > select_ln101_13_fu_504_p3;
    sc_signal< sc_lv<9> > select_ln101_13_reg_939;
    sc_signal< sc_lv<4> > tmp_14_reg_945;
    sc_signal< sc_lv<4> > tmp_15_reg_951;
    sc_signal< sc_lv<10> > select_ln101_18_fu_727_p3;
    sc_signal< sc_lv<10> > select_ln101_18_reg_956;
    sc_signal< sc_lv<2> > tmp_22_reg_962;
    sc_signal< sc_lv<1> > tmp_24_fu_767_p3;
    sc_signal< sc_lv<1> > tmp_24_reg_967;
    sc_signal< sc_lv<9> > select_ln101_21_fu_787_p3;
    sc_signal< sc_lv<9> > select_ln101_21_reg_975;
    sc_signal< sc_lv<1> > tmp_25_reg_981;
    sc_signal< sc_lv<9> > z_V_read_cast_fu_98_p0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > tmp_fu_102_p1;
    sc_signal< sc_lv<1> > tmp_fu_102_p3;
    sc_signal< sc_lv<10> > select_ln101_1_fu_110_p3;
    sc_signal< sc_lv<10> > z_V_read_cast_fu_98_p1;
    sc_signal< sc_lv<10> > add_ln101_fu_118_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_164_p3;
    sc_signal< sc_lv<10> > add_ln101_1_fu_180_p2;
    sc_signal< sc_lv<10> > select_ln101_2_fu_172_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_124_p3;
    sc_signal< sc_lv<8> > select_ln203_1_fu_140_p3;
    sc_signal< sc_lv<8> > select_ln203_3_fu_156_p3;
    sc_signal< sc_lv<8> > select_ln101_3_fu_192_p3;
    sc_signal< sc_lv<7> > select_ln203_fu_132_p3;
    sc_signal< sc_lv<7> > select_ln203_2_fu_148_p3;
    sc_signal< sc_lv<7> > select_ln101_4_fu_204_p3;
    sc_signal< sc_lv<5> > lshr_ln_fu_216_p4;
    sc_signal< sc_lv<6> > tmp_3_fu_230_p4;
    sc_signal< sc_lv<10> > add_ln101_2_fu_186_p2;
    sc_signal< sc_lv<8> > zext_ln1333_2_fu_212_p1;
    sc_signal< sc_lv<8> > sext_ln101_1_fu_240_p1;
    sc_signal< sc_lv<9> > sext_ln101_fu_200_p1;
    sc_signal< sc_lv<9> > zext_ln1333_fu_226_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_276_p3;
    sc_signal< sc_lv<10> > add_ln101_3_fu_292_p2;
    sc_signal< sc_lv<10> > select_ln101_5_fu_284_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_244_p3;
    sc_signal< sc_lv<9> > sub_ln203_fu_258_p2;
    sc_signal< sc_lv<9> > add_ln203_1_fu_270_p2;
    sc_signal< sc_lv<8> > add_ln203_fu_252_p2;
    sc_signal< sc_lv<8> > sub_ln203_1_fu_264_p2;
    sc_signal< sc_lv<8> > select_ln101_7_fu_312_p3;
    sc_signal< sc_lv<5> > tmp_6_fu_324_p4;
    sc_signal< sc_lv<9> > select_ln101_6_fu_304_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_338_p4;
    sc_signal< sc_lv<10> > add_ln101_4_fu_298_p2;
    sc_signal< sc_lv<9> > zext_ln101_fu_320_p1;
    sc_signal< sc_lv<9> > sext_ln101_3_fu_348_p1;
    sc_signal< sc_lv<9> > zext_ln1333_1_fu_334_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_384_p3;
    sc_signal< sc_lv<10> > add_ln101_5_fu_400_p2;
    sc_signal< sc_lv<10> > select_ln101_8_fu_392_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_352_p3;
    sc_signal< sc_lv<9> > sub_ln203_2_fu_366_p2;
    sc_signal< sc_lv<9> > add_ln203_3_fu_378_p2;
    sc_signal< sc_lv<9> > add_ln203_2_fu_360_p2;
    sc_signal< sc_lv<9> > sub_ln203_3_fu_372_p2;
    sc_signal< sc_lv<9> > select_ln101_10_fu_420_p3;
    sc_signal< sc_lv<5> > tmp_10_fu_428_p4;
    sc_signal< sc_lv<9> > select_ln101_9_fu_412_p3;
    sc_signal< sc_lv<5> > tmp_11_fu_442_p4;
    sc_signal< sc_lv<9> > sext_ln101_4_fu_452_p1;
    sc_signal< sc_lv<9> > sext_ln1333_fu_438_p1;
    sc_signal< sc_lv<1> > tmp_12_fu_456_p3;
    sc_signal< sc_lv<9> > sub_ln203_4_fu_470_p2;
    sc_signal< sc_lv<9> > add_ln203_9_fu_482_p2;
    sc_signal< sc_lv<9> > add_ln203_4_fu_464_p2;
    sc_signal< sc_lv<9> > sub_ln203_10_fu_476_p2;
    sc_signal< sc_lv<10> > add_ln101_7_fu_539_p2;
    sc_signal< sc_lv<10> > select_ln101_11_fu_532_p3;
    sc_signal< sc_lv<10> > add_ln101_8_fu_544_p2;
    sc_signal< sc_lv<9> > sext_ln101_5_fu_559_p1;
    sc_signal< sc_lv<10> > sext_ln101_2_fu_550_p1;
    sc_signal< sc_lv<10> > sext_ln1371_fu_553_p1;
    sc_signal< sc_lv<9> > sext_ln1333_1_fu_556_p1;
    sc_signal< sc_lv<9> > add_ln203_10_fu_586_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_595_p3;
    sc_signal< sc_lv<10> > add_ln101_9_fu_611_p2;
    sc_signal< sc_lv<10> > select_ln101_14_fu_603_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_562_p3;
    sc_signal< sc_lv<10> > sub_ln203_5_fu_575_p2;
    sc_signal< sc_lv<10> > sext_ln203_fu_591_p1;
    sc_signal< sc_lv<9> > add_ln203_5_fu_570_p2;
    sc_signal< sc_lv<9> > sub_ln203_11_fu_581_p2;
    sc_signal< sc_lv<9> > select_ln101_16_fu_631_p3;
    sc_signal< sc_lv<3> > tmp_18_fu_639_p4;
    sc_signal< sc_lv<10> > select_ln101_15_fu_623_p3;
    sc_signal< sc_lv<4> > tmp_19_fu_653_p4;
    sc_signal< sc_lv<10> > add_ln101_10_fu_617_p2;
    sc_signal< sc_lv<9> > sext_ln101_6_fu_663_p1;
    sc_signal< sc_lv<10> > sext_ln1371_1_fu_649_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_699_p3;
    sc_signal< sc_lv<10> > add_ln101_11_fu_715_p2;
    sc_signal< sc_lv<10> > select_ln101_17_fu_707_p3;
    sc_signal< sc_lv<1> > tmp_20_fu_667_p3;
    sc_signal< sc_lv<10> > sub_ln203_6_fu_681_p2;
    sc_signal< sc_lv<10> > add_ln203_11_fu_693_p2;
    sc_signal< sc_lv<9> > add_ln203_6_fu_675_p2;
    sc_signal< sc_lv<9> > sub_ln203_12_fu_687_p2;
    sc_signal< sc_lv<9> > select_ln101_19_fu_735_p3;
    sc_signal< sc_lv<3> > tmp_23_fu_753_p4;
    sc_signal< sc_lv<10> > add_ln101_12_fu_721_p2;
    sc_signal< sc_lv<9> > sext_ln101_7_fu_763_p1;
    sc_signal< sc_lv<9> > add_ln203_7_fu_775_p2;
    sc_signal< sc_lv<9> > sub_ln203_13_fu_781_p2;
    sc_signal< sc_lv<10> > sext_ln1371_2_fu_803_p1;
    sc_signal< sc_lv<10> > sub_ln203_7_fu_806_p2;
    sc_signal< sc_lv<10> > add_ln203_12_fu_811_p2;
    sc_signal< sc_lv<10> > select_ln101_20_fu_816_p3;
    sc_signal< sc_lv<2> > tmp_26_fu_830_p4;
    sc_signal< sc_lv<9> > sext_ln203_1_fu_840_p1;
    sc_signal< sc_lv<10> > select_ln1371_fu_823_p3;
    sc_signal< sc_lv<10> > sub_ln203_8_fu_849_p2;
    sc_signal< sc_lv<10> > add_ln203_13_fu_860_p2;
    sc_signal< sc_lv<9> > add_ln203_8_fu_844_p2;
    sc_signal< sc_lv<9> > sub_ln203_14_fu_855_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_873_p3;
    sc_signal< sc_lv<1> > tmp_28_fu_881_p3;
    sc_signal< sc_lv<1> > select_ln101_23_fu_889_p3;
    sc_signal< sc_lv<10> > select_ln101_22_fu_866_p3;
    sc_signal< sc_lv<10> > select_ln1371_1_fu_896_p3;
    sc_signal< sc_lv<10> > sub_ln203_9_fu_904_p2;
    sc_signal< sc_lv<10> > add_ln203_14_fu_910_p2;
    sc_signal< sc_lv<9> > z_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_64;
    static const sc_lv<10> ap_const_lv10_39C;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_73;
    static const sc_lv<8> ap_const_lv8_8D;
    static const sc_lv<8> ap_const_lv8_27;
    static const sc_lv<7> ap_const_lv7_74;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<8> ap_const_lv8_D9;
    static const sc_lv<8> ap_const_lv8_73;
    static const sc_lv<10> ap_const_lv10_76;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_3C5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<10> ap_const_lv10_3E;
    static const sc_lv<10> ap_const_lv10_3E1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<10> ap_const_lv10_1E;
    static const sc_lv<10> ap_const_lv10_3F1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<10> ap_const_lv10_3F9;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_3FD;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln101_10_fu_617_p2();
    void thread_add_ln101_11_fu_715_p2();
    void thread_add_ln101_12_fu_721_p2();
    void thread_add_ln101_1_fu_180_p2();
    void thread_add_ln101_2_fu_186_p2();
    void thread_add_ln101_3_fu_292_p2();
    void thread_add_ln101_4_fu_298_p2();
    void thread_add_ln101_5_fu_400_p2();
    void thread_add_ln101_6_fu_406_p2();
    void thread_add_ln101_7_fu_539_p2();
    void thread_add_ln101_8_fu_544_p2();
    void thread_add_ln101_9_fu_611_p2();
    void thread_add_ln101_fu_118_p2();
    void thread_add_ln203_10_fu_586_p2();
    void thread_add_ln203_11_fu_693_p2();
    void thread_add_ln203_12_fu_811_p2();
    void thread_add_ln203_13_fu_860_p2();
    void thread_add_ln203_14_fu_910_p2();
    void thread_add_ln203_1_fu_270_p2();
    void thread_add_ln203_2_fu_360_p2();
    void thread_add_ln203_3_fu_378_p2();
    void thread_add_ln203_4_fu_464_p2();
    void thread_add_ln203_5_fu_570_p2();
    void thread_add_ln203_6_fu_675_p2();
    void thread_add_ln203_7_fu_775_p2();
    void thread_add_ln203_8_fu_844_p2();
    void thread_add_ln203_9_fu_482_p2();
    void thread_add_ln203_fu_252_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_lshr_ln_fu_216_p4();
    void thread_select_ln101_10_fu_420_p3();
    void thread_select_ln101_11_fu_532_p3();
    void thread_select_ln101_12_fu_496_p3();
    void thread_select_ln101_13_fu_504_p3();
    void thread_select_ln101_14_fu_603_p3();
    void thread_select_ln101_15_fu_623_p3();
    void thread_select_ln101_16_fu_631_p3();
    void thread_select_ln101_17_fu_707_p3();
    void thread_select_ln101_18_fu_727_p3();
    void thread_select_ln101_19_fu_735_p3();
    void thread_select_ln101_1_fu_110_p3();
    void thread_select_ln101_20_fu_816_p3();
    void thread_select_ln101_21_fu_787_p3();
    void thread_select_ln101_22_fu_866_p3();
    void thread_select_ln101_23_fu_889_p3();
    void thread_select_ln101_2_fu_172_p3();
    void thread_select_ln101_3_fu_192_p3();
    void thread_select_ln101_4_fu_204_p3();
    void thread_select_ln101_5_fu_284_p3();
    void thread_select_ln101_6_fu_304_p3();
    void thread_select_ln101_7_fu_312_p3();
    void thread_select_ln101_8_fu_392_p3();
    void thread_select_ln101_9_fu_412_p3();
    void thread_select_ln1371_1_fu_896_p3();
    void thread_select_ln1371_fu_823_p3();
    void thread_select_ln203_1_fu_140_p3();
    void thread_select_ln203_2_fu_148_p3();
    void thread_select_ln203_3_fu_156_p3();
    void thread_select_ln203_fu_132_p3();
    void thread_sext_ln101_1_fu_240_p1();
    void thread_sext_ln101_2_fu_550_p1();
    void thread_sext_ln101_3_fu_348_p1();
    void thread_sext_ln101_4_fu_452_p1();
    void thread_sext_ln101_5_fu_559_p1();
    void thread_sext_ln101_6_fu_663_p1();
    void thread_sext_ln101_7_fu_763_p1();
    void thread_sext_ln101_fu_200_p1();
    void thread_sext_ln1333_1_fu_556_p1();
    void thread_sext_ln1333_fu_438_p1();
    void thread_sext_ln1371_1_fu_649_p1();
    void thread_sext_ln1371_2_fu_803_p1();
    void thread_sext_ln1371_fu_553_p1();
    void thread_sext_ln203_1_fu_840_p1();
    void thread_sext_ln203_fu_591_p1();
    void thread_sub_ln203_10_fu_476_p2();
    void thread_sub_ln203_11_fu_581_p2();
    void thread_sub_ln203_12_fu_687_p2();
    void thread_sub_ln203_13_fu_781_p2();
    void thread_sub_ln203_14_fu_855_p2();
    void thread_sub_ln203_1_fu_264_p2();
    void thread_sub_ln203_2_fu_366_p2();
    void thread_sub_ln203_3_fu_372_p2();
    void thread_sub_ln203_4_fu_470_p2();
    void thread_sub_ln203_5_fu_575_p2();
    void thread_sub_ln203_6_fu_681_p2();
    void thread_sub_ln203_7_fu_806_p2();
    void thread_sub_ln203_8_fu_849_p2();
    void thread_sub_ln203_9_fu_904_p2();
    void thread_sub_ln203_fu_258_p2();
    void thread_tmp_10_fu_428_p4();
    void thread_tmp_11_fu_442_p4();
    void thread_tmp_12_fu_456_p3();
    void thread_tmp_16_fu_562_p3();
    void thread_tmp_17_fu_595_p3();
    void thread_tmp_18_fu_639_p4();
    void thread_tmp_19_fu_653_p4();
    void thread_tmp_1_fu_124_p3();
    void thread_tmp_20_fu_667_p3();
    void thread_tmp_21_fu_699_p3();
    void thread_tmp_23_fu_753_p4();
    void thread_tmp_24_fu_767_p3();
    void thread_tmp_26_fu_830_p4();
    void thread_tmp_27_fu_873_p3();
    void thread_tmp_28_fu_881_p3();
    void thread_tmp_2_fu_164_p3();
    void thread_tmp_3_fu_230_p4();
    void thread_tmp_4_fu_244_p3();
    void thread_tmp_5_fu_276_p3();
    void thread_tmp_6_fu_324_p4();
    void thread_tmp_7_fu_338_p4();
    void thread_tmp_8_fu_352_p3();
    void thread_tmp_9_fu_384_p3();
    void thread_tmp_fu_102_p1();
    void thread_tmp_fu_102_p3();
    void thread_z_V_read_cast_fu_98_p0();
    void thread_z_V_read_cast_fu_98_p1();
    void thread_zext_ln101_fu_320_p1();
    void thread_zext_ln1333_1_fu_334_p1();
    void thread_zext_ln1333_2_fu_212_p1();
    void thread_zext_ln1333_fu_226_p1();
};

}

using namespace ap_rtl;

#endif
