vendor_name = ModelSim
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/db/final.cbx.xml
design_name = hard_block
design_name = DUT
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DUT, 1
instance = comp, \output_vector[0]~output\, output_vector[0]~output, DUT, 1
instance = comp, \input_vector[0]~input\, input_vector[0]~input, DUT, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DUT, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DUT, 1
