IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.98        Core1: 62.04        
Core2: 30.73        Core3: 79.64        
Core4: 23.00        Core5: 70.96        
Core6: 11.40        Core7: 55.93        
Core8: 17.40        Core9: 29.74        
Core10: 23.02        Core11: 81.85        
Core12: 20.28        Core13: 88.42        
Core14: 21.93        Core15: 79.09        
Core16: 19.85        Core17: 61.59        
Core18: 28.07        Core19: 55.42        
Core20: 25.69        Core21: 58.29        
Core22: 20.62        Core23: 59.82        
Core24: 26.24        Core25: 62.93        
Core26: 22.10        Core27: 84.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 72.30
DDR read Latency(ns)
Socket0: 30868.89
Socket1: 214.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.76        Core1: 67.80        
Core2: 24.79        Core3: 83.11        
Core4: 21.07        Core5: 74.85        
Core6: 24.36        Core7: 60.49        
Core8: 10.74        Core9: 34.21        
Core10: 19.65        Core11: 86.74        
Core12: 21.27        Core13: 90.62        
Core14: 21.74        Core15: 88.02        
Core16: 22.81        Core17: 64.19        
Core18: 21.12        Core19: 57.64        
Core20: 22.37        Core21: 64.50        
Core22: 20.93        Core23: 61.11        
Core24: 23.02        Core25: 69.17        
Core26: 23.16        Core27: 87.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.21
Socket1: 76.60
DDR read Latency(ns)
Socket0: 33305.25
Socket1: 223.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.47        Core1: 68.18        
Core2: 23.48        Core3: 83.00        
Core4: 25.54        Core5: 73.21        
Core6: 23.43        Core7: 63.92        
Core8: 27.06        Core9: 37.08        
Core10: 11.53        Core11: 87.89        
Core12: 20.38        Core13: 90.25        
Core14: 21.71        Core15: 83.34        
Core16: 23.71        Core17: 64.36        
Core18: 25.10        Core19: 57.90        
Core20: 22.10        Core21: 65.97        
Core22: 25.12        Core23: 59.07        
Core24: 26.13        Core25: 63.72        
Core26: 22.10        Core27: 87.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.99
Socket1: 76.19
DDR read Latency(ns)
Socket0: 32395.36
Socket1: 223.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.25        Core1: 66.47        
Core2: 28.55        Core3: 80.76        
Core4: 22.38        Core5: 70.23        
Core6: 28.24        Core7: 57.98        
Core8: 24.36        Core9: 31.11        
Core10: 10.84        Core11: 81.31        
Core12: 20.80        Core13: 85.74        
Core14: 21.49        Core15: 80.07        
Core16: 20.96        Core17: 62.68        
Core18: 21.88        Core19: 54.95        
Core20: 22.69        Core21: 58.12        
Core22: 29.14        Core23: 58.14        
Core24: 27.71        Core25: 62.13        
Core26: 22.35        Core27: 86.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.66
Socket1: 72.81
DDR read Latency(ns)
Socket0: 32223.51
Socket1: 214.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.38        Core1: 68.60        
Core2: 27.57        Core3: 83.40        
Core4: 30.40        Core5: 75.69        
Core6: 20.56        Core7: 63.10        
Core8: 35.99        Core9: 35.66        
Core10: 19.64        Core11: 87.76        
Core12: 28.91        Core13: 85.36        
Core14: 28.47        Core15: 88.53        
Core16: 28.28        Core17: 61.30        
Core18: 28.42        Core19: 57.11        
Core20: 24.00        Core21: 63.29        
Core22: 20.34        Core23: 62.19        
Core24: 28.14        Core25: 67.71        
Core26: 27.40        Core27: 88.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 76.54
DDR read Latency(ns)
Socket0: 35351.96
Socket1: 222.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 65.64        
Core2: 29.26        Core3: 81.63        
Core4: 28.22        Core5: 72.03        
Core6: 24.49        Core7: 59.51        
Core8: 25.21        Core9: 35.39        
Core10: 26.27        Core11: 84.60        
Core12: 25.60        Core13: 89.23        
Core14: 10.83        Core15: 83.84        
Core16: 19.10        Core17: 64.15        
Core18: 20.44        Core19: 54.70        
Core20: 23.70        Core21: 63.23        
Core22: 27.99        Core23: 60.37        
Core24: 31.50        Core25: 64.33        
Core26: 23.99        Core27: 86.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 74.50
DDR read Latency(ns)
Socket0: 32409.35
Socket1: 219.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.27        Core1: 77.54        
Core2: 29.95        Core3: 77.58        
Core4: 24.83        Core5: 74.35        
Core6: 20.13        Core7: 73.52        
Core8: 32.06        Core9: 46.80        
Core10: 22.41        Core11: 92.27        
Core12: 29.38        Core13: 91.75        
Core14: 32.32        Core15: 89.00        
Core16: 21.65        Core17: 77.08        
Core18: 31.97        Core19: 64.08        
Core20: 29.52        Core21: 75.18        
Core22: 22.42        Core23: 68.67        
Core24: 30.89        Core25: 64.97        
Core26: 31.26        Core27: 89.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 80.74
DDR read Latency(ns)
Socket0: 36573.16
Socket1: 227.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 78.54        
Core2: 22.66        Core3: 77.54        
Core4: 23.04        Core5: 74.68        
Core6: 19.50        Core7: 72.89        
Core8: 27.95        Core9: 43.37        
Core10: 21.30        Core11: 92.39        
Core12: 26.05        Core13: 91.40        
Core14: 23.50        Core15: 88.26        
Core16: 24.58        Core17: 73.00        
Core18: 25.43        Core19: 65.20        
Core20: 11.45        Core21: 76.53        
Core22: 22.58        Core23: 66.58        
Core24: 22.51        Core25: 65.11        
Core26: 21.58        Core27: 90.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.74
Socket1: 80.59
DDR read Latency(ns)
Socket0: 36834.05
Socket1: 228.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 73.83        
Core2: 26.56        Core3: 79.98        
Core4: 27.49        Core5: 73.05        
Core6: 23.45        Core7: 65.27        
Core8: 23.45        Core9: 45.17        
Core10: 25.01        Core11: 89.16        
Core12: 26.29        Core13: 89.49        
Core14: 25.16        Core15: 86.98        
Core16: 20.22        Core17: 69.16        
Core18: 11.73        Core19: 62.61        
Core20: 24.72        Core21: 67.68        
Core22: 22.55        Core23: 65.56        
Core24: 31.00        Core25: 62.20        
Core26: 26.81        Core27: 89.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 78.12
DDR read Latency(ns)
Socket0: 33844.86
Socket1: 220.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 75.78        
Core2: 19.96        Core3: 78.26        
Core4: 26.44        Core5: 73.74        
Core6: 19.79        Core7: 68.61        
Core8: 30.92        Core9: 45.05        
Core10: 20.26        Core11: 91.09        
Core12: 27.66        Core13: 91.74        
Core14: 25.17        Core15: 88.85        
Core16: 24.57        Core17: 68.45        
Core18: 24.61        Core19: 62.42        
Core20: 12.04        Core21: 71.47        
Core22: 17.32        Core23: 66.42        
Core24: 23.12        Core25: 62.55        
Core26: 20.22        Core27: 91.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.74
Socket1: 79.53
DDR read Latency(ns)
Socket0: 36736.07
Socket1: 225.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.16        Core1: 77.72        
Core2: 23.27        Core3: 77.14        
Core4: 29.15        Core5: 75.85        
Core6: 21.10        Core7: 71.62        
Core8: 23.35        Core9: 41.81        
Core10: 22.53        Core11: 92.32        
Core12: 23.09        Core13: 88.51        
Core14: 27.48        Core15: 89.10        
Core16: 31.53        Core17: 76.34        
Core18: 23.47        Core19: 65.04        
Core20: 25.66        Core21: 71.03        
Core22: 24.21        Core23: 69.25        
Core24: 11.18        Core25: 67.66        
Core26: 32.54        Core27: 89.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 80.37
DDR read Latency(ns)
Socket0: 37435.20
Socket1: 229.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.98        Core1: 78.43        
Core2: 29.51        Core3: 76.72        
Core4: 28.23        Core5: 72.96        
Core6: 27.77        Core7: 72.01        
Core8: 34.92        Core9: 42.80        
Core10: 36.40        Core11: 89.08        
Core12: 33.47        Core13: 90.49        
Core14: 34.70        Core15: 87.63        
Core16: 31.11        Core17: 77.34        
Core18: 31.73        Core19: 64.09        
Core20: 27.51        Core21: 73.58        
Core22: 31.39        Core23: 67.82        
Core24: 22.90        Core25: 63.59        
Core26: 31.30        Core27: 91.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.52
Socket1: 79.71
DDR read Latency(ns)
Socket0: 37322.77
Socket1: 228.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 69.95        
Core2: 29.59        Core3: 80.77        
Core4: 23.57        Core5: 72.87        
Core6: 31.36        Core7: 64.14        
Core8: 30.95        Core9: 41.52        
Core10: 28.39        Core11: 85.91        
Core12: 31.04        Core13: 88.37        
Core14: 29.58        Core15: 87.18        
Core16: 30.63        Core17: 72.03        
Core18: 31.75        Core19: 56.63        
Core20: 29.96        Core21: 65.72        
Core22: 30.12        Core23: 65.06        
Core24: 34.58        Core25: 69.83        
Core26: 31.57        Core27: 87.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.31
Socket1: 76.93
DDR read Latency(ns)
Socket0: 35553.10
Socket1: 211.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 71.49        
Core2: 27.26        Core3: 80.01        
Core4: 24.81        Core5: 71.27        
Core6: 12.06        Core7: 64.82        
Core8: 22.41        Core9: 41.82        
Core10: 20.51        Core11: 84.74        
Core12: 24.19        Core13: 88.99        
Core14: 24.10        Core15: 85.98        
Core16: 21.85        Core17: 69.52        
Core18: 24.81        Core19: 55.36        
Core20: 21.94        Core21: 67.22        
Core22: 28.61        Core23: 64.03        
Core24: 29.50        Core25: 71.30        
Core26: 30.39        Core27: 88.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 76.68
DDR read Latency(ns)
Socket0: 35321.83
Socket1: 218.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.22        Core1: 70.06        
Core2: 27.99        Core3: 80.66        
Core4: 24.06        Core5: 74.51        
Core6: 23.97        Core7: 65.17        
Core8: 32.10        Core9: 39.80        
Core10: 10.44        Core11: 86.39        
Core12: 20.91        Core13: 87.03        
Core14: 18.61        Core15: 88.11        
Core16: 23.07        Core17: 73.33        
Core18: 23.01        Core19: 57.41        
Core20: 24.54        Core21: 68.78        
Core22: 21.47        Core23: 67.95        
Core24: 23.19        Core25: 70.06        
Core26: 28.39        Core27: 90.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.10
Socket1: 77.77
DDR read Latency(ns)
Socket0: 33343.31
Socket1: 220.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 72.54        
Core2: 26.56        Core3: 81.31        
Core4: 27.14        Core5: 72.11        
Core6: 26.41        Core7: 66.08        
Core8: 11.96        Core9: 38.94        
Core10: 22.94        Core11: 86.22        
Core12: 20.87        Core13: 88.19        
Core14: 24.33        Core15: 87.28        
Core16: 23.04        Core17: 72.49        
Core18: 20.95        Core19: 57.81        
Core20: 21.34        Core21: 66.41        
Core22: 29.24        Core23: 62.47        
Core24: 22.94        Core25: 70.93        
Core26: 28.56        Core27: 90.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 77.63
DDR read Latency(ns)
Socket0: 35029.02
Socket1: 216.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 71.74        
Core2: 27.59        Core3: 81.15        
Core4: 23.73        Core5: 72.38        
Core6: 26.00        Core7: 65.07        
Core8: 25.99        Core9: 37.58        
Core10: 24.46        Core11: 85.07        
Core12: 24.06        Core13: 89.93        
Core14: 19.57        Core15: 87.70        
Core16: 21.42        Core17: 75.86        
Core18: 21.87        Core19: 59.53        
Core20: 22.36        Core21: 65.79        
Core22: 26.19        Core23: 65.97        
Core24: 35.25        Core25: 74.05        
Core26: 28.88        Core27: 90.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 78.06
DDR read Latency(ns)
Socket0: 36725.97
Socket1: 221.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.39        Core1: 73.18        
Core2: 31.25        Core3: 82.41        
Core4: 34.47        Core5: 74.40        
Core6: 32.17        Core7: 67.36        
Core8: 32.43        Core9: 42.45        
Core10: 31.21        Core11: 87.12        
Core12: 32.27        Core13: 92.36        
Core14: 31.62        Core15: 89.00        
Core16: 28.90        Core17: 74.20        
Core18: 28.76        Core19: 60.37        
Core20: 33.84        Core21: 72.82        
Core22: 26.53        Core23: 67.17        
Core24: 36.20        Core25: 73.78        
Core26: 22.93        Core27: 92.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.40
Socket1: 79.92
DDR read Latency(ns)
Socket0: 39773.87
Socket1: 224.20
