{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524421685420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524421685436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:28:05 2018 " "Processing started: Sun Apr 22 21:28:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524421685436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421685436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421685436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524421685949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524421685949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524421695778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32_testbench " "Found entity 1: alu32_testbench" {  } { { "alu32_testbench.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32_testbench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524421695794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32interface.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32interface " "Found entity 1: alu32interface" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524421695794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32interface " "Elaborating entity \"alu32interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524421695825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:myALU32 " "Elaborating entity \"alu32\" for hierarchy \"alu32:myALU32\"" {  } { { "alu32interface.v" "myALU32" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524421695856 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult alu32.v(79) " "Verilog HDL Always Construct warning at alu32.v(79): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state alu32.v(79) " "Verilog HDL Always Construct warning at alu32.v(79): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT_CONT_STATE alu32.v(79) " "Inferred latch for \"next_state.MULT_CONT_STATE\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COMB_STATE alu32.v(79) " "Inferred latch for \"next_state.COMB_STATE\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] alu32.v(79) " "Inferred latch for \"ALUResult\[0\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] alu32.v(79) " "Inferred latch for \"ALUResult\[1\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] alu32.v(79) " "Inferred latch for \"ALUResult\[2\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] alu32.v(79) " "Inferred latch for \"ALUResult\[3\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] alu32.v(79) " "Inferred latch for \"ALUResult\[4\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] alu32.v(79) " "Inferred latch for \"ALUResult\[5\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] alu32.v(79) " "Inferred latch for \"ALUResult\[6\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] alu32.v(79) " "Inferred latch for \"ALUResult\[7\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] alu32.v(79) " "Inferred latch for \"ALUResult\[8\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] alu32.v(79) " "Inferred latch for \"ALUResult\[9\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] alu32.v(79) " "Inferred latch for \"ALUResult\[10\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] alu32.v(79) " "Inferred latch for \"ALUResult\[11\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] alu32.v(79) " "Inferred latch for \"ALUResult\[12\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] alu32.v(79) " "Inferred latch for \"ALUResult\[13\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] alu32.v(79) " "Inferred latch for \"ALUResult\[14\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] alu32.v(79) " "Inferred latch for \"ALUResult\[15\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] alu32.v(79) " "Inferred latch for \"ALUResult\[16\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] alu32.v(79) " "Inferred latch for \"ALUResult\[17\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] alu32.v(79) " "Inferred latch for \"ALUResult\[18\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] alu32.v(79) " "Inferred latch for \"ALUResult\[19\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] alu32.v(79) " "Inferred latch for \"ALUResult\[20\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] alu32.v(79) " "Inferred latch for \"ALUResult\[21\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] alu32.v(79) " "Inferred latch for \"ALUResult\[22\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] alu32.v(79) " "Inferred latch for \"ALUResult\[23\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] alu32.v(79) " "Inferred latch for \"ALUResult\[24\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] alu32.v(79) " "Inferred latch for \"ALUResult\[25\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] alu32.v(79) " "Inferred latch for \"ALUResult\[26\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] alu32.v(79) " "Inferred latch for \"ALUResult\[27\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] alu32.v(79) " "Inferred latch for \"ALUResult\[28\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] alu32.v(79) " "Inferred latch for \"ALUResult\[29\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] alu32.v(79) " "Inferred latch for \"ALUResult\[30\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] alu32.v(79) " "Inferred latch for \"ALUResult\[31\]\" at alu32.v(79)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421695872 "|alu32interface|alu32:myALU32"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[0\] " "Latch alu32:myALU32\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[1\] " "Latch alu32:myALU32\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[2\] " "Latch alu32:myALU32\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[3\] " "Latch alu32:myALU32\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[4\] " "Latch alu32:myALU32\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[5\] " "Latch alu32:myALU32\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[6\] " "Latch alu32:myALU32\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[7\] " "Latch alu32:myALU32\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[8\] " "Latch alu32:myALU32\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[9\] " "Latch alu32:myALU32\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[10\] " "Latch alu32:myALU32\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[11\] " "Latch alu32:myALU32\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[12\] " "Latch alu32:myALU32\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[13\] " "Latch alu32:myALU32\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[14\] " "Latch alu32:myALU32\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[15\] " "Latch alu32:myALU32\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[16\] " "Latch alu32:myALU32\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[17\] " "Latch alu32:myALU32\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[18\] " "Latch alu32:myALU32\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[19\] " "Latch alu32:myALU32\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[20\] " "Latch alu32:myALU32\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[21\] " "Latch alu32:myALU32\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[22\] " "Latch alu32:myALU32\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[23\] " "Latch alu32:myALU32\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[24\] " "Latch alu32:myALU32\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[25\] " "Latch alu32:myALU32\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[26\] " "Latch alu32:myALU32\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[27\] " "Latch alu32:myALU32\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[28\] " "Latch alu32:myALU32\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[29\] " "Latch alu32:myALU32\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[30\] " "Latch alu32:myALU32\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[31\] " "Latch alu32:myALU32\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|next_state.MULT_CONT_STATE_931 " "Latch alu32:myALU32\|next_state.MULT_CONT_STATE_931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu32:myALU32\|state.MULT_END_STATE " "Ports D and ENA on the latch are fed by the same signal alu32:myALU32\|state.MULT_END_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|next_state.COMB_STATE_941 " "Latch alu32:myALU32\|next_state.COMB_STATE_941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu32:myALU32\|state.MULT_END_STATE " "Ports D and ENA on the latch are fed by the same signal alu32:myALU32\|state.MULT_END_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524421696528 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524421696528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524421696849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524421697415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524421697602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524421697602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "548 " "Implemented 548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524421697758 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524421697758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524421697758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524421697758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524421697790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 22 21:28:17 2018 " "Processing ended: Sun Apr 22 21:28:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524421697790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524421697790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524421697790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524421697790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524421699158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524421699158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:28:18 2018 " "Processing started: Sun Apr 22 21:28:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524421699158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524421699158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524421699158 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524421699299 ""}
{ "Info" "0" "" "Project  = alu32" {  } {  } 0 0 "Project  = alu32" 0 0 "Fitter" 0 0 1524421699299 ""}
{ "Info" "0" "" "Revision = alu32" {  } {  } 0 0 "Revision = alu32" 0 0 "Fitter" 0 0 1524421699299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524421699392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524421699392 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu32 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"alu32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524421699408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524421699470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524421699470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524421699653 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524421699653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524421699887 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524421699887 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524421699887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524421699887 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524421699887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524421699887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 39 " "No exact pin location assignment(s) for 24 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1524421700278 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524421700497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524421700497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524421700497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524421700512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524421700512 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524421700512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524421700559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu32:myALU32\|state.MULT_END_STATE " "Destination node alu32:myALU32\|state.MULT_END_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524421700559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu32:myALU32\|state.COMB_STATE " "Destination node alu32:myALU32\|state.COMB_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524421700559 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524421700559 ""}  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524421700559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pushButton2~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node pushButton2~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524421700559 ""}  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524421700559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu32:myALU32\|Mux32~0  " "Automatically promoted node alu32:myALU32\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524421700559 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524421700559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu32:myALU32\|next_state.COMB_STATE~0  " "Automatically promoted node alu32:myALU32\|next_state.COMB_STATE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524421700559 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524421700559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524421700810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524421700810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524421700810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524421700825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524421700825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524421700825 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1524421700825 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1524421700825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1524421700825 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524421700825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1524421700825 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1524421700825 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524421700872 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524421700888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524421701637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524421701762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524421701778 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524421704168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524421704168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524421704434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524421705548 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524421705548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524421706578 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524421706578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524421706579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524421706736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524421706751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524421706939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524421706954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524421707095 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524421707521 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524421707762 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ALUop\[0\] 3.3-V LVCMOS M1 " "Pin ALUop\[0\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ALUop[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUop\[0\]" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ALUop\[1\] 3.3-V LVCMOS T8 " "Pin ALUop\[1\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ALUop[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUop\[1\]" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ALUop\[2\] 3.3-V LVCMOS B9 " "Pin ALUop\[2\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ALUop[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUop\[2\]" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pushButton2 3.3-V LVCMOS E1 " "Pin pushButton2 uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pushButton2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pushButton2" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVCMOS M15 " "Pin rst uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pushButton1 3.3-V LVCMOS J15 " "Pin pushButton1 uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pushButton1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pushButton1" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVCMOS R8 " "Pin CLK uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524421707762 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524421707762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/output_files/alu32.fit.smsg " "Generated suppressed messages file C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/output_files/alu32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524421707840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1448 " "Peak virtual memory: 1448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524421708262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 22 21:28:28 2018 " "Processing ended: Sun Apr 22 21:28:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524421708262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524421708262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524421708262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524421708262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524421709388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524421709388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:28:29 2018 " "Processing started: Sun Apr 22 21:28:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524421709388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524421709388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524421709388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524421709691 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524421710316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524421710347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524421710548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 22 21:28:30 2018 " "Processing ended: Sun Apr 22 21:28:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524421710548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524421710548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524421710548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524421710548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524421711188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524421711851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524421711851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:28:31 2018 " "Processing started: Sun Apr 22 21:28:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524421711851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421711851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu32 -c alu32 " "Command: quartus_sta alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421711851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524421711976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712564 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pushButton2 pushButton2 " "create_clock -period 1.000 -name pushButton2 pushButton2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524421712567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pushButton1 pushButton1 " "create_clock -period 1.000 -name pushButton1 pushButton1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524421712567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524421712567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALUop\[0\] ALUop\[0\] " "create_clock -period 1.000 -name ALUop\[0\] ALUop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524421712567 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712567 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712573 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524421712575 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524421712596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524421712658 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.732 " "Worst-case setup slack is -4.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.732            -299.665 CLK  " "   -4.732            -299.665 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.531            -128.314 ALUop\[0\]  " "   -4.531            -128.314 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294             -43.199 pushButton1  " "   -2.294             -43.199 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209             -43.798 pushButton2  " "   -2.209             -43.798 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 pushButton2  " "    0.567               0.000 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 pushButton1  " "    0.591               0.000 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 ALUop\[0\]  " "    0.602               0.000 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -103.000 CLK  " "   -3.000            -103.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.976 pushButton1  " "   -3.000             -35.976 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 pushButton2  " "   -3.000             -35.000 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALUop\[0\]  " "   -3.000              -3.000 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421712705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524421712846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421712861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524421713361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.195 " "Worst-case setup slack is -4.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.195            -261.938 CLK  " "   -4.195            -261.938 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.906            -111.574 ALUop\[0\]  " "   -3.906            -111.574 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889             -34.304 pushButton1  " "   -1.889             -34.304 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807             -34.793 pushButton2  " "   -1.807             -34.793 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK  " "    0.299               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 pushButton2  " "    0.510               0.000 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 pushButton1  " "    0.531               0.000 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 ALUop\[0\]  " "    0.573               0.000 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -103.000 CLK  " "   -3.000            -103.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 pushButton1  " "   -3.000             -35.000 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 pushButton2  " "   -3.000             -35.000 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALUop\[0\]  " "   -3.000              -3.000 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713424 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524421713613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524421713722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.947 " "Worst-case setup slack is -2.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947            -150.546 CLK  " "   -2.947            -150.546 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189             -60.542 ALUop\[0\]  " "   -2.189             -60.542 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862             -11.264 pushButton1  " "   -0.862             -11.264 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -11.964 pushButton2  " "   -0.841             -11.964 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 ALUop\[0\]  " "    0.077               0.000 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK  " "    0.179               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 pushButton2  " "    0.302               0.000 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 pushButton1  " "    0.315               0.000 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.383 CLK  " "   -3.000            -131.383 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.484 pushButton1  " "   -3.000             -53.484 pushButton1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.404 pushButton2  " "   -3.000             -45.404 pushButton2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.030 ALUop\[0\]  " "   -3.000              -9.030 ALUop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524421713800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421713800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421714457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421714457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524421714611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 22 21:28:34 2018 " "Processing ended: Sun Apr 22 21:28:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524421714611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524421714611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524421714611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421714611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524421715654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524421715654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:28:35 2018 " "Processing started: Sun Apr 22 21:28:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524421715654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524421715654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524421715654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524421716263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_6_1200mv_85c_slow.vo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_6_1200mv_85c_slow.vo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_6_1200mv_0c_slow.vo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_6_1200mv_0c_slow.vo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_min_1200mv_0c_fast.vo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_min_1200mv_0c_fast.vo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716716 ""}
{ "Error" "EWSC_CANNOT_OPEN_FILE_FOR_WRITING" "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/alu32_modelsim.xrf " "Can't generate output netlist file C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/alu32_modelsim.xrf -- output netlist files are read-only" {  } {  } 0 204005 "Can't generate output netlist file %1!s! -- output netlist files are read-only" 0 0 "EDA Netlist Writer" 0 -1 1524421716731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32.vo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32.vo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_6_1200mv_85c_v_slow.sdo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_6_1200mv_0c_v_slow.sdo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421716944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_min_1200mv_0c_v_fast.sdo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421717022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32_v.sdo C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/ simulation " "Generated file alu32_v.sdo in folder \"C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524421717100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524421717163 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 22 21:28:37 2018 " "Processing ended: Sun Apr 22 21:28:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524421717163 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524421717163 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524421717163 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524421717163 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524421717768 ""}
