// Seed: 3281171214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  specify
    specparam id_10 = 1;
    (id_11 => id_12) = 1;
    specparam id_13 = id_7;
  endspecify
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6
    , id_9,
    output tri0  id_7
);
  wire id_10;
  wire id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_9, id_10
  );
endmodule
