===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.9251 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5650 ( 10.8%)    3.5650 ( 12.3%)  FIR Parser
    8.2707 ( 25.1%)    5.9840 ( 20.7%)  'firrtl.circuit' Pipeline
    1.3661 (  4.1%)    0.6833 (  2.4%)    'firrtl.module' Pipeline
    1.1846 (  3.6%)    0.5941 (  2.1%)      CSE
    0.0020 (  0.0%)    0.0016 (  0.0%)        (A) DominanceInfo
    0.1776 (  0.5%)    0.0900 (  0.3%)      LowerCHIRRTLPass
    0.1456 (  0.4%)    0.1456 (  0.5%)    InferWidths
    0.4942 (  1.5%)    0.4942 (  1.7%)    InferResets
    0.0491 (  0.1%)    0.0491 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1192 (  0.4%)    0.1192 (  0.4%)    WireDFT
    0.0507 (  0.2%)    0.0507 (  0.2%)    PrefixModules
    0.3870 (  1.2%)    0.3870 (  1.3%)    LowerFIRRTLTypes
    2.4225 (  7.3%)    1.2113 (  4.2%)    'firrtl.module' Pipeline
    0.5845 (  1.8%)    0.3081 (  1.1%)      ExpandWhens
    0.0209 (  0.1%)    0.0119 (  0.0%)      RemoveResets
    1.5967 (  4.8%)    0.8172 (  2.8%)      Canonicalizer
    0.2135 (  0.6%)    0.1104 (  0.4%)      InferReadWrite
    0.3165 (  1.0%)    0.3165 (  1.1%)    Inliner
    1.6769 (  5.1%)    1.6769 (  5.8%)    IMConstProp
    0.0459 (  0.1%)    0.0459 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7846 (  2.4%)    0.3925 (  1.4%)    'firrtl.module' Pipeline
    0.7823 (  2.4%)    0.3915 (  1.4%)      Canonicalizer
    0.2737 (  0.8%)    0.2737 (  0.9%)    RemoveUnusedPorts
    0.0470 (  0.1%)    0.0470 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2273 (  0.7%)    0.2273 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.6883 (  5.1%)    1.6883 (  5.8%)  LowerFIRRTLToHW
    0.0458 (  0.1%)    0.0458 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.2713 (  0.8%)    0.2713 (  0.9%)  HWMemSimImpl
    3.5905 ( 10.9%)    1.7954 (  6.2%)  'hw.module' Pipeline
    0.8041 (  2.4%)    0.4040 (  1.4%)    CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    2.1313 (  6.5%)    1.0740 (  3.7%)    Canonicalizer
    0.2337 (  0.7%)    0.1232 (  0.4%)    HWCleanup
    0.0131 (  0.0%)    0.0072 (  0.0%)    HWLegalizeModules
    0.3982 (  1.2%)    0.2035 (  0.7%)    PrettifyVerilog
   15.6159 ( 47.3%)   15.6159 ( 54.0%)  ExportVerilog
    0.0030 (  0.0%)    0.0030 (  0.0%)  Rest
   33.0071 (100.0%)   28.9251 (100.0%)  Total

{
  totalTime: 28.96,
  maxMemory: 792317952
}
