Fitter report for MC68008
Mon Mar 18 22:27:38 2019
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB Macrocells
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+-----------------------+-----------------------------------------------+
; Fitter Status         ; Successful - Mon Mar 18 22:27:38 2019         ;
; Quartus II Version    ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name         ; MC68008                                       ;
; Top-level Entity Name ; MC68008                                       ;
; Family                ; MAX7000S                                      ;
; Device                ; EPM7064SLC84-10                               ;
; Timing Models         ; Final                                         ;
; Total macrocells      ; 29 / 64 ( 45 % )                              ;
; Total pins            ; 34 / 68 ( 50 % )                              ;
+-----------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7064SLC84-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/GHGV/Proyectos/68008 24ABR18/CPLD/MC68008/MC68008.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+-----------------------------------+-----------------------------------+
; Resource                          ; Usage                             ;
+-----------------------------------+-----------------------------------+
; Logic cells                       ; 29 / 64 ( 45 % )                  ;
; Registers                         ; 18 / 64 ( 28 % )                  ;
; Number of pterms used             ; 42                                ;
; User inserted logic elements      ; 0                                 ;
; I/O pins                          ; 34 / 68 ( 50 % )                  ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                    ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                     ;
; Global signals                    ; 1                                 ;
; Shareable expanders               ; 0 / 64 ( 0 % )                    ;
; Parallel expanders                ; 0 / 60 ( 0 % )                    ;
; Cells using turbo bit             ; 29 / 64 ( 45 % )                  ;
; Maximum fan-out node              ; clk                               ;
; Maximum fan-out                   ; 18                                ;
; Highest non-global fan-out signal ; lpm_counter:counter_rtl_0|dffs[0] ;
; Highest non-global fan-out        ; 16                                ;
; Total fan-out                     ; 242                               ;
; Average fan-out                   ; 3.84                              ;
+-----------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                     ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; _as      ; 51    ; --       ; 3   ; 6                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; _ds      ; 16    ; --       ; 1   ; 2                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; _rdf     ; 49    ; --       ; 3   ; 2                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; _txe     ; 68    ; --       ; 4   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[12] ; 81    ; --       ; 4   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[13] ; 70    ; --       ; 4   ; 4                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[14] ; 24    ; --       ; 2   ; 4                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[15] ; 60    ; --       ; 3   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[16] ; 8     ; --       ; 1   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[17] ; 27    ; --       ; 2   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[18] ; 58    ; --       ; 3   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; addr[19] ; 15    ; --       ; 1   ; 6                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; button   ; 61    ; --       ; 3   ; 1                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; clk      ; 83    ; --       ; --  ; 18                    ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
; fc0      ; 6     ; --       ; 1   ; 9                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; fc1      ; 4     ; --       ; 1   ; 9                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; rw       ; 50    ; --       ; 3   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                    ;
+------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; _ceram     ; 36    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _cerom     ; 35    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _dtack     ; 40    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _ipl1      ; 29    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _ipl2      ; 22    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _oe        ; 39    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _rd        ; 33    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; _vpa       ; 37    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; status_led ; 31    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; wr         ; 34    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
+------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                          ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source   ; Output Enable Group ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+
; _halt  ; 30    ; --       ; 2   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; Fitter               ; 10 pF ; buttonReg~1 (inverted) ; -                   ;
; _reset ; 18    ; --       ; 1   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; Fitter               ; 10 pF ; buttonReg (inverted)   ; -                   ;
; d0     ; 41    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; Fitter               ; 10 pF ; is_serial_status~7     ; -                   ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; fc1            ; input  ; TTL          ;         ; N               ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; fc0            ; input  ; TTL          ;         ; N               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; addr[16]       ; input  ; TTL          ;         ; N               ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; addr[19]       ; input  ; TTL          ;         ; N               ;
; 16       ; 15         ; --       ; _ds            ; input  ; TTL          ;         ; N               ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; _reset         ; bidir  ; TTL          ;         ; N               ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; _ipl2          ; output ; TTL          ;         ; N               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; addr[14]       ; input  ; TTL          ;         ; N               ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; addr[17]       ; input  ; TTL          ;         ; N               ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; _ipl1          ; output ; TTL          ;         ; N               ;
; 30       ; 29         ; --       ; _halt          ; bidir  ; TTL          ;         ; N               ;
; 31       ; 30         ; --       ; status_led     ; output ; TTL          ;         ; N               ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; _rd            ; output ; TTL          ;         ; N               ;
; 34       ; 33         ; --       ; wr             ; output ; TTL          ;         ; N               ;
; 35       ; 34         ; --       ; _cerom         ; output ; TTL          ;         ; N               ;
; 36       ; 35         ; --       ; _ceram         ; output ; TTL          ;         ; N               ;
; 37       ; 36         ; --       ; _vpa           ; output ; TTL          ;         ; N               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; _oe            ; output ; TTL          ;         ; N               ;
; 40       ; 39         ; --       ; _dtack         ; output ; TTL          ;         ; N               ;
; 41       ; 40         ; --       ; d0             ; bidir  ; TTL          ;         ; N               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; _rdf           ; input  ; TTL          ;         ; N               ;
; 50       ; 49         ; --       ; rw             ; input  ; TTL          ;         ; N               ;
; 51       ; 50         ; --       ; _as            ; input  ; TTL          ;         ; N               ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; addr[18]       ; input  ; TTL          ;         ; N               ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; addr[15]       ; input  ; TTL          ;         ; N               ;
; 61       ; 60         ; --       ; button         ; input  ; TTL          ;         ; N               ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; _txe           ; input  ; TTL          ;         ; N               ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; addr[13]       ; input  ; TTL          ;         ; N               ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; addr[12]       ; input  ; TTL          ;         ; N               ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; clk            ; input  ; TTL          ;         ; N               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clk  ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                  ;
+--------------------------------+------------+------+------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                ; Library Name ;
+--------------------------------+------------+------+------------------------------------+--------------+
; |MC68008                       ; 29         ; 34   ; |MC68008                           ; work         ;
;    |lpm_counter:counter_rtl_0| ; 15         ; 0    ; |MC68008|lpm_counter:counter_rtl_0 ; work         ;
+--------------------------------+------------+------+------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                           ;
+------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                               ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; clk                                ; PIN_83   ; 18      ; Clock        ; yes    ; On                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[0]  ; LC28     ; 16      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[10] ; LC7      ; 6       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[11] ; LC15     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[12] ; LC16     ; 4       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[13] ; LC14     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[14] ; LC13     ; 2       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[1]  ; LC2      ; 15      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[2]  ; LC3      ; 14      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[3]  ; LC8      ; 13      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[4]  ; LC9      ; 12      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[5]  ; LC10     ; 11      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[6]  ; LC11     ; 10      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[7]  ; LC12     ; 9       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[8]  ; LC5      ; 8       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:counter_rtl_0|dffs[9]  ; LC6      ; 7       ; Clock enable ; no     ; --                   ; --               ;
+------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_83   ; 18      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+----------------------------------------------+
; Non-Global High Fan-Out Signals              ;
+------------------------------------+---------+
; Name                               ; Fan-Out ;
+------------------------------------+---------+
; lpm_counter:counter_rtl_0|dffs[0]  ; 16      ;
; lpm_counter:counter_rtl_0|dffs[1]  ; 15      ;
; lpm_counter:counter_rtl_0|dffs[2]  ; 14      ;
; lpm_counter:counter_rtl_0|dffs[3]  ; 13      ;
; lpm_counter:counter_rtl_0|dffs[4]  ; 12      ;
; lpm_counter:counter_rtl_0|dffs[5]  ; 11      ;
; lpm_counter:counter_rtl_0|dffs[6]  ; 10      ;
; fc1                                ; 9       ;
; fc0                                ; 9       ;
; lpm_counter:counter_rtl_0|dffs[7]  ; 9       ;
; lpm_counter:counter_rtl_0|dffs[8]  ; 8       ;
; lpm_counter:counter_rtl_0|dffs[9]  ; 7       ;
; _as                                ; 6       ;
; addr[19]                           ; 6       ;
; lpm_counter:counter_rtl_0|dffs[10] ; 6       ;
; rw                                 ; 5       ;
; addr[18]                           ; 5       ;
; addr[17]                           ; 5       ;
; addr[16]                           ; 5       ;
; addr[15]                           ; 5       ;
; lpm_counter:counter_rtl_0|dffs[11] ; 5       ;
; addr[14]                           ; 4       ;
; addr[13]                           ; 4       ;
; lpm_counter:counter_rtl_0|dffs[12] ; 4       ;
; _ipl2~reg0                         ; 3       ;
; lpm_counter:counter_rtl_0|dffs[13] ; 3       ;
; _rdf                               ; 2       ;
; _ds                                ; 2       ;
; buttonReg                          ; 2       ;
; lpm_counter:counter_rtl_0|dffs[14] ; 2       ;
; status_led~reg0                    ; 2       ;
; d0~0                               ; 1       ;
; button                             ; 1       ;
; _txe                               ; 1       ;
; addr[12]                           ; 1       ;
; _ipl1~2                            ; 1       ;
; buttonReg~1                        ; 1       ;
; _rd~3                              ; 1       ;
; wr~3                               ; 1       ;
; _cerom~3                           ; 1       ;
; _ceram~4                           ; 1       ;
; comb~6                             ; 1       ;
; rw~1                               ; 1       ;
; comb~4                             ; 1       ;
; is_serial_status~7                 ; 1       ;
; d0~10                              ; 1       ;
+------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 1 / 6 ( 17 % )    ;
; PIA buffers                ; 38 / 144 ( 26 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 7.25) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 1                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; clk, lpm_counter:counter_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                    ;
;  A  ; LC3        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                       ;
;  A  ; LC8        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                          ;
;  A  ; LC9        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                             ;
;  A  ; LC10       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                ;
;  A  ; LC11       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                                       ; lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                   ;
;  A  ; LC12       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                                                    ; lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                      ;
;  A  ; LC5        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                 ; lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                         ;
;  A  ; LC6        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8]                                                                                                                                                                                                                                              ; lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC7        ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9]                                                                                                                                                                                                           ; lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC15       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10]                                                                                                                                                                       ; lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC16       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11]                                                                                                                                   ; lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC14       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12]                                                                                               ; lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC13       ; clk, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13]                                                           ; buttonReg, _ipl2~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC4        ; clk, button, lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0]               ; buttonReg~1, _reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC1        ; clk, lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], fc0, _ipl2~reg0, fc1 ; _ipl2~reg0, _ipl1~2, _ipl2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC17       ; addr[12], _txe, _rdf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC30       ; addr[14], addr[13], rw, addr[15], addr[16], addr[17], addr[18], addr[19], fc0, _as, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC18       ; fc0, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; _dtack                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC19       ; rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; _oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC28       ; clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], buttonReg, _ipl2~reg0 ;
;  B  ; LC20       ; fc0, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; _vpa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC21       ; addr[19], fc0, _as, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; _ceram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC22       ; addr[15], addr[16], addr[17], addr[18], fc0, fc1, addr[19], _as                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; _cerom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC23       ; addr[14], addr[13], _ds, rw, addr[15], addr[16], addr[17], addr[18], addr[19], fc0, _as, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC24       ; addr[14], addr[13], rw, addr[15], addr[16], addr[17], addr[18], addr[19], fc0, _as, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; _rd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC25       ; clk, fc0, d0, addr[14], addr[13], _ds, rw, addr[15], addr[16], addr[17], addr[18], addr[19], _as, status_led~reg0, fc1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; status_led~reg0, status_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC26       ; buttonReg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; _halt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC27       ; _ipl2~reg0, _rdf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; _ipl1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 18 22:27:37 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MC68008 -c MC68008
Warning: Parallel compilation is not licensed and has been disabled
Info: Selected device EPM7064SLC84-10 for design "MC68008"
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 308 megabytes
    Info: Processing ended: Mon Mar 18 22:27:38 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


