#!/usr/bin/env python3
"""
é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“

Enhanced Verilog Design Agent with Schema Integration  
"""

import os 
import json
import asyncio
import subprocess
import tempfile
from typing import Dict, Any, Set, List
from pathlib import Path

from core.schema_system.enhanced_base_agent import EnhancedBaseAgent
from core.enums import AgentCapability
from core.base_agent import TaskMessage
from core.response_format import ResponseFormat, TaskStatus, ResponseType, QualityMetrics
from llm_integration.enhanced_llm_client import EnhancedLLMClient
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir


class EnhancedRealVerilogAgent(EnhancedBaseAgent):
    """é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="enhanced_real_verilog_agent",
            role="verilog_designer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.MODULE_DESIGN,
                AgentCapability.SPECIFICATION_ANALYSIS
            },
            config=config
        )
        
        # åˆå§‹åŒ–LLMå®¢æˆ·ç«¯
        self.config = config or FrameworkConfig.from_env()
        self.llm_client = EnhancedLLMClient(self.config.llm)
        
        # è®¾ç½®ä¸“ç”¨æ—¥å¿—å™¨
        self.agent_logger = get_agent_logger('EnhancedRealVerilogAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        # æ³¨å†Œå¢å¼ºå·¥å…·
        self._register_enhanced_verilog_tools()
        
        self.logger.info(f"ğŸ”§ å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“(Schemaæ”¯æŒ)åˆå§‹åŒ–å®Œæˆ")
        self.agent_logger.info("EnhancedRealVerilogAgentåˆå§‹åŒ–å®Œæˆ")
    
    def _register_enhanced_verilog_tools(self):
        """æ³¨å†Œå¸¦SchemaéªŒè¯çš„Verilogè®¾è®¡å·¥å…·"""
        
        # 1. è®¾è®¡éœ€æ±‚åˆ†æå·¥å…·
        self.register_enhanced_tool(
            name="analyze_design_requirements",
            func=self._tool_analyze_design_requirements,
            description="åˆ†æå’Œè§£æVerilogè®¾è®¡éœ€æ±‚ï¼Œæå–å…³é”®è®¾è®¡å‚æ•°",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "è®¾è®¡éœ€æ±‚æè¿°ï¼ŒåŒ…å«åŠŸèƒ½è§„æ ¼å’Œçº¦æŸæ¡ä»¶"
                    },
                    "design_type": {
                        "type": "string",
                        "enum": ["combinational", "sequential", "mixed", "custom"],
                        "default": "mixed",
                        "description": "è®¾è®¡ç±»å‹åˆ†ç±»"
                    },
                    "complexity_level": {
                        "type": "string", 
                        "enum": ["simple", "medium", "complex", "advanced"],
                        "default": "medium",
                        "description": "è®¾è®¡å¤æ‚åº¦çº§åˆ«"
                    }
                },
                "required": ["requirements"],
                "additionalProperties": False
            }
        )
        
        # 2. Verilogä»£ç ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_verilog_code",
            func=self._tool_generate_verilog_code,
            description="ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç ",
            security_level="high",
            category="code_generation",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "Verilogæ¨¡å—åç§°ï¼Œå¿…é¡»ä»¥å­—æ¯å¼€å¤´ï¼Œåªèƒ½åŒ…å«å­—æ¯ã€æ•°å­—å’Œä¸‹åˆ’çº¿"
                    },
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 10000,
                        "description": "è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°"
                    },
                    "input_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string",
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "type": "integer",
                                    "minimum": 1,
                                    "maximum": 1024,
                                    "default": 1
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å…¥ç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "output_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string", 
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "type": "integer",
                                    "minimum": 1,
                                    "maximum": 1024,
                                    "default": 1
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å‡ºç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "clock_domain": {
                        "type": "object",
                        "properties": {
                            "clock_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "clk"
                            },
                            "reset_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "rst"
                            },
                            "reset_active": {
                                "type": "string",
                                "enum": ["high", "low"],
                                "default": "high"
                            }
                        },
                        "additionalProperties": False,
                        "description": "æ—¶é’ŸåŸŸé…ç½®ï¼ˆå¯é€‰ï¼Œçº¯ç»„åˆé€»è¾‘è®¾è®¡å¯çœç•¥ï¼‰"
                    },
                    "coding_style": {
                        "type": "string",
                        "enum": ["behavioral", "structural", "rtl", "mixed"],
                        "default": "rtl",
                        "description": "Verilogç¼–ç é£æ ¼"
                    }
                },
                "required": ["module_name", "requirements"],
                "additionalProperties": False
            }
        )
        
        # 3. æ¨¡å—æœç´¢å·¥å…·
        self.register_enhanced_tool(
            name="search_existing_modules",
            func=self._tool_search_existing_modules,
            description="æœç´¢ç°æœ‰çš„Verilogæ¨¡å—å’ŒIPæ ¸",
            security_level="normal",
            category="database",
            schema={
                "type": "object",
                "properties": {
                    "module_type": {
                        "type": "string",
                        "enum": ["arithmetic", "memory", "interface", "controller", "dsp", "custom"],
                        "description": "æ¨¡å—ç±»å‹åˆ†ç±»"
                    },
                    "functionality": {
                        "type": "string",
                        "minLength": 3,
                        "maxLength": 500,
                        "description": "åŠŸèƒ½å…³é”®è¯æè¿°"
                    },
                    "complexity_filter": {
                        "type": "string",
                        "enum": ["simple", "medium", "complex", "any"],
                        "default": "any",
                        "description": "å¤æ‚åº¦è¿‡æ»¤æ¡ä»¶"
                    },
                    "max_results": {
                        "type": "integer",
                        "minimum": 1,
                        "maximum": 50,
                        "default": 10,
                        "description": "æœ€å¤§è¿”å›ç»“æœæ•°"
                    }
                },
                "additionalProperties": False
            }
        )
        

        
        # æ³¨æ„ï¼šæµ‹è¯•å°ç”ŸæˆåŠŸèƒ½å·²ç§»é™¤ï¼Œç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """å®ç°LLMè°ƒç”¨ - æ™ºèƒ½å¤„ç†SchemaéªŒè¯é”™è¯¯"""
        # æ„å»ºå®Œæ•´çš„prompt
        full_prompt = ""
        system_prompt = self._build_enhanced_system_prompt()
        
        for msg in conversation:
            if msg["role"] == "system":
                system_prompt = msg["content"]  # è¦†ç›–é»˜è®¤system prompt
            elif msg["role"] == "user":
                full_prompt += f"User: {msg['content']}\n\n"
            elif msg["role"] == "assistant":
                full_prompt += f"Assistant: {msg['content']}\n\n"
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=full_prompt.strip(),
                system_prompt=system_prompt,
                temperature=0.3,  # é™ä½æ¸©åº¦ä»¥æé«˜ä¸€è‡´æ€§
                max_tokens=4000
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ LLMè°ƒç”¨å¤±è´¥: {str(e)}")
            raise
    
    def _build_enhanced_system_prompt(self) -> str:
        """æ„å»ºå¢å¼ºçš„System Promptï¼ˆæ”¯æŒæ™ºèƒ½Schemaé€‚é…ï¼‰"""
        base_prompt = """ä½ æ˜¯ä¸€ä½ä¸“ä¸šçš„Verilog HDLè®¾è®¡ä¸“å®¶ï¼Œå…·å¤‡ä»¥ä¸‹èƒ½åŠ›ï¼š

ğŸ”§ **æ ¸å¿ƒèƒ½åŠ›**:
- Verilog/SystemVerilogä»£ç è®¾è®¡å’Œç”Ÿæˆ
- æ•°å­—ç”µè·¯æ¶æ„è®¾è®¡
- æ—¶åºåˆ†æå’Œä¼˜åŒ–
- å¯ç»¼åˆä»£ç ç¼–å†™
- æµ‹è¯•å°(Testbench)å¼€å‘

ğŸ“‹ **å·¥ä½œåŸåˆ™**:
1. ä¸¥æ ¼éµå¾ªIEEE 1800æ ‡å‡†
2. ç¼–å†™å¯ç»¼åˆã€å¯ä»¿çœŸçš„ä»£ç 
3. æ³¨é‡ä»£ç å¯è¯»æ€§å’Œç»´æŠ¤æ€§
4. ç¡®ä¿æ—¶åºæ”¶æ•›å’ŒåŠŸèƒ½æ­£ç¡®æ€§
5. ä½¿ç”¨æ ‡å‡†åŒ–çš„å‘½åè§„èŒƒ

ğŸ› ï¸ **å·¥å…·è°ƒç”¨è§„åˆ™**:
ä½ å¿…é¡»ä½¿ç”¨JSONæ ¼å¼è°ƒç”¨å·¥å…·ï¼Œæ ¼å¼å¦‚ä¸‹ï¼š
```json
{
    "tool_calls": [
        {
            "tool_name": "å·¥å…·åç§°",  
            "parameters": {
                "å‚æ•°å": "å‚æ•°å€¼"
            }
        }
    ]
}
```

âœ¨ **æ™ºèƒ½Schemaé€‚é…ç³»ç»Ÿ**:
ç³»ç»Ÿç°åœ¨å…·å¤‡æ™ºèƒ½å‚æ•°é€‚é…èƒ½åŠ›ï¼Œæ”¯æŒä»¥ä¸‹çµæ´»æ ¼å¼ï¼š

ğŸ“Œ **ç«¯å£å®šä¹‰çµæ´»æ ¼å¼**:
- âœ… å­—ç¬¦ä¸²æ ¼å¼: `["a [7:0]", "b [7:0]", "cin"]`
- âœ… å¯¹è±¡æ ¼å¼: `[{"name": "a", "width": 8}, {"name": "b", "width": 8}, {"name": "cin", "width": 1}]`
- ğŸ’¡ ç³»ç»Ÿä¼šè‡ªåŠ¨è½¬æ¢å­—ç¬¦ä¸²æ ¼å¼ä¸ºå¯¹è±¡æ ¼å¼

ğŸ“Œ **å­—æ®µåæ™ºèƒ½æ˜ å°„**:
- `code` â†” `verilog_code` (è‡ªåŠ¨åŒå‘æ˜ å°„)
- `design_files` â†’ `verilog_files`
- `test_cases` â†’ `test_scenarios`
- ğŸ’¡ ä½¿ç”¨ä»»ä¸€æ ¼å¼éƒ½ä¼šè¢«æ™ºèƒ½è¯†åˆ«

ğŸ“Œ **ç¼ºå¤±å­—æ®µæ™ºèƒ½æ¨æ–­**:
- ç¼ºå°‘ `module_name` æ—¶ä¼šä»éœ€æ±‚æè¿°ä¸­è‡ªåŠ¨æå–
- ç¼ºå°‘å¿…éœ€å­—æ®µæ—¶ä¼šæä¾›åˆç†é»˜è®¤å€¼
- ğŸ’¡ æ— éœ€æ‹…å¿ƒé—æ¼å‚æ•°

ğŸ¯ **è®¾è®¡ç±»å‹è¯†åˆ«æŒ‡å¯¼**:
- å¦‚æœéœ€æ±‚æ˜ç¡®æåˆ°"çº¯ç»„åˆé€»è¾‘"ã€"combinational"ã€"æ— æ—¶é’Ÿ"ç­‰å…³é”®è¯ï¼Œä½¿ç”¨ç»„åˆé€»è¾‘è®¾è®¡
- ç»„åˆé€»è¾‘è®¾è®¡ï¼šä½¿ç”¨ always @(*) æˆ– assignï¼Œè¾“å‡ºä½¿ç”¨ wire ç±»å‹
- æ—¶åºé€»è¾‘è®¾è®¡ï¼šä½¿ç”¨ always @(posedge clk)ï¼Œè¾“å‡ºä½¿ç”¨ reg ç±»å‹

âš ï¸ **ç»„åˆé€»è¾‘è®¾è®¡è§„åˆ™**:
1. ä¸èƒ½åŒ…å«æ—¶é’Ÿä¿¡å· (clk)
2. ä¸èƒ½åŒ…å«å¤ä½ä¿¡å· (rst)  
3. ä¸èƒ½ä½¿ç”¨ always @(posedge clk) è¯­å¥
4. è¾“å‡ºç«¯å£ä½¿ç”¨ wire ç±»å‹ï¼Œä¸èƒ½ä½¿ç”¨ reg ç±»å‹
5. åªèƒ½ä½¿ç”¨ always @(*) æˆ– assign è¯­å¥

ğŸ¯ **æ¨èçš„å·¥å…·è°ƒç”¨æ–¹å¼**:

### æ–¹å¼1: ä½¿ç”¨è‡ªç„¶å­—ç¬¦ä¸²æ ¼å¼ï¼ˆæ¨èï¼‰
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code",
            "parameters": {
                "module_name": "target_module",
                "requirements": "è®¾è®¡ç›®æ ‡æ¨¡å—",
                "input_ports": ["input1 [7:0]", "input2 [7:0]", "ctrl"],
                "output_ports": ["output1 [7:0]", "status"],
                "coding_style": "rtl"
            }
        }
    ]
}
```

### æ–¹å¼2: ä½¿ç”¨æ ‡å‡†å¯¹è±¡æ ¼å¼
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code", 
            "parameters": {
                "module_name": "target_module",
                "requirements": "è®¾è®¡ç›®æ ‡æ¨¡å—",
                "input_ports": [
                    {"name": "a", "width": 8, "description": "ç¬¬ä¸€ä¸ªæ“ä½œæ•°"},
                    {"name": "b", "width": 8, "description": "ç¬¬äºŒä¸ªæ“ä½œæ•°"},
                    {"name": "cin", "width": 1, "description": "è¾“å…¥è¿›ä½"}
                ],
                "output_ports": [
                    {"name": "sum", "width": 8, "description": "åŠ æ³•ç»“æœ"},
                    {"name": "cout", "width": 1, "description": "è¾“å‡ºè¿›ä½"}
                ],
                "coding_style": "rtl"
            }
        }
    ]
}
```

ğŸ¯ **å¯ç”¨å·¥å…·åˆ—è¡¨**:

### 1. analyze_design_requirements
- `requirements` (å¿…éœ€): è®¾è®¡éœ€æ±‚æè¿°
- `design_type` (å¯é€‰): "combinational", "sequential", "mixed", "custom"
- `complexity_level` (å¯é€‰): "simple", "medium", "complex", "advanced"

### 2. generate_verilog_code  
- `module_name` (å¿…éœ€): æ¨¡å—åç§°
- `requirements` (å¿…éœ€): è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°
- `input_ports` (å¯é€‰): è¾“å…¥ç«¯å£å®šä¹‰ï¼ˆæ”¯æŒå­—ç¬¦ä¸²æˆ–å¯¹è±¡æ•°ç»„ï¼‰
- `output_ports` (å¯é€‰): è¾“å‡ºç«¯å£å®šä¹‰ï¼ˆæ”¯æŒå­—ç¬¦ä¸²æˆ–å¯¹è±¡æ•°ç»„ï¼‰
- `coding_style` (å¯é€‰): "behavioral", "structural", "rtl", "mixed"

### 3. search_existing_modules
- `module_type` (å¯é€‰): "arithmetic", "memory", "interface", "controller", "dsp", "custom"
- `functionality` (å¯é€‰): åŠŸèƒ½å…³é”®è¯æè¿°
- `complexity_filter` (å¯é€‰): "simple", "medium", "complex", "any"
- `max_results` (å¯é€‰): æœ€å¤§è¿”å›ç»“æœæ•°ï¼Œ1-50

### 4. write_file
- `filename` (å¿…éœ€): æ–‡ä»¶å
- `content` (å¿…éœ€): æ–‡ä»¶å†…å®¹
- `description` (å¯é€‰): æ–‡ä»¶æè¿°

### 5. read_file
- `filepath` (å¿…éœ€): æ–‡ä»¶è·¯å¾„
- `encoding` (å¯é€‰): æ–‡ä»¶ç¼–ç ï¼Œé»˜è®¤"utf-8"

ğŸ¯ **ä½¿ç”¨å»ºè®®**:
1. ä¼˜å…ˆä½¿ç”¨ç®€æ´ç›´è§‚çš„å­—ç¬¦ä¸²æ ¼å¼å®šä¹‰ç«¯å£ï¼Œå¦‚ `"a [7:0]"`
2. å­—æ®µåç§°å¯ä»¥ä½¿ç”¨ä½ ä¹ æƒ¯çš„æ–¹å¼ï¼Œç³»ç»Ÿä¼šæ™ºèƒ½é€‚é…
3. ä¸å¿…æ‹…å¿ƒå‚æ•°æ ¼å¼é”™è¯¯ï¼Œç³»ç»Ÿä¼šè‡ªåŠ¨ä¿®æ­£
4. ä¸“æ³¨äºè®¾è®¡é€»è¾‘ï¼Œè®©ç³»ç»Ÿå¤„ç†æ ¼å¼ç»†èŠ‚

âš ï¸ **é‡è¦æé†’**:
- åªèƒ½è°ƒç”¨ä¸Šè¿°åˆ—å‡ºçš„å·¥å…·ï¼Œä¸è¦å°è¯•è°ƒç”¨å…¶ä»–å·¥å…·
- å¦‚æœä»»åŠ¡éœ€è¦æ¥å£éªŒè¯æˆ–è®¾è®¡åˆè§„æ€§æ£€æŸ¥ï¼Œè¯·ä½¿ç”¨ç°æœ‰çš„å·¥å…·ç»„åˆå®Œæˆ
- ä¸è¦è°ƒç”¨ `verify_interface_compliance`ã€`validate_design_compliance` ç­‰ä¸å­˜åœ¨çš„å·¥å…·

**å½“æ”¶åˆ°è®¾è®¡ä»»åŠ¡æ—¶ï¼Œå»ºè®®æµç¨‹**:
1. åˆ†æè®¾è®¡éœ€æ±‚ (analyze_design_requirements)
2. æœç´¢ç°æœ‰æ¨¡å— (å¯é€‰ï¼Œsearch_existing_modules)  
3. ç”ŸæˆVerilogä»£ç  (generate_verilog_code)

âš ï¸ **èŒè´£è¾¹ç•Œ**: æœ¬æ™ºèƒ½ä½“ä¸“æ³¨äºVerilogä»£ç è®¾è®¡å’Œç”Ÿæˆï¼Œæµ‹è¯•å°ç”Ÿæˆã€ä»¿çœŸéªŒè¯ç­‰åŠŸèƒ½ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£ã€‚

ğŸ’¡ **å…³é”®ä¼˜åŠ¿**: ç°åœ¨ä½ å¯ä»¥ä½¿ç”¨è‡ªç„¶ç›´è§‚çš„å‚æ•°æ ¼å¼ï¼Œç³»ç»Ÿçš„æ™ºèƒ½é€‚é…å±‚ä¼šç¡®ä¿ä¸åº•å±‚å·¥å…·çš„å®Œç¾å…¼å®¹ï¼

ğŸ¯ **è®¾è®¡ç±»å‹è¯†åˆ«æŒ‡å¯¼**:
- å¦‚æœéœ€æ±‚æ˜ç¡®æåˆ°"çº¯ç»„åˆé€»è¾‘"ã€"combinational"ã€"æ— æ—¶é’Ÿ"ç­‰å…³é”®è¯ï¼Œä½¿ç”¨ç»„åˆé€»è¾‘è®¾è®¡
- ç»„åˆé€»è¾‘è®¾è®¡ï¼šä½¿ç”¨ always @(*) æˆ– assignï¼Œè¾“å‡ºä½¿ç”¨ wire ç±»å‹
- æ—¶åºé€»è¾‘è®¾è®¡ï¼šä½¿ç”¨ always @(posedge clk)ï¼Œè¾“å‡ºä½¿ç”¨ reg ç±»å‹

âš ï¸ **ç»„åˆé€»è¾‘è®¾è®¡è§„åˆ™**:
1. ä¸èƒ½åŒ…å«æ—¶é’Ÿä¿¡å· (clk)
2. ä¸èƒ½åŒ…å«å¤ä½ä¿¡å· (rst)  
3. ä¸èƒ½ä½¿ç”¨ always @(posedge clk) è¯­å¥
4. è¾“å‡ºç«¯å£ä½¿ç”¨ wire ç±»å‹ï¼Œä¸èƒ½ä½¿ç”¨ reg ç±»å‹
5. åªèƒ½ä½¿ç”¨ always @(*) æˆ– assign è¯­å¥
6. ä¸èƒ½åŒ…å«ä»»ä½•å¯„å­˜å™¨æˆ–è§¦å‘å™¨

âš ï¸ **æ—¶åºé€»è¾‘è®¾è®¡è§„åˆ™**:
1. å¿…é¡»åŒ…å«æ—¶é’Ÿä¿¡å· (clk)
2. é€šå¸¸åŒ…å«å¤ä½ä¿¡å· (rst)
3. ä½¿ç”¨ always @(posedge clk) è¯­å¥
4. è¾“å‡ºç«¯å£ä½¿ç”¨ reg ç±»å‹
5. å¯ä»¥åŒ…å«å¯„å­˜å™¨å’Œè§¦å‘å™¨

ğŸ” **æ™ºèƒ½æ£€æµ‹**: ç³»ç»Ÿä¼šè‡ªåŠ¨æ£€æµ‹è®¾è®¡ç±»å‹å¹¶ç”Ÿæˆç›¸åº”çš„ä»£ç ç»“æ„ã€‚
"""
        return base_prompt
    
    def get_capabilities(self) -> Set[AgentCapability]:
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.MODULE_DESIGN,
            AgentCapability.SPECIFICATION_ANALYSIS
        }
    
    def get_specialty_description(self) -> str:
        return "é›†æˆSchemaéªŒè¯çš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“ï¼Œæä¾›ä¸¥æ ¼å‚æ•°éªŒè¯å’Œæ™ºèƒ½é”™è¯¯ä¿®å¤çš„ä¸“ä¸šæ•°å­—ç”µè·¯è®¾è®¡æœåŠ¡"
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡Œå¢å¼ºçš„Verilogè®¾è®¡ä»»åŠ¡ - æ”¯æŒå¤šè½®å¯¹è¯"""
        task_id = original_message.task_id
        self.logger.info(f"ğŸ¯ å¼€å§‹æ‰§è¡Œå¢å¼ºVerilogè®¾è®¡ä»»åŠ¡: {task_id}")
        
        # ğŸ¯ æ–°å¢ï¼šä»ä»»åŠ¡æ¶ˆæ¯ä¸­è·å–å¯¹è¯å†å²
        conversation_history = []
        if original_message.metadata:
            # ä»å…ƒæ•°æ®ä¸­è·å–å¯¹è¯å†å²
            conversation_history = original_message.metadata.get("conversation_history", [])
            self.logger.info(f"ğŸ”— ä»ä»»åŠ¡æ¶ˆæ¯è·å–åˆ°{len(conversation_history)}è½®å¯¹è¯å†å²")
            
            # æ£€æŸ¥æ˜¯å¦ä¸ºæŒç»­å¯¹è¯
            if original_message.metadata.get("persistent_conversation", False):
                self.logger.info(f"ğŸ”— æ£€æµ‹åˆ°æŒç»­å¯¹è¯æ¨¡å¼: {original_message.metadata.get('conversation_id', 'unknown')}")
        
        try:
            # ğŸ¯ æ–°å¢ï¼šä½¿ç”¨å¢å¼ºéªŒè¯å¤„ç†æµç¨‹ï¼Œä¼ é€’å¯¹è¯å†å²
            result = await self.process_with_enhanced_validation(
                user_request=enhanced_prompt,
                max_iterations=3,  # å‡å°‘æœ€å¤§è¿­ä»£æ¬¡æ•°ï¼Œé¿å…æ— é™å¾ªç¯
                conversation_history=conversation_history  # ä¼ é€’å¯¹è¯å†å²
            )
            
            if result["success"]:
                self.logger.info(f"âœ… ä»»åŠ¡å®Œæˆ: {task_id}")
                return {
                    "success": True,
                    "task_id": task_id,
                    "response": result.get("response", ""),
                    "content": result.get("content", result.get("response", "")),
                    "tool_results": result.get("tool_results", []),
                    "tool_calls": result.get("tool_calls", []),
                    "iterations": result.get("iterations", 1),
                    "conversation_history": result.get("conversation_history", []),
                    "quality_metrics": {
                        "schema_validation_passed": True,
                        "parameter_errors_fixed": result.get("iterations", 1) > 1,
                        "conversation_rounds": len(result.get("conversation_history", []))
                    }
                }
            else:
                self.logger.error(f"âŒ ä»»åŠ¡å¤±è´¥: {task_id} - {result.get('error')}")
                return {
                    "success": False,
                    "task_id": task_id,
                    "error": result.get("error", "Unknown error"),
                    "iterations": result.get("iterations", 1),
                    "conversation_history": result.get("conversation_history", []),
                    "permanently_failed_tools": result.get("permanently_failed_tools", []),
                    "param_validation_failed_tools": result.get("param_validation_failed_tools", [])
                }
                
        except Exception as e:
            self.logger.error(f"âŒ ä»»åŠ¡æ‰§è¡Œå¼‚å¸¸: {task_id} - {str(e)}")
            return {
                "success": False,
                "task_id": task_id,
                "error": f"æ‰§è¡Œå¼‚å¸¸: {str(e)}",
                "conversation_history": conversation_history
            }
    
    # =============================================================================
    # æ–°å¢ï¼šæ™ºèƒ½è®¾è®¡ç±»å‹æ£€æµ‹å’ŒåŠ¨æ€promptç”Ÿæˆ
    # =============================================================================
    
    def _detect_combinational_requirement(self, requirements: str) -> bool:
        """æ£€æµ‹éœ€æ±‚æ˜¯å¦ä¸ºçº¯ç»„åˆé€»è¾‘"""
        combinational_keywords = [
            "çº¯ç»„åˆé€»è¾‘", "combinational", "ç»„åˆç”µè·¯", "æ— æ—¶é’Ÿ", "æ— æ—¶åº",
            "always @(*)", "assign", "ç»„åˆé€»è¾‘", "æ— å¯„å­˜å™¨", "çº¯ç»„åˆ",
            "ä¸æ¶‰åŠæ—¶é’Ÿ", "ä¸åŒ…å«æ—¶é’Ÿ", "ä¸åŒ…å«å¤ä½", "ä¸åŒ…å«å¯„å­˜å™¨",
            "ä½¿ç”¨ç»„åˆé€»è¾‘å®ç°", "æ— æ—¶é’Ÿå’Œå¤ä½ä¿¡å·", "ç»„åˆé€»è¾‘å®ç°",
            "wireç±»å‹", "assignè¯­å¥", "always @(*)è¯­å¥"
        ]
        
        requirements_lower = requirements.lower()
        for keyword in combinational_keywords:
            if keyword in requirements_lower:
                return True
        
        # æ£€æŸ¥æ˜¯å¦æ˜ç¡®æ’é™¤äº†æ—¶åºå…ƒç´ 
        sequential_exclusions = [
            "ä¸èƒ½åŒ…å«æ—¶é’Ÿ", "ä¸èƒ½åŒ…å«å¤ä½", "ä¸èƒ½åŒ…å«å¯„å­˜å™¨",
            "ä¸åŒ…å«æ—¶é’Ÿ", "ä¸åŒ…å«å¤ä½", "ä¸åŒ…å«å¯„å­˜å™¨",
            "æ— éœ€æ—¶é’Ÿ", "æ— éœ€å¤ä½", "æ— éœ€å¯„å­˜å™¨",
            "æ— æ—¶é’Ÿå’Œå¤ä½ä¿¡å·", "æ— æ—¶é’Ÿéœ€æ±‚", "æ— å¤ä½éœ€æ±‚"
        ]
        for exclusion in sequential_exclusions:
            if exclusion in requirements_lower:
                return True
        
        # æ£€æŸ¥ALUç‰¹å®šéœ€æ±‚
        alu_combinational_indicators = [
            "ç®—æœ¯é€»è¾‘å•å…ƒ", "alu", "è¿ç®—å•å…ƒ", "ç®—æœ¯è¿ç®—", "é€»è¾‘è¿ç®—",
            "åŠ æ³•", "å‡æ³•", "ä¸è¿ç®—", "æˆ–è¿ç®—", "å¼‚æˆ–è¿ç®—", "ç§»ä½è¿ç®—"
        ]
        
        # å¦‚æœåŒ…å«ALUç›¸å…³è¯æ±‡ä¸”æ²¡æœ‰æ—¶åºç›¸å…³è¯æ±‡ï¼Œå€¾å‘äºç»„åˆé€»è¾‘
        has_alu_keywords = any(keyword in requirements_lower for keyword in alu_combinational_indicators)
        has_sequential_keywords = any(keyword in requirements_lower for keyword in [
            "æ—¶é’Ÿ", "clk", "å¤ä½", "rst", "å¯„å­˜å™¨", "reg", "è§¦å‘å™¨", "flip-flop",
            "åŒæ­¥", "synchronous", "æ—¶åº", "sequential", "always @(posedge"
        ])
        
        if has_alu_keywords and not has_sequential_keywords:
            return True
        
        return False
    
    def _build_port_info(self, ports: List[Dict], port_type: str) -> str:
        """æ„å»ºç«¯å£ä¿¡æ¯å­—ç¬¦ä¸²"""
        if not ports:
            return f"// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰{port_type}ç«¯å£"
        
        port_info = ""
        for port in ports:
            width = port.get("width", 1)
            width_str = f"[{width-1}:0] " if width > 1 else ""
            port_info += f"    {port_type} {width_str}{port['name']},  // {port.get('description', '')}\n"
        
        return port_info.rstrip()
    
    def _build_dynamic_generation_prompt(self, module_name: str, requirements: str,
                                       input_ports: List[Dict], output_ports: List[Dict],
                                       coding_style: str, enhanced_context: Dict) -> str:
        """æ„å»ºåŠ¨æ€ä»£ç ç”Ÿæˆæç¤º"""
        
        # æ£€æµ‹è®¾è®¡ç±»å‹
        is_combinational = self._detect_combinational_requirement(requirements)
        
        # æ„å»ºç«¯å£ä¿¡æ¯
        input_port_info = self._build_port_info(input_ports, "input")
        output_port_info = self._build_port_info(output_ports, "output")
        
        # æ ¹æ®è®¾è®¡ç±»å‹é€‰æ‹©ä¸åŒçš„æç¤ºæ¨¡æ¿
        if is_combinational:
            design_type_instruction = """
ğŸš¨ **ç»„åˆé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆä¸åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨wireç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. ç»„åˆé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆä½¿ç”¨always @(*)æˆ–assignï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
        else:
            design_type_instruction = """
ğŸš¨ **æ—¶åºé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆåŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨regç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. æ—¶åºé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(posedge clk)ï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
        
        return f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ç«¯å£å®šä¹‰:
{input_port_info}
{output_port_info}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

{design_type_instruction}
"""
    
    # =============================================================================
    # å·¥å…·å®ç°æ–¹æ³•
    # =============================================================================
    
    async def _tool_analyze_design_requirements(self, requirements: str, 
                                              design_type: str = "mixed",
                                              complexity_level: str = "medium") -> Dict[str, Any]:
        """åˆ†æè®¾è®¡éœ€æ±‚å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ“Š åˆ†æè®¾è®¡éœ€æ±‚: {design_type} - {complexity_level}")
            
            # å¢å¼ºï¼šä»requirementsä¸­æå–é”™è¯¯åˆ†æå’Œæ”¹è¿›å»ºè®®
            enhanced_context = self._extract_enhanced_context_from_requirements(requirements)
            
            # æ™ºèƒ½æ£€æµ‹è®¾è®¡ç±»å‹
            detected_type = design_type
            if self._detect_combinational_requirement(requirements):
                detected_type = "combinational"
                self.logger.info(f"ğŸ” æ£€æµ‹åˆ°ç»„åˆé€»è¾‘éœ€æ±‚ï¼Œè‡ªåŠ¨è°ƒæ•´è®¾è®¡ç±»å‹ä¸º: {detected_type}")
            
            # æ„å»ºå¢å¼ºçš„LLMåˆ†ææç¤º
            analysis_prompt = f"""
è¯·åˆ†æä»¥ä¸‹Verilogè®¾è®¡éœ€æ±‚ï¼š

éœ€æ±‚æè¿°: {enhanced_context.get('basic_requirements', requirements)}
è®¾è®¡ç±»å‹: {detected_type}
å¤æ‚åº¦çº§åˆ«: {complexity_level}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

è¯·æä¾›ä»¥ä¸‹åˆ†æç»“æœï¼š
1. åŠŸèƒ½æ¨¡å—åˆ†è§£
2. è¾“å…¥/è¾“å‡ºç«¯å£éœ€æ±‚
3. æ—¶é’ŸåŸŸè¦æ±‚
4. è®¾è®¡çº¦æŸ
5. éªŒè¯è¦ç‚¹
6. é”™è¯¯é¿å…ç­–ç•¥ï¼ˆå¦‚æœæœ‰å†å²é”™è¯¯ä¿¡æ¯ï¼‰

è¿”å›JSONæ ¼å¼çš„åˆ†æç»“æœã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                system_prompt="ä½ æ˜¯Verilogè®¾è®¡ä¸“å®¶ï¼Œè¯·åˆ†æè®¾è®¡éœ€æ±‚ã€‚",
                temperature=0.2
            )
            
            # å°è¯•è§£æLLMè¿”å›çš„JSON
            try:
                analysis_result = json.loads(response)
            except:
                # å¦‚æœè§£æå¤±è´¥ï¼Œåˆ›å»ºç»“æ„åŒ–ç»“æœ
                analysis_result = {
                    "analysis_summary": response,
                    "design_type": detected_type,
                    "complexity": complexity_level,
                    "estimated_modules": 1,
                    "key_features": []
                }
            
            return {
                "success": True,
                "analysis": analysis_result,
                "requirements": requirements,
                "design_type": detected_type,
                "complexity_level": complexity_level
            }
            
        except Exception as e:
            self.logger.error(f"âŒ è®¾è®¡éœ€æ±‚åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"åˆ†æå¤±è´¥: {str(e)}",
                "requirements": requirements,
                "design_type": design_type,
                "complexity_level": complexity_level
            }
            
    def _extract_enhanced_context_from_requirements(self, requirements: str) -> Dict[str, str]:
        """ä»requirementsä¸­æå–å¢å¼ºä¸Šä¸‹æ–‡ä¿¡æ¯"""
        context = {
            'basic_requirements': requirements,
            'error_analysis': '',
            'improvement_suggestions': '',
            'historical_context': '',
            'success_guidance': ''  # æ–°å¢ï¼šæˆåŠŸç»éªŒæŒ‡å¯¼
        }
        
        # æå–æˆåŠŸç»éªŒæŒ‡å¯¼ï¼ˆä¼˜å…ˆçº§æœ€é«˜ï¼‰
        if 'ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:' in requirements:
            success_start = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
            success_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:') if 'ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:' in requirements else requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if success_end == -1:
                success_end = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
            if success_end == -1:
                success_end = len(requirements)
            
            context['success_guidance'] = requirements[success_start:success_end].strip()
        
        # æå–é”™è¯¯åˆ†æä¿¡æ¯
        if 'ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:' in requirements:
            error_start = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
            error_end = requirements.find('ğŸ’¡ **æ”¹è¿›å»ºè®®**:') if 'ğŸ’¡ **æ”¹è¿›å»ºè®®**:' in requirements else requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
            if error_end == -1:
                error_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            if error_end == -1:
                error_end = len(requirements)
            
            context['error_analysis'] = requirements[error_start:error_end].strip()
        
        # æå–æ”¹è¿›å»ºè®®
        if 'ğŸ’¡ **æ”¹è¿›å»ºè®®**:' in requirements:
            suggestion_start = requirements.find('ğŸ’¡ **æ”¹è¿›å»ºè®®**:')
            suggestion_end = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:') if 'ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:' in requirements else requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if suggestion_end == -1:
                suggestion_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            if suggestion_end == -1:
                suggestion_end = len(requirements)
            
            context['improvement_suggestions'] = requirements[suggestion_start:suggestion_end].strip()
        
        # æå–å†å²ä¸Šä¸‹æ–‡
        if 'ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:' in requirements:
            history_start = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            history_end = requirements.find('ğŸ¯ **åŸºäºå†å²æ¨¡å¼çš„æ™ºèƒ½å»ºè®®**:') if 'ğŸ¯ **åŸºäºå†å²æ¨¡å¼çš„æ™ºèƒ½å»ºè®®**:' in requirements else requirements.find('ğŸ¤– **AIè¡Œä¸ºæ¨¡å¼åˆ†æ**:')
            if history_end == -1:
                history_end = requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if history_end == -1:
                history_end = len(requirements)
            
            context['historical_context'] = requirements[history_start:history_end].strip()
        
        # æå–åŸºç¡€éœ€æ±‚ï¼ˆå»é™¤å¢å¼ºä¿¡æ¯ï¼‰
        basic_req_end = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
        
        if basic_req_end != -1:
            context['basic_requirements'] = requirements[:basic_req_end].strip()
        
        return context
    
    
    
    def _build_port_info(self, ports, port_type: str) -> str:
        """æ„å»ºç«¯å£ä¿¡æ¯å­—ç¬¦ä¸²ï¼Œæ”¯æŒå­—ç¬¦ä¸²å’Œå­—å…¸æ ¼å¼çš„ç«¯å£å®šä¹‰"""
        if not ports:
            return ""
        
        port_info = ""
        for port in ports:
            if isinstance(port, str):
                # å¤„ç†å­—ç¬¦ä¸²æ ¼å¼: "port_name [width]" æˆ– "port_name"
                port = port.strip()
                if '[' in port and ']' in port:
                    # å¸¦å®½åº¦çš„ç«¯å£: "data [7:0]"
                    parts = port.split('[')
                    name = parts[0].strip()
                    width_part = parts[1].split(']')[0]
                    if ':' in width_part:
                        # [7:0] æ ¼å¼
                        high, low = width_part.split(':')
                        width_str = f"[{high.strip()}:{low.strip()}] "
                    else:
                        # [7] æ ¼å¼
                        width_str = f"[{width_part.strip()}] "
                    port_info += f"    {port_type} {width_str}{name},  // {name} signal\n"
                else:
                    # ç®€å•ç«¯å£: "clk"
                    port_info += f"    {port_type} {port},  // {port} signal\n"
            elif isinstance(port, dict):
                # å¤„ç†å­—å…¸æ ¼å¼
                width = port.get("width", 1)
                width_str = f"[{width-1}:0] " if width > 1 else ""
                description = port.get('description', '')
                port_info += f"    {port_type} {width_str}{port['name']},  // {description}\n"
        
        return port_info
    
    
    async def _tool_search_existing_modules(self, module_type: str = None,
                                          functionality: str = None,
                                          complexity_filter: str = "any",
                                          max_results: int = 10) -> Dict[str, Any]:
        """æœç´¢ç°æœ‰æ¨¡å—å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ” æœç´¢ç°æœ‰æ¨¡å—: {module_type} - {functionality}")
            
            # æ¨¡æ‹Ÿæ•°æ®åº“æœç´¢ï¼ˆå®é™…é¡¹ç›®ä¸­è¿æ¥çœŸå®æ•°æ®åº“ï¼‰
            sample_modules = [
                {
                    "name": "counter_8bit",
                    "type": "arithmetic",
                    "functionality": "8-bit binary counter with enable and reset",
                    "complexity": "simple",
                    "file_path": "lib/counters/counter_8bit.v"
                },
                {
                    "name": "fifo_sync",
                    "type": "memory", 
                    "functionality": "Synchronous FIFO buffer with configurable depth",
                    "complexity": "medium",
                    "file_path": "lib/memory/fifo_sync.v"
                },
                {
                    "name": "uart_tx",
                    "type": "interface",
                    "functionality": "UART transmitter with configurable baud rate",
                    "complexity": "medium",
                    "file_path": "lib/communication/uart_tx.v"
                }
            ]
            
            # åº”ç”¨è¿‡æ»¤æ¡ä»¶
            results = []
            for module in sample_modules:
                if module_type and module["type"] != module_type:
                    continue
                if functionality and functionality.lower() not in module["functionality"].lower():
                    continue
                if complexity_filter != "any" and module["complexity"] != complexity_filter:
                    continue
                results.append(module)
                
                if len(results) >= max_results:
                    break
            
            return {
                "success": True,
                "results": results,
                "total_found": len(results),
                "search_criteria": {
                    "module_type": module_type,
                    "functionality": functionality,
                    "complexity_filter": complexity_filter
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æ¨¡å—æœç´¢å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    

    
    # æµ‹è¯•å°ç”ŸæˆåŠŸèƒ½å·²ç§»é™¤ï¼Œç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£
    # è¿™æ ·å¯ä»¥æ›´å¥½åœ°åˆ†ç¦»èŒè´£ï¼šè®¾è®¡æ™ºèƒ½ä½“ä¸“æ³¨ä»£ç ç”Ÿæˆï¼Œå®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£éªŒè¯


    async def _tool_generate_verilog_code(self, module_name: str, requirements: str,
                                        input_ports: List[Dict] = None,
                                        output_ports: List[Dict] = None,
                                        clock_domain: Dict = None,
                                        coding_style: str = "rtl") -> Dict[str, Any]:
        """ç”ŸæˆVerilogä»£ç å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ”§ ç”ŸæˆVerilogä»£ç : {module_name}")
            
            # å¢å¼ºï¼šä»requirementsä¸­æå–é”™è¯¯åˆ†æå’Œæ”¹è¿›å»ºè®®
            enhanced_context = self._extract_enhanced_context_from_requirements(requirements)
            
            # æ™ºèƒ½æ£€æµ‹è®¾è®¡ç±»å‹
            is_combinational = self._detect_combinational_requirement(requirements)
            self.logger.info(f"ğŸ” æ£€æµ‹åˆ°è®¾è®¡ç±»å‹: {'ç»„åˆé€»è¾‘' if is_combinational else 'æ—¶åºé€»è¾‘'}")
            
            # æ„å»ºç«¯å£ä¿¡æ¯
            input_info = self._build_port_info(input_ports, "input")
            output_info = self._build_port_info(output_ports, "output")
            
            # æ ¹æ®è®¾è®¡ç±»å‹æ„å»ºä¸åŒçš„prompt
            if is_combinational:
                generation_prompt = f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ğŸš¨ **é‡è¦çº¦æŸ**: è¿™æ˜¯çº¯ç»„åˆé€»è¾‘è®¾è®¡ï¼Œä¸èƒ½åŒ…å«ä»»ä½•æ—¶åºå…ƒä»¶ï¼ˆæ—¶é’Ÿã€å¤ä½ã€å¯„å­˜å™¨ï¼‰

ç«¯å£å®šä¹‰:
{input_info.rstrip() if input_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å…¥ç«¯å£"}
{output_info.rstrip() if output_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å‡ºç«¯å£"}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

ğŸš¨ **ç»„åˆé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
1. ä½¿ç”¨çº¯ç»„åˆé€»è¾‘ï¼Œä¸èƒ½åŒ…å« always @(posedge clk) æˆ– always @(posedge rst)
2. åªèƒ½ä½¿ç”¨ always @(*) æˆ– assign è¯­å¥
3. è¾“å‡ºç«¯å£ä½¿ç”¨ wire ç±»å‹ï¼Œä¸èƒ½ä½¿ç”¨ reg ç±»å‹
4. ä¸è¦åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£
5. ä¸èƒ½åŒ…å«ä»»ä½•å¯„å­˜å™¨æˆ–è§¦å‘å™¨
6. æ‰€æœ‰è¾“å‡ºå¿…é¡»é€šè¿‡ç»„åˆé€»è¾‘ç›´æ¥è®¡ç®—

è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆä¸åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨wireç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜ï¼ˆwireç±»å‹ï¼‰
4. ç»„åˆé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(*) æˆ– assignï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
            else:
                # æ—¶åºé€»è¾‘è®¾è®¡
                clock_info = clock_domain or {"clock_name": "clk", "reset_name": "rst", "reset_active": "high"}
                generation_prompt = f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ç«¯å£å®šä¹‰:
{input_info.rstrip() if input_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å…¥ç«¯å£"}
{output_info.rstrip() if output_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å‡ºç«¯å£"}

æ—¶é’ŸåŸŸ:
- æ—¶é’Ÿä¿¡å·: {clock_info['clock_name']}
- å¤ä½ä¿¡å·: {clock_info['reset_name']} (active {clock_info['reset_active']})

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

ğŸš¨ **æ—¶åºé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆåŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨regç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. æ—¶åºé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(posedge clk)ï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=generation_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„Verilogå·¥ç¨‹å¸ˆï¼Œè¯·ç”Ÿæˆé«˜è´¨é‡çš„å¯ç»¼åˆä»£ç ã€‚ç‰¹åˆ«æ³¨æ„é¿å…å†å²é”™è¯¯å’Œæ”¹è¿›å»ºè®®ã€‚",
                temperature=0.1
            )
            
            # ä½¿ç”¨Function Calling write_fileå·¥å…·ä¿å­˜ä»£ç 
            filename = f"{module_name}.v"
            write_result = await self._tool_write_file(
                filename=filename,
                content=response,
                description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—Verilogä»£ç "
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"âŒ æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "verilog_code": response,
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "coding_style": coding_style,
                "port_count": {
                    "inputs": len(input_ports) if input_ports else 0,
                    "outputs": len(output_ports) if output_ports else 0
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
                
         