verilog work "halfadder.v"
verilog work "add.v"
verilog work "bigadder.v"
verilog work "biggaddertest.v"
verilog work "/afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE//verilog/src/glbl.v"
