<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: am_hal_cachectrl_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;R4.4.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">am_hal_cachectrl_config_t Struct Reference<div class="ingroups"><a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4b__hal.html">apollo4b</a> &raquo; <a class="el" href="group__cachectrl4__4b.html">CACHE - Cache Control</a> &#124; <a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4p__hal.html">apollo4p</a> &raquo; <a class="el" href="group__cachectrl4__4p.html">CACHE - Cache Control</a> &#124; <a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4l__hal.html">apollo4l</a> &raquo; <a class="el" href="group__cachectrl4__4l.html">CACHE - Cache Control</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="apollo4b_2hal_2mcu_2am__hal__cachectrl_8h_source.html">am_hal_cachectrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a15551df1bb524ed05d73a61954623a8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__cachectrl4__4b.html#ga19b7b591b0ffcd2f8c56c67668f26b76">am_hal_cachectrl_descr_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__cachectrl__config__t.html#a15551df1bb524ed05d73a61954623a8d">eDescript</a></td></tr>
<tr class="separator:a15551df1bb524ed05d73a61954623a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e41302afd55afb8471828da8bdc97b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__cachectrl4__4b.html#gadd2513c4772610f610da56dc575bbb49">am_hal_cachectrl_config_mode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__cachectrl__config__t.html#a98e41302afd55afb8471828da8bdc97b">eMode</a></td></tr>
<tr class="separator:a98e41302afd55afb8471828da8bdc97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626b75cf67cb243461fd804ac0970e7a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__cachectrl__config__t.html#a626b75cf67cb243461fd804ac0970e7a">bLRU</a></td></tr>
<tr class="separator:a626b75cf67cb243461fd804ac0970e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Cache configuration structure This structure can be used for <a class="el" href="group__cachectrl4__4b.html#gadc639a23532a6a9115386fc8cee335df" title="Configure the cache using the supplied settings.">am_hal_cachectrl_config()</a>. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a626b75cf67cb243461fd804ac0970e7a" name="a626b75cf67cb243461fd804ac0970e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626b75cf67cb243461fd804ac0970e7a">&#9670;&nbsp;</a></span>bLRU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_cachectrl_config_t::bLRU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set to true to enable the LRU (least recently used) replacement policy. Set to false to enable the LRR (least recently replaced) replacement policy. </p><dl class="section note"><dt>Note</dt><dd>LRR minimizes writes to the TAG SRAM. </dd></dl>

</div>
</div>
<a id="a15551df1bb524ed05d73a61954623a8d" name="a15551df1bb524ed05d73a61954623a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15551df1bb524ed05d73a61954623a8d">&#9670;&nbsp;</a></span>eDescript</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__cachectrl4__4b.html#ga19b7b591b0ffcd2f8c56c67668f26b76">am_hal_cachectrl_descr_e</a> am_hal_cachectrl_config_t::eDescript</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set to one of: AM_HAL_CACHECTRL_DESCR_1WAY_128B_512E Direct mapped, 128-bit linesize, 512 entries (8KB cache) AM_HAL_CACHECTRL_DESCR_2WAY_128B_512E Two way set associative, 128-bit linesize, 512 entries (16KB cache) AM_HAL_CACHECTRL_DESCR_1WAY_128B_1024E Direct-mapped set associative, 128-bit linesize, 1024 entries (16KB cache) AM_HAL_CACHECTRL_DESCR_1WAY_128B_2048E Direct-mapped set associative, 128-bit linesize, 2048 entries (32KB cache) AM_HAL_CACHECTRL_DESCR_2WAY_128B_2048E Two way set associative, 128-bit linesize, 2048 entries (64KB cache) AM_HAL_CACHECTRL_DESCR_1WAY_128B_4096E Direct-mapped set associative, 128-bit linesize, 4096 entries (64KB cache) </p>

</div>
</div>
<a id="a98e41302afd55afb8471828da8bdc97b" name="a98e41302afd55afb8471828da8bdc97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e41302afd55afb8471828da8bdc97b">&#9670;&nbsp;</a></span>eMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__cachectrl4__4b.html#gadd2513c4772610f610da56dc575bbb49">am_hal_cachectrl_config_mode_e</a> am_hal_cachectrl_config_t::eMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set to one of the following: AM_HAL_CACHECTRL_CONFIG_MODE_DISABLE - Disable both instr and data caching AM_HAL_CACHECTRL_CONFIG_MODE_INSTR - Enable instr caching only AM_HAL_CACHECTRL_CONFIG_MODE_DATA - Enable data caching only AM_HAL_CACHECTRL_CONFIG_MODE_INSTR_DATA - Enable both instr and data caching </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>mcu/apollo4b/hal/mcu/<a class="el" href="apollo4b_2hal_2mcu_2am__hal__cachectrl_8h_source.html">am_hal_cachectrl.h</a></li>
<li>mcu/apollo4p/hal/mcu/<a class="el" href="apollo4p_2hal_2mcu_2am__hal__cachectrl_8h_source.html">am_hal_cachectrl.h</a></li>
<li>mcu/apollo4l/hal/mcu/<a class="el" href="apollo4l_2hal_2mcu_2am__hal__cachectrl_8h_source.html">am_hal_cachectrl.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Fri Jul 7 2023 14:52:44 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
