relat perform multi level cach level cach replac analyt review bijay dept cse cutm bhubanesw india debabala swain dept cse cutm bhubanesw india abstract current day processor employ multi level cach hierarchi level privat cach share level cach llc effici cach replac polici llc essenti reduc chip memori transfer well conflict memori bandwidth cach replac techniqu inclus llcs effici multilevel cach share enorm applic vari access behavior run simultan applic domin flood cach request evict data applic perform point view exclus llc replac polici demand compar inclus llc paper analyz exist replac techniqu llc perform assess keyword cach perform multi level cach level cach llc introduct cach memori design allevi speed gap processor main memori determin access time rate cach initi perform singl cach uniprocessor processor applic competit increas multi level cach multi core processor comput system level cach closest processor direct access second third level cach cach refer llc http onlin corpor evalu perform standard system comput model measur confer intern sigmetr acm proceed ratio sampl trace estim model kessler hill wood februari issu volum comput journal perform cach improv polici rank weight adapt awrp swain paikaray swain design comput confer intern predict distanc reus base replac cach kaxira petoumeno keramida comput perform high architectur comput symposium intern cach level algorithm replac base tour mru duato jos opez pedro petit salvador sahuquillo julio valero alejandro comput transact ieee algorithm bypass replac cach base counter solihin kharbut michigan univers csetr report technic replac optim refer touch predict reinhardt lin supercomput confer intern proceed manag cach data reus util river decemb comput transact ieee bypass cach time johnson microarchitectur symposium intern annual proceed manag cach data approach modifi tyson micro ieee processor server generat kalla circuit state solid journal ieee processor itanium core quad transistor billion stackhous symposium intern annual isca 