--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15192 paths analyzed, 631 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.448ns.
--------------------------------------------------------------------------------
Slack:                  14.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (2.154ns logic, 3.227ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.626   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<4>
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (2.123ns logic, 3.227ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  14.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_0 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_0 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   n0029[7]
                                                       analog_input/sample_q_0
    SLICE_X6Y24.B1       net (fanout=3)        1.004   n0029[0]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (2.283ns logic, 3.059ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  14.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_0 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_0 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   n0029[7]
                                                       analog_input/sample_q_0
    SLICE_X6Y24.B1       net (fanout=3)        1.004   n0029[0]
    SLICE_X6Y24.COUT     Topcyb                0.411   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (2.246ns logic, 3.059ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  14.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (2.061ns logic, 3.227ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  14.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_7 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_7 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.CQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_7
    SLICE_X6Y24.B4       net (fanout=3)        0.974   pwm3/ctr_q[7]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (2.241ns logic, 3.029ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  14.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.626   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<4>
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (2.030ns logic, 3.227ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  14.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_8 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_8 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_8
    SLICE_X6Y24.B2       net (fanout=3)        0.959   pwm3/ctr_q[8]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (2.241ns logic, 3.014ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  14.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_0 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_0 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   n0029[7]
                                                       analog_input/sample_q_0
    SLICE_X6Y24.B1       net (fanout=3)        1.004   n0029[0]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (2.190ns logic, 3.059ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  14.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_2 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_2 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.BQ       Tcko                  0.476   pwm3/ctr_q[4]
                                                       pwm3/ctr_q_2
    SLICE_X6Y24.A1       net (fanout=3)        0.918   pwm3/ctr_q[2]
    SLICE_X6Y24.COUT     Topcya                0.472   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<0>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (2.265ns logic, 2.973ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  14.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_8 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_8 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_8
    SLICE_X6Y24.B2       net (fanout=3)        0.959   pwm3/ctr_q[8]
    SLICE_X6Y24.COUT     Topcyb                0.411   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (2.204ns logic, 3.014ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.208ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.A3       net (fanout=26)       0.905   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.A        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d61
    SLICE_X8Y25.D1       net (fanout=1)        1.111   pwm3/ctr_d[14]
    SLICE_X8Y25.COUT     Topcyd                0.343   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi3
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.208ns (2.014ns logic, 3.194ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  14.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_0 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_0 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   n0029[7]
                                                       analog_input/sample_q_0
    SLICE_X6Y24.B1       net (fanout=3)        1.004   n0029[0]
    SLICE_X6Y24.COUT     Topcyb                0.411   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (2.153ns logic, 3.059ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  14.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_5 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_5 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_5
    SLICE_X6Y24.B5       net (fanout=3)        0.904   pwm3/ctr_q[5]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (2.241ns logic, 2.959ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  14.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_1 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_1 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   pwm3/ctr_q[4]
                                                       pwm3/ctr_q_1
    SLICE_X6Y24.A2       net (fanout=3)        0.882   pwm3/ctr_q[1]
    SLICE_X6Y24.COUT     Topcya                0.472   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<0>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (2.265ns logic, 2.937ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  14.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_9 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_9 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   pwm3/ctr_q[12]
                                                       pwm3/ctr_q_9
    SLICE_X6Y24.C1       net (fanout=3)        0.986   pwm3/ctr_q[9]
    SLICE_X6Y24.COUT     Topcyc                0.348   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi1
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (2.141ns logic, 3.041ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  14.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.626   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<4>
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.A3       net (fanout=26)       0.905   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.A        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d61
    SLICE_X8Y25.D1       net (fanout=1)        1.111   pwm3/ctr_d[14]
    SLICE_X8Y25.COUT     Topcyd                0.343   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi3
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.983ns logic, 3.194ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.A3       net (fanout=26)       0.905   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.A        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d61
    SLICE_X8Y25.D1       net (fanout=1)        1.111   pwm3/ctr_d[14]
    SLICE_X8Y25.COUT     Topcyd                0.312   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<3>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.983ns logic, 3.194ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.B4       net (fanout=26)       0.898   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.B        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d71
    SLICE_X8Y25.D2       net (fanout=1)        1.086   pwm3/ctr_d[15]
    SLICE_X8Y25.COUT     Topcyd                0.343   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi3
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (2.014ns logic, 3.162ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  14.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_7 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_7 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.CQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_7
    SLICE_X6Y24.B4       net (fanout=3)        0.974   pwm3/ctr_q[7]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (2.148ns logic, 3.029ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  14.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/done_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.606ns (0.328 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/done_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X6Y8.D4        net (fanout=3)        1.422   avr_interface/spi_slave/sck_q
    SLICE_X6Y8.D         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_5_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_5_o1
    SLICE_X6Y11.B3       net (fanout=3)        0.813   avr_interface/spi_slave/sck_old_q_sck_q_AND_5_o
    SLICE_X6Y11.CLK      Tas                   0.349   avr_interface/spi_done
                                                       avr_interface/spi_slave/done_q_rstpot
                                                       avr_interface/spi_slave/done_q
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (2.362ns logic, 2.235ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  14.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_0 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_0 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   n0029[7]
                                                       analog_input/sample_q_0
    SLICE_X6Y24.B1       net (fanout=3)        1.004   n0029[0]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.A3       net (fanout=26)       0.905   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.A        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d61
    SLICE_X8Y25.D1       net (fanout=1)        1.111   pwm3/ctr_d[14]
    SLICE_X8Y25.COUT     Topcyd                0.343   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi3
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (2.143ns logic, 3.026ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  14.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_8 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.316 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_8 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   pwm3/ctr_q[8]
                                                       pwm3/ctr_q_8
    SLICE_X6Y24.B2       net (fanout=3)        0.959   pwm3/ctr_q[8]
    SLICE_X6Y24.COUT     Topcyb                0.448   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<1>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.148ns logic, 3.014ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  14.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_9 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_9 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   pwm3/ctr_q[12]
                                                       pwm3/ctr_q_9
    SLICE_X6Y24.C1       net (fanout=3)        0.986   pwm3/ctr_q[9]
    SLICE_X6Y24.COUT     Topcyc                0.325   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<2>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.118ns logic, 3.041ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  14.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_13 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_13 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.AQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_13
    SLICE_X6Y25.A2       net (fanout=3)        0.944   pwm3/ctr_q[13]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (2.154ns logic, 2.996ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  14.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.626   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<4>
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.A3       net (fanout=26)       0.905   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.A        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d61
    SLICE_X8Y25.D1       net (fanout=1)        1.111   pwm3/ctr_d[14]
    SLICE_X8Y25.COUT     Topcyd                0.312   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<3>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (1.952ns logic, 3.194ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  14.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.B4       net (fanout=26)       0.898   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.B        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d71
    SLICE_X8Y25.D2       net (fanout=1)        1.086   pwm3/ctr_d[15]
    SLICE_X8Y25.COUT     Topcyd                0.312   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<3>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.983ns logic, 3.162ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  14.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_14 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.316 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_14 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.476   pwm3/ctr_q[15]
                                                       pwm3/ctr_q_14
    SLICE_X6Y25.A4       net (fanout=3)        1.175   pwm3/ctr_q[14]
    SLICE_X6Y25.CMUX     Topac                 0.626   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<4>
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X5Y27.B4       net (fanout=26)       0.898   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X5Y27.B        Tilo                  0.259   pwm3/ctr_d[15]
                                                       pwm3/Mmux_ctr_d71
    SLICE_X8Y25.D2       net (fanout=1)        1.086   pwm3/ctr_d[15]
    SLICE_X8Y25.COUT     Topcyd                0.343   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi3
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.983ns logic, 3.162ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  14.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm3/ctr_q_2 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm3/ctr_q_2 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.BQ       Tcko                  0.476   pwm3/ctr_q[4]
                                                       pwm3/ctr_q_2
    SLICE_X6Y24.A1       net (fanout=3)        0.918   pwm3/ctr_q[2]
    SLICE_X6Y24.COUT     Topcya                0.472   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lut<0>
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy<3>
    SLICE_X6Y25.CIN      net (fanout=1)        0.003   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[3]
    SLICE_X6Y25.CMUX     Tcinc                 0.296   pwm3/ctr_q[0]
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.390   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lutdi1
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (2.172ns logic, 2.973ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               analog_input/sample_q_6 (FF)
  Destination:          pwm3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: analog_input/sample_q_6 to pwm3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   n0029[7]
                                                       analog_input/sample_q_6
    SLICE_X6Y25.A1       net (fanout=3)        0.978   n0029[6]
    SLICE_X6Y25.CMUX     Topac                 0.657   pwm3/ctr_q[0]
                                                       pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_lutdi3
                                                       pwm3/Mcount_ctr_q_cy<0>
    SLICE_X3Y26.A6       net (fanout=26)       0.904   pwm3/Mcompar_period[23]_ctr_q[23]_LessThan_1_o_cy[6]
    SLICE_X3Y26.A        Tilo                  0.259   pwm3/ctr_d[10]
                                                       pwm3/Mmux_ctr_d21
    SLICE_X8Y25.B2       net (fanout=1)        1.145   pwm3/ctr_d[10]
    SLICE_X8Y25.COUT     Topcyb                0.483   pwm3/Mcompar_pwm_d_cy[3]
                                                       pwm3/Mcompar_pwm_d_lut<1>
                                                       pwm3/Mcompar_pwm_d_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   pwm3/Mcompar_pwm_d_cy[3]
    SLICE_X8Y26.CLK      Tcinck                0.279   gen[3]
                                                       pwm3/Mcompar_pwm_d_cy<5>
                                                       pwm3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (2.108ns logic, 3.030ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[2]/CLK
  Logical resource: pwm2/ctr_q_0/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[2]/CLK
  Logical resource: pwm2/ctr_q_1/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[2]/CLK
  Logical resource: pwm2/ctr_q_2/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[6]/CLK
  Logical resource: pwm2/ctr_q_3/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[6]/CLK
  Logical resource: pwm2/ctr_q_4/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[6]/CLK
  Logical resource: pwm2/ctr_q_5/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[6]/CLK
  Logical resource: pwm2/ctr_q_6/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[10]/CLK
  Logical resource: pwm2/ctr_q_7/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[10]/CLK
  Logical resource: pwm2/ctr_q_8/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[10]/CLK
  Logical resource: pwm2/ctr_q_9/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[10]/CLK
  Logical resource: pwm2/ctr_q_10/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[14]/CLK
  Logical resource: pwm2/ctr_q_11/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[14]/CLK
  Logical resource: pwm2/ctr_q_12/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[14]/CLK
  Logical resource: pwm2/ctr_q_13/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[14]/CLK
  Logical resource: pwm2/ctr_q_14/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm2/ctr_q[16]/CLK
  Logical resource: pwm2/ctr_q_15/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.448|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15192 paths, 0 nets, and 593 connections

Design statistics:
   Minimum period:   5.448ns{1}   (Maximum frequency: 183.554MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 30 14:57:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



