<!DOCTYPE html>
<html lang="ja">
  <head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<title>Xe-HPC のサポートが intel-graphics-compiler、oneDNN に追加される | Coelacanth&#39;s Dream</title>

<link rel="canonical" href="https://www.coelacanth-dream.com/posts/2021/10/29/xe-hpc-onednn/">

<link rel="icon" type="image/png" sizes="128x128" href="https://www.coelacanth-dream.com/icon.png">

<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/posts/index.xml">
<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/lastmod/index.xml">

<meta property="og:site_name" content="Coelacanth&#39;s Dream">
<meta property="og:type" content="article">
<meta property="og:title" content="Xe-HPC のサポートが intel-graphics-compiler、oneDNN に追加される | Coelacanth&#39;s Dream">
<meta name="twitter:card" content="summary">
<meta property="og:image" content="https://www.coelacanth-dream.com/icon.png"><meta property="og:locale" content="ja_JP">
<meta name="author" content="Umio Yasuno">
<meta name="copyright" content="&copy; 2019 - 2022 Umio-Yasuno">

    <link rel="preload" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style"><link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style">

    <style>
  html{background:#0b4050 fixed no-repeat;font-size:.95rem}body{display:grid;grid-template:var(--body-grid,repeat(4,auto) 2rem/auto .5rem .25rem);gap:1rem 0;scrollbar-width:thin;scrollbar-color:rgba(17,100,125,.9)#0000}.site-title{grid-row:1/2;grid-column:1/-3;margin:.5rem 0 0;font:2rem/1 monospace;word-spacing:100vw;text-align:right;isolation:isolate;text-shadow:.1em .1em .7em #f1f4f3}.site-title-link{color:#b7c8c4;text-decoration:none;padding:0}.site-title-link:hover{color:#dae3e0}.lain-e{display:inline-block;font:700 .65em/1 monospace;margin:0 -.2em 0 -.1em;padding:0 .3em .15em;background-color:#0006;clip-path:circle(.45em);transform:rotate(-24deg)}.text{display:grid;grid-row:var(--text-row,2/3);grid-column:var(--text-column,1/-2);color:#fffefe;line-height:1.6;grid-template:auto/.5% .5% auto 1%;gap:.8rem 0;overflow:hidden;overflow-wrap:anywhere;word-break:break-word}footer{display:var(--f-disp,grid);grid-row:3/4;grid-column:1/-1;contain:content}.side,.slide{position:fixed;contain:content}.side{display:var(--side-disp,none)}.slide{display:grid;visibility:var(--slide-vis,hidden)}a{color:#b7ffff;text-decoration:none;margin:0;padding:0 .2rem}hr{background-color:#17736b;padding:0;border-width:0;width:99%;height:1px}::-webkit-scrollbar{width:.2rem;height:.2rem;background-color:#0000}::-webkit-scrollbar-thumb{background-color:rgba(17,100,125,.9)}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.crt{background:radial-gradient(#eee2 4%,#0000 95%,#111 98%)50%/contain fixed no-repeat,linear-gradient(to bottom,#0000 50%,#0002 50%)50%/100% .6rem fixed repeat-y,linear-gradient(to right,#e001 33.4%,#0e01 33.4%,#0e01 66.8%,#00e1 66.8%)50%/.2rem 100% fixed repeat-x;opacity:.6;width:100%;height:100%;position:fixed;inset:0;z-index:2;pointer-events:none;isolation:isolate;contain:strict}.sb{display:inline-block;font:.8rem/1.2 sans-serif;margin:auto 0;padding:.12rem .5rem .24rem;max-width:max-content;text-align:center;cursor:pointer;color:#eff;border:1px solid var(--sb-brdr,#116078);text-decoration:none;background-image:linear-gradient(to bottom,#0d4e62 0%,#0c4759 100%);contain:content}.sb:active{--sb-brdr:#0d4e62}.sb::before{content:attr(data-btn-txt)}.rss::before{content:"RSS: " attr(data-rss-name)}.rss-block{display:flex;gap:.2rem}.share-block{display:flex;flex-flow:row wrap;gap:.2rem .1rem;justify-content:flex-end}@media(min-width:840px){body{--body-grid:repeat(5, auto) 6vh / calc(160px + 1rem) 0.2rem 0.6rem auto 0 0.5rem}.text{--text-row:auto;--text-column:2/-2}.side{--side-disp:block;height:98vh;width:160px;inset:1vh 0 0;padding:0 .5rem;color:#0ad1c1;border-right:1px solid #17736b;font-size:1rem;overflow:scroll}.slide{display:none}footer{--f-disp:none}}
  .page-title{grid-column:2/-2;font:1.1rem sans-serif;color:#e5ebea;margin:0;padding:0}.sect-title{font-size:1rem;margin:0}.delay-ds{visibility:var(--ds,hidden)}.home,.posts,.cat-tag,.tag-comple{grid-column:2/-1}datalist{display:none}
  .page-main{font-size:.95rem;grid-column:2/-1;overflow:hidden;contain:content;display:flex;flex-flow:column nowrap;gap:.6rem 0}.page-main>p{margin:.3rem 0}.page-main>p::before{content:'';padding:0 .25rem}.delay-page{visibility:var(--dp,hidden)}.page-title{color:#ffaa37;font:1.1rem/1.4 sans-serif;grid-column:2/-2;margin:0;overflow-wrap:break-word;word-break:break-word}figure{width:98%;height:54vh}.article-time{grid-column:3/-1;display:flex;text-align:end;margin:0;flex-flow:column nowrap;gap:.1rem 0;color:#0ad1c1;font:.9rem/1.1 monospace}
</style>
    <link rel="preload" href="https://www.coelacanth-dream.com/js/main.min.js" as="script">
    <script type="application/ld+json">{"@context":"https://schema.org/","@type":"Article","dateCreated":"2021-10-29","dateModified":"2022-01-16","datePublished":"2021-10-29","headline":"Xe-HPC のサポートが intel-graphics-compiler、oneDNN に追加される","image":"https://www.coelacanth-dream.com/icon.png","name":"Xe-HPC のサポートが intel-graphics-compiler、oneDNN に追加される"}</script>
  </head>
  <body><header class="site-title" title="Coelacanth&#39;s Dream">
  <a href="https://www.coelacanth-dream.com/" class="site-title-link">Co<span class="lain-e">e</span>lacanth's Dream</a>
</header>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">

    <main class="text">
      <h1 class="page-title">Xe-HPC のサポートが intel-graphics-compiler、oneDNN に追加される</h1>

  <article class="page-main delay-page"><aside class="share-block">
<button
    type="button"
    class="share-copy-button sb cp-url-title"
    onclick="copy_url({ url: true, title: true })"
    tabindex="0"
    aria-label="Copy URL button"
    data-btn-txt="Copy URL &amp; Title"
  ></button><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></aside><aside class="article-time">
    <time datetime="2021-10-29 18:02 +0900">Post: 2021/10/29 18:02 &#43;0900</time>
    <aside class="update">Update: 2022/01/16 06:06 &#43;0900</aside>
  </aside><p>Intel GPU の OpenCLコンパイラ <a href="https://github.com/intel/intel-graphics-compiler" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler">intel-graphics-compiler</a>、oneAPI における深層学習ライブラリ <a href="https://github.com/oneapi-src/oneDNN" target="_blank" rel="noopener noreferrer" title="oneDNN">oneDNN</a> に <span class="xe-gpu-arch">X<sup>e</sup>-HPC</span> のサポートが追加された。</p>
<ul>
<li><a href="https://github.com/intel/intel-graphics-compiler/commit/574378f2ba14ae4f872c78b7e104228d904a337d" target="_blank" rel="noopener noreferrer" title="support for DG2&#43;PVC · intel/intel-graphics-compiler@574378f">support for DG2+PVC · intel/intel-graphics-compiler@574378f</a></li>
<li><a href="https://github.com/oneapi-src/oneDNN/commit/8c79e4e352d716745d825cddd5a49539d73e7471" target="_blank" rel="noopener noreferrer" title="gpu: jit: ngen: implement ngen Xe HPC support · oneapi-src/oneDNN@8c79e4e">gpu: jit: ngen: implement ngen Xe HPC support · oneapi-src/oneDNN@8c79e4e</a></li>
<li><a href="https://github.com/oneapi-src/oneDNN/commit/dac5847295d587737133d4027a9c435383926fe3" target="_blank" rel="noopener noreferrer" title="gpu: compute: add Xe HPC engine · oneapi-src/oneDNN@dac5847">gpu: compute: add Xe HPC engine · oneapi-src/oneDNN@dac5847</a></li>
<li><a href="https://github.com/oneapi-src/oneDNN/commit/43b0a063495944d31d3826482bc42bb2f31be7aa" target="_blank" rel="noopener noreferrer" title="gpu: ocl: implement ocl Xe HPC support · oneapi-src/oneDNN@43b0a06">gpu: ocl: implement ocl Xe HPC support · oneapi-src/oneDNN@43b0a06</a></li>
</ul>
<section class="page-index"><h2 id="page-index">Index<a href="#page-index" class="head-cur-link" aria-hidden></a>
</h2>
<ul>
<li><a href="#icache"  title="Xe-HPC の L1命令キャッシュサイズ">Xe-HPC の L1命令キャッシュサイズ</a>
<ul>
<li><a href="#xl-xt"  title="Xe-HPC-XT と Xe-HPC-XL">Xe-HPC-XT と Xe-HPC-XL</a></li>
</ul>
</li>
</ul>
</section>

<h2 id="icache"><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span> の L1命令キャッシュサイズ<a href="#icache" class="head-cur-link" aria-hidden></a>
</h2>
<p><em><span class="xe-gpu-arch">X<sup>e</sup></span> アーキテクチャ</em> では複数の EU (Vector Engine, Matrix Engine) やロード/ストアユニットをまとめた <span class="xe-gpu-arch">X<sup>e</sup></span>-Core ごとに L1命令キャッシュを持つ。<br>
<span class="xe-gpu-arch">X<sup>e</sup></span>-Core は、以前は Sub-Slice(s) と呼ばれており、Intel GPU 向けのオープンソースソフトウェア、ドライバーではそのまま Sub-Slice(s) を使っている。</p>
<p><em>Tiger/Rocket/Alder Lake</em> 、<em>DG1</em> が採用する <em><span class="xe-gpu-arch">X<sup>e</sup>-LP</span> アーキテクチャ</em> では L1命令キャッシュのサイズは 48 KiB となっていた。<br>
以前には、<em><span class="xe-gpu-arch">X<sup>e</sup>-HP</span></em> は <em><span class="xe-gpu-arch">X<sup>e</sup>-LP</span></em> と同じ 48 KiB、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></em> はその倍のサイズとなる 96 KiB を L1命令キャッシュに持つことを示す記述が oneDNN に追加されていた。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2021/09/16/intel-xe_hpg-icache/"  title="Xe-LP/HP より大きな命令キャッシュを持つ Xe-HPG | Coelacanth&rsquo;s Dream">Xe-LP/HP より大きな命令キャッシュを持つ Xe-HPG | Coelacanth&rsquo;s Dream</a></span>

今回、同様の部分に <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> の L1命令キャッシュサイズを示す記述が追加され、<em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP</span></em> とも <em><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></em> とも異なる 80 KiB とされている。</p>
<blockquote>
<pre><code> static size_t icache_size(ngen::HW arch) {
     switch (arch) {
         case gpu_gen9: return 48 * 1024;
         case gpu_xe_lp: return 48 * 1024;
         case gpu_xe_hp: return 48 * 1024;
         case gpu_xe_hpg: return 96 * 1024;
         case gpu_xe_hpc: return 80 * 1024;
         default: return 0;
     }
 }
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/oneapi-src/oneDNN/blob/8be125b5a3f6c55091bf322f75a98daad4be2b14/src/gpu/jit/conv/gen_convolution.cpp#L37-L46" target="_blank" rel="noopener noreferrer" title="oneDNN/gen_convolution.cpp at 8be125b5a3f6c55091bf322f75a98daad4be2b14 · oneapi-src/oneDNN">oneDNN/gen_convolution.cpp at 8be125b5a3f6c55091bf322f75a98daad4be2b14 · oneapi-src/oneDNN</a></cite>
</div>

</blockquote>
<p>ただ、GPUアーキテクチャにおける命令キャッシュの増減について触れられることは少ないと感じており、単にサイズからどうこう言うことは自分にはできない。<br>
oneDNN では命令キャッシュの情報を、実行するカーネルの生サイズと比較してカーネルが命令キャッシュより大きかった場合にログに警告メッセージを出力する、といった使い方をしている。より大きなカーネルの実行性能を高めるために命令キャッシュを大きくした、という可能性はある。</p>
<p>とはいえ、上記のコードの通りであれば、<em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP</span></em>, <em><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></em>, <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> でそれぞれ <span class="xe-gpu-arch">X<sup>e</sup></span>-Core (Sub-Slice) あたりの命令キャッシュサイズは異なることとなり、目的があってサイズを調整していることは窺い知れる。</p>
<table>
<thead>
<tr>
<th style="text-align:left"><span class="xe-gpu-arch">X<sup>e</sup></span> GPU</th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-LP</span></th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-HP</span></th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">Vector Engine</td>
<td style="text-align:center">256-bit?</td>
<td style="text-align:center">256-bit</td>
<td style="text-align:center">?</td>
<td style="text-align:center">512-bit</td>
</tr>
<tr>
<td style="text-align:left">VE per SS (Sub-Slice)</td>
<td style="text-align:center">16</td>
<td style="text-align:center">16</td>
<td style="text-align:center">?</td>
<td style="text-align:center">8</td>
</tr>
<tr>
<td style="text-align:left">L1I$ per SS</td>
<td style="text-align:center">48 KB</td>
<td style="text-align:center">96 KB?</td>
<td style="text-align:center">48 KB?</td>
<td style="text-align:center">80 KB?</td>
</tr>
<tr>
<td style="text-align:left">Matrix Engine</td>
<td style="text-align:center">N/A</td>
<td style="text-align:center">1024-bit</td>
<td style="text-align:center">?</td>
<td style="text-align:center">4096-bit</td>
</tr>
<tr>
<td style="text-align:left">Load/Store per cycle (SLM)</td>
<td style="text-align:center">128 B?<br>(per Dataport)</td>
<td style="text-align:center">?</td>
<td style="text-align:center">?</td>
<td style="text-align:center">512 B</td>
</tr>
<tr>
<td style="text-align:left">L1D$/SLM per SS</td>
<td style="text-align:center">128 KB</td>
<td style="text-align:center">?</td>
<td style="text-align:center">?</td>
<td style="text-align:center">512 KB</td>
</tr>
<tr>
<td style="text-align:left">Native FP64</td>
<td style="text-align:center">N/A</td>
<td style="text-align:center">N/A</td>
<td style="text-align:center">Y</td>
<td style="text-align:center">Y</td>
</tr>
</tbody>
</table>
<p><em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> では GRF (General Register File) のサイズが 64 Bytes (512-bit) に拡張されており、従来のアーキテクチャでは 32 Bytes (256-bit, 8x 32-bit) だった。<br>
恐らく FP64演算性能の最適化のため、8x 64-bit の構成を採っていると思われる。<br>
同様のアーキテクチャ拡張は <em>AMD Aldebaran/MI200 GPU</em> でも施されており、FullRateFP64、PackedFP32 への対応と同時に行われている。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2021/02/19/llvm-gfx90a/"  title="LLVM に GFX90A のサポートが追加される　―― CDNA 2/MI200 か | Coelacanth&rsquo;s Dream">LLVM に GFX90A のサポートが追加される　―― CDNA 2/MI200 か | Coelacanth&rsquo;s Dream</a></span>
</p>
<blockquote>
<pre><code>     const int REG_SIZE_BITS = p &gt;= Platform::XE_HPC ? 512 : 256;
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/intel/intel-graphics-compiler/blob/2887a020540d935b2f0872b5bd56c0336bc19570/visa/iga/IGALibrary/IR/Messages.cpp#L32" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/Messages.cpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler">intel-graphics-compiler/Messages.cpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler</a></cite>
</div>

<pre><code>     const int GRF_BYTES = platform() &gt;= Platform::XE_HPC ? 64 : 32;
     const int DEFAULT_SIMD = GRF_BYTES / 2;
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/intel/intel-graphics-compiler/blob/5d1f5306aa6b3aac36f4f396ee2ccfbcdf24dbae/visa/iga/IGALibrary/Frontend/KernelParser.cpp#L4362" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/KernelParser.cpp at 5d1f5306aa6b3aac36f4f396ee2ccfbcdf24dbae · intel/intel-graphics-compiler">intel-graphics-compiler/KernelParser.cpp at 5d1f5306aa6b3aac36f4f396ee2ccfbcdf24dbae · intel/intel-graphics-compiler</a></cite>
</div>

</blockquote>
<p>EU あたりの最大スレッド数が 8スレッドとなり、また半分の 4スレッドに設定することでスレッドあたりのレジスタファイルを 256エントリに増やす Large GRFモードをサポートする点は <em><span class="xe-gpu-arch">X<sup>e</sup>-HP/HPG/HPC</span></em> で共通する。</p>
<blockquote>
<pre><code>     // Assume 7 threads by default
     int32_t threads_per_eu[2] = {7, 7};
     switch (gpu_arch_) {
         case gpu::compute::gpu_arch_t::gen9:
         case gpu::compute::gpu_arch_t::xe_lp:
             threads_per_eu[0] = 7;
             threads_per_eu[1] = 7;
             break;
         case gpu::compute::gpu_arch_t::xe_hp:
         case gpu::compute::gpu_arch_t::xe_hpg:
         case gpu::compute::gpu_arch_t::xe_hpc:
             threads_per_eu[0] = 8; // 128 regs/thread
             threads_per_eu[1] = 4; // 256 regs/thread
             break;
         default: break;
     }
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/oneapi-src/oneDNN/blob/dac5847295d587737133d4027a9c435383926fe3/src/gpu/compute/device_info.cpp#L116-L131" target="_blank" rel="noopener noreferrer" title="oneDNN/device_info.cpp at dac5847295d587737133d4027a9c435383926fe3 · oneapi-src/oneDNN">oneDNN/device_info.cpp at dac5847295d587737133d4027a9c435383926fe3 · oneapi-src/oneDNN</a></cite>
</div>

</blockquote>
<p><em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> ではデータタイプに、QF, BF8, TF32 を新しくサポートする。<br>
TF32 (Tensor Float32) は 19-bit長のデータフォーマットで、<em>NVIDIA A100 GPU</em> がサポートしているデータタイプだが、QF,BF8 については詳細不明。<br>
QF は Quadword Float、BF8 は BF16 (BFloat16) からダイナミックレンジと精度を減らしたフォーマットとは考えられるが。</p>
<blockquote>
<pre><code>     GED_DATA_TYPE_qf,      ///&lt; XE.HPC.A
     GED_DATA_TYPE_bf8,     ///&lt; XE.HPC
     GED_DATA_TYPE_tf32,    ///&lt; XE.HPC
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/intel/intel-graphics-compiler/blob/2887a020540d935b2f0872b5bd56c0336bc19570/visa/iga/GEDLibrary/GED_external/build/autogen-ia32/ged_enumerations.h#L148-L150" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/ged_enumerations.h at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler">intel-graphics-compiler/ged_enumerations.h at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler</a></cite>
</div>

</blockquote>
<h3 id="xl-xt"><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span>-XT と <span class="xe-gpu-arch">X<sup>e</sup>-HPC</span>-XL<a href="#xl-xt" class="head-cur-link" aria-hidden></a>
</h3>
<p><em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> では XT と XL の 2種類があることがコメントで示されている。<br>
これまで公開されてきた <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span> アーキテクチャ</em> を採用する <em>Ponte Vecchio</em> は Base Tile を 2基持ち、Co-EMIB でそれらを接続する 2-Tile 構成だったが、Raja Koduri 氏は 1-Tile バージョンを提供する予定があることを話している。<sup id="fnref:1"><a href="#fn:1" class="footnote-ref" role="doc-noteref">1</a></sup><br>
AMD風の命名法則に従えば、<span class="xe-gpu-arch">X<sup>e</sup>-HPC</span>-XL が 1-Tile、<span class="xe-gpu-arch">X<sup>e</sup>-HPC</span>-XT が 2-Tile 構成の <em>Ponte Vecchio</em> となるのかもしれない。</p>
<blockquote>
<pre><code>     XE_HPC      = IGA_XE_VER_ORDINAL(1, 4), // XeHPC-XT, preserved (1, 3) for XeHPC-XL
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/intel/intel-graphics-compiler/blob/2887a020540d935b2f0872b5bd56c0336bc19570/visa/iga/IGALibrary/IR/Types.hpp#L52" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/Types.hpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler">intel-graphics-compiler/Types.hpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler</a></cite>
</div>

</blockquote>
<section class="reference"><h3 id="reference_title">参考リンク<a href="#reference_title" class="head-cur-link" aria-hidden></a>
</h3>
<ul>
<li><a href="https://ascii.jp/elem/000/004/069/4069704/" target="_blank" rel="noopener noreferrer" title="ASCII.jp：Ponte VecchioとIntel Arcに関する疑問をRaja Koduri氏が回答　インテル GPUロードマップ (1/3)">ASCII.jp：Ponte VecchioとIntel Arcに関する疑問をRaja Koduri氏が回答　インテル GPUロードマップ (1/3)</a></li>
<li><a href="https://news.mynavi.jp/article/architecture-153/" target="_blank" rel="noopener noreferrer" title="コンピュータアーキテクチャの話(153) スコアボード方式による管理(1) | TECH&#43;">コンピュータアーキテクチャの話(153) スコアボード方式による管理(1) | TECH+</a></li>
<li><a href="https://github.com/intel/intel-graphics-compiler/blob/2887a020540d935b2f0872b5bd56c0336bc19570/visa/iga/IGALibrary/IR/SWSBSetter.cpp#L344" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/SWSBSetter.cpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler">intel-graphics-compiler/SWSBSetter.cpp at 2887a020540d935b2f0872b5bd56c0336bc19570 · intel/intel-graphics-compiler</a></li>
<li><a href="https://www.intel.com/content/www/us/en/develop/documentation/oneapi-gpu-optimization-guide/top/gen-arch.html" target="_blank" rel="noopener noreferrer" title="Intel® Processors with Intel® UHD Graphics">Intel® Processors with Intel® UHD Graphics</a></li>
</ul>
</section>

<div class="footnotes" role="doc-endnotes">
<hr>
<ol>
<li id="fn:1">
<p><a href="https://ascii.jp/elem/000/004/069/4069704/" target="_blank" rel="noopener noreferrer" title="ASCII.jp：Ponte VecchioとIntel Arcに関する疑問をRaja Koduri氏が回答　インテル GPUロードマップ (1/3)">ASCII.jp：Ponte VecchioとIntel Arcに関する疑問をRaja Koduri氏が回答　インテル GPUロードマップ (1/3)</a>&#160;<a href="#fnref:1" class="footnote-backref" role="doc-backlink">&#x21a9;&#xfe0e;</a></p>
</li>
</ol>
</div>
</article><nav class="article-bottom-tags delay-page"><a href="https://www.coelacanth-dream.com/tags/xe-hpc" class="bottom-tag-link"  title="Xe-HPC">#Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/xe-hpg" class="bottom-tag-link"  title="Xe-HPG">#Xe-HPG</a><a href="https://www.coelacanth-dream.com/tags/gen12" class="bottom-tag-link"  title="Gen12">#Gen12</a><a href="https://www.coelacanth-dream.com/tags/dg2" class="bottom-tag-link"  title="DG2">#DG2</a></nav><aside class="article-bottom-misc delay-page"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a><a href="https://www.coelacanth-dream.com/about/#contact" class="sb" target="_blank" rel="noopener noreferrer">Feedback</a>
<a href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2021/10/29/xe-hpc-onednn.md" class="changelog sb" target="_blank" rel="noopener noreferrer">Changelog</a>
</aside>
    </main><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/ds.min.css"><footer class="delay-ds"><hr>


  <nav class="foot-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>
<a href="#" class="pagetop sb">Page Top</a>
  </nav>

<aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" target="_blank" rel="noopener noreferrer">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" target="_blank" rel="noopener noreferrer">Hugo 0.101.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
</footer>
<aside class="side">
  <aside class="side-block delay-ds" id="side-menu" role="menu"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a><button
    type="button"
    class="sb"
    onclick="random_page()"
    tabindex=""
  >Random</button>
</nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-tag-lower">GPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/dg2/" class="menu-cat-tag-lower">DG2</a><a href="https://www.coelacanth-dream.com/tags/gen12/" class="menu-cat-tag-lower">Gen12</a><a href="https://www.coelacanth-dream.com/tags/xe-hpc/" class="menu-cat-tag-lower">Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/xe-hpg/" class="menu-cat-tag-lower">Xe-HPG</a>
  </nav></nav><nav class="rss-block"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></nav>
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>
</nav><aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" target="_blank" rel="noopener noreferrer">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" target="_blank" rel="noopener noreferrer">Hugo 0.101.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
  </aside>
</aside>
<aside class="slide"><input
    type="checkbox"
    id="menu-open"
    checked
  >
  <label
    class="menu-label"
    for="menu-open"
  ></label>

  <nav class="slide-menu-block"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a><button
    type="button"
    class="sb"
    onclick="random_page()"
    tabindex=""
  >Random</button>
</nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-tag-lower">GPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/dg2/" class="menu-cat-tag-lower">DG2</a><a href="https://www.coelacanth-dream.com/tags/gen12/" class="menu-cat-tag-lower">Gen12</a><a href="https://www.coelacanth-dream.com/tags/xe-hpc/" class="menu-cat-tag-lower">Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/xe-hpg/" class="menu-cat-tag-lower">Xe-HPG</a>
  </nav></nav><nav class="rss-block"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></nav>
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>

    </nav>
  </nav>
</aside>
<div class="crt"></div>
    <script defer src="https://www.coelacanth-dream.com/js/main.min.js"></script>

    <template id="msg_tmp">
      <div id="toast_msg" class="toast_msg"></div>
    </template>
  </body>
</html>