# Building Math Circuits

![GitHub tag (latest by date)](https://img.shields.io/github/v/tag/cvonk/fpga-math_adder_ripplecarry2lvl)
![GitHub](https://img.shields.io/github/license/cvonk/fpga-math_adder_ripplecarry2lvl)

Implementations for the math operations introduced in [Building Math Circuits](https://coertvonk.com/category/hw/building-math-circuits). The circuits are built from the ground up using combinational described in HDL Verilog.

## Adder

Implements a ripple carry adder using circuits of logic gates. Written in parameterized Verilog HDL for Altera FPGAâ€™s.

Accompanies the article [Adder and Subtractor Circuits](https://coertvonk.com/hw/building-math-circuits/parameterized-adder-and-subtractor-in-verilog-30766)

