<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\impl\gwsynthesis\mc851_gowin_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Guilherme\Desktop\faculdade\mc851\mc851_gowin\mc851_gowin_project\src\mc851_gowin_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 27 20:40:49 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1261</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1197</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>115</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">35.250(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-351.330</td>
<td>115</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.369</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.254</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.713</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.568</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.168</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.889</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.817</td>
<td>cpu_inst/pc_31_s0/Q</td>
<td>cpu_inst/idex_imm_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.592</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.588</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.583</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.411</td>
<td>cpu_inst/pc_31_s0/Q</td>
<td>cpu_inst/idex_imm_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.411</td>
<td>cpu_inst/pc_31_s0/Q</td>
<td>cpu_inst/idex_imm_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.343</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.181</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.110</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.085</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.010</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.791</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.665</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.609</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.398</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.252</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.195</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.177</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.777</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.047</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.923</td>
<td>cpu_inst/memwb_rd_2_s0/Q</td>
<td>cpu_inst/exmem_alu_out_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.523</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.588</td>
<td>cpu_inst/memwb_alu_out_1_s0/Q</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>cpu_inst/pc_21_s0/Q</td>
<td>cpu_inst/pc_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>txCounter_24_s2/Q</td>
<td>txCounter_24_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>cpu_inst/pc_14_s0/Q</td>
<td>cpu_inst/pc_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>cpu_inst/pc_22_s0/Q</td>
<td>cpu_inst/pc_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>txBitNumber_0_s2/Q</td>
<td>txBitNumber_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>txBitNumber_2_s2/Q</td>
<td>txBitNumber_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>txCounter_6_s2/Q</td>
<td>txCounter_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>txCounter_15_s2/Q</td>
<td>txCounter_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>txCounter_22_s2/Q</td>
<td>txCounter_22_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>cpu_inst/pc_7_s0/Q</td>
<td>cpu_inst/pc_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>cpu_inst/pc_8_s0/Q</td>
<td>cpu_inst/pc_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>cpu_inst/pc_16_s0/Q</td>
<td>cpu_inst/pc_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>cpu_inst/pc_17_s0/Q</td>
<td>cpu_inst/pc_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>cpu_inst/pc_20_s0/Q</td>
<td>cpu_inst/pc_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>cpu_inst/pc_30_s0/Q</td>
<td>cpu_inst/pc_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>txCounter_14_s2/Q</td>
<td>txCounter_14_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>cpu_inst/pc_18_s0/Q</td>
<td>cpu_inst/pc_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>txByteCounter_1_s6/Q</td>
<td>txByteCounter_1_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>txCounter_20_s2/Q</td>
<td>txCounter_20_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.714</td>
<td>cpu_inst/pc_2_s0/Q</td>
<td>cpu_inst/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>22</td>
<td>0.854</td>
<td>cpu_inst/memwb_alu_out_25_s0/Q</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.869</td>
</tr>
<tr>
<td>23</td>
<td>0.872</td>
<td>cpu_inst/memwb_alu_out_13_s0/Q</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_3_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>24</td>
<td>0.873</td>
<td>cpu_inst/memwb_alu_out_25_s0/Q</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>25</td>
<td>0.875</td>
<td>cpu_inst/memwb_alu_out_5_s0/Q</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.890</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dataArray[0]_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dataArray[0]_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dataArray[0]_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dataArray[1]_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dataArray[3]_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_5_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_inst/ifid_pc_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_inst/idex_pc_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_inst/idex_pc_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_inst/ifid_pc_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>cpu_inst/alu_input_a_20_s1/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s1/F</td>
</tr>
<tr>
<td>12.901</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>cpu_inst/alu_input_a_20_s0/I1</td>
</tr>
<tr>
<td>14.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s0/F</td>
</tr>
<tr>
<td>15.972</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpu_inst/alu_inst/n51_s7/I2</td>
</tr>
<tr>
<td>17.033</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s7/F</td>
</tr>
<tr>
<td>17.453</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>cpu_inst/alu_inst/n53_s5/I0</td>
</tr>
<tr>
<td>18.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s5/F</td>
</tr>
<tr>
<td>20.181</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>cpu_inst/n1677_s11/I0</td>
</tr>
<tr>
<td>20.807</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s11/F</td>
</tr>
<tr>
<td>21.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>cpu_inst/n1669_s8/I0</td>
</tr>
<tr>
<td>22.243</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1669_s8/F</td>
</tr>
<tr>
<td>22.254</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>cpu_inst/n1685_s33/I1</td>
</tr>
<tr>
<td>23.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1685_s33/F</td>
</tr>
<tr>
<td>24.158</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>cpu_inst/n1685_s15/I0</td>
</tr>
<tr>
<td>25.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1685_s15/F</td>
</tr>
<tr>
<td>27.200</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>cpu_inst/n1685_s6/I1</td>
</tr>
<tr>
<td>27.826</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1685_s6/F</td>
</tr>
<tr>
<td>28.163</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>cpu_inst/n1685_s2/I3</td>
</tr>
<tr>
<td>29.195</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1685_s2/F</td>
</tr>
<tr>
<td>29.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>cpu_inst/exmem_alu_out_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>cpu_inst/exmem_alu_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.320, 40.474%; route: 16.190, 57.888%; tC2Q: 0.458, 1.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>16.948</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>cpu_inst/alu_inst/n53_s4/I0</td>
</tr>
<tr>
<td>17.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s4/F</td>
</tr>
<tr>
<td>19.918</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>cpu_inst/n1670_s12/I0</td>
</tr>
<tr>
<td>20.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1670_s12/F</td>
</tr>
<tr>
<td>20.746</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu_inst/n1670_s10/I1</td>
</tr>
<tr>
<td>21.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1670_s10/F</td>
</tr>
<tr>
<td>23.407</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>cpu_inst/n1654_s8/I1</td>
</tr>
<tr>
<td>24.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1654_s8/F</td>
</tr>
<tr>
<td>25.492</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>cpu_inst/n1654_s6/I0</td>
</tr>
<tr>
<td>26.117</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1654_s6/F</td>
</tr>
<tr>
<td>26.536</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>cpu_inst/n1654_s3/I0</td>
</tr>
<tr>
<td>27.562</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1654_s3/F</td>
</tr>
<tr>
<td>27.981</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>cpu_inst/n1654_s2/I0</td>
</tr>
<tr>
<td>29.080</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1654_s2/F</td>
</tr>
<tr>
<td>29.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>cpu_inst/exmem_alu_out_31_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>cpu_inst/exmem_alu_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.340, 40.712%; route: 16.056, 57.642%; tC2Q: 0.458, 1.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.545</td>
<td>3.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>cpu_inst/alu_input_a_26_s1/I2</td>
</tr>
<tr>
<td>12.347</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_26_s1/F</td>
</tr>
<tr>
<td>12.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>cpu_inst/alu_input_a_26_s0/I1</td>
</tr>
<tr>
<td>13.865</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_26_s0/F</td>
</tr>
<tr>
<td>16.319</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>cpu_inst/alu_inst/n36_s6/I1</td>
</tr>
<tr>
<td>17.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n36_s6/F</td>
</tr>
<tr>
<td>19.085</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td>cpu_inst/alu_inst/n38_s5/I0</td>
</tr>
<tr>
<td>19.907</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n38_s5/F</td>
</tr>
<tr>
<td>22.185</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>cpu_inst/n1659_s8/I0</td>
</tr>
<tr>
<td>23.211</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1659_s8/F</td>
</tr>
<tr>
<td>23.630</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>cpu_inst/n1659_s6/I0</td>
</tr>
<tr>
<td>24.452</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1659_s6/F</td>
</tr>
<tr>
<td>25.273</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>cpu_inst/n1659_s4/I1</td>
</tr>
<tr>
<td>26.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1659_s4/F</td>
</tr>
<tr>
<td>27.507</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>cpu_inst/n1659_s2/I2</td>
</tr>
<tr>
<td>28.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1659_s2/F</td>
</tr>
<tr>
<td>28.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>cpu_inst/exmem_alu_out_26_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>cpu_inst/exmem_alu_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 34.580%; route: 17.410, 63.742%; tC2Q: 0.458, 1.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.556</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>cpu_inst/alu_input_a_30_s1/I2</td>
</tr>
<tr>
<td>11.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s1/F</td>
</tr>
<tr>
<td>11.593</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>cpu_inst/alu_input_a_30_s0/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s0/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>cpu_inst/alu_inst/n31_s3/I2</td>
</tr>
<tr>
<td>15.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n31_s3/F</td>
</tr>
<tr>
<td>17.981</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>cpu_inst/n1655_s8/I2</td>
</tr>
<tr>
<td>19.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s8/F</td>
</tr>
<tr>
<td>19.834</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu_inst/n1675_s6/I1</td>
</tr>
<tr>
<td>20.933</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1675_s6/F</td>
</tr>
<tr>
<td>22.888</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>cpu_inst/n1683_s8/I1</td>
</tr>
<tr>
<td>23.987</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1683_s8/F</td>
</tr>
<tr>
<td>26.744</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>cpu_inst/n1683_s5/I1</td>
</tr>
<tr>
<td>27.566</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1683_s5/F</td>
</tr>
<tr>
<td>27.572</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu_inst/n1683_s2/I2</td>
</tr>
<tr>
<td>28.394</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1683_s2/F</td>
</tr>
<tr>
<td>28.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu_inst/exmem_alu_out_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>cpu_inst/exmem_alu_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.958, 36.653%; route: 16.752, 61.660%; tC2Q: 0.458, 1.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.545</td>
<td>3.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>cpu_inst/alu_input_a_26_s1/I2</td>
</tr>
<tr>
<td>12.347</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_26_s1/F</td>
</tr>
<tr>
<td>12.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>cpu_inst/alu_input_a_26_s0/I1</td>
</tr>
<tr>
<td>13.865</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_26_s0/F</td>
</tr>
<tr>
<td>16.319</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>cpu_inst/alu_inst/n36_s6/I1</td>
</tr>
<tr>
<td>17.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n36_s6/F</td>
</tr>
<tr>
<td>19.085</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td>cpu_inst/alu_inst/n38_s5/I0</td>
</tr>
<tr>
<td>19.907</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n38_s5/F</td>
</tr>
<tr>
<td>21.856</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>cpu_inst/n1655_s11/I0</td>
</tr>
<tr>
<td>22.482</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s11/F</td>
</tr>
<tr>
<td>23.936</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>cpu_inst/n1655_s10/I1</td>
</tr>
<tr>
<td>24.738</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s10/F</td>
</tr>
<tr>
<td>25.156</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_inst/n1655_s7/I3</td>
</tr>
<tr>
<td>25.978</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s7/F</td>
</tr>
<tr>
<td>25.984</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>cpu_inst/n1655_s4/I2</td>
</tr>
<tr>
<td>27.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s4/F</td>
</tr>
<tr>
<td>27.088</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>cpu_inst/n1655_s2/I1</td>
</tr>
<tr>
<td>27.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s2/F</td>
</tr>
<tr>
<td>27.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>cpu_inst/exmem_alu_out_30_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>cpu_inst/exmem_alu_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.441, 35.642%; route: 16.589, 62.628%; tC2Q: 0.458, 1.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/idex_imm_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>cpu_inst/pc_31_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/pc_31_s0/Q</td>
</tr>
<tr>
<td>4.927</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s96/I3</td>
</tr>
<tr>
<td>5.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s96/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s94/I3</td>
</tr>
<tr>
<td>7.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s94/F</td>
</tr>
<tr>
<td>11.220</td>
<td>3.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>mmu_inst/mem_read_unsigned_17_s6/I2</td>
</tr>
<tr>
<td>12.319</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">mmu_inst/mem_read_unsigned_17_s6/F</td>
</tr>
<tr>
<td>12.330</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>cpu_inst/n1153_s8/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1153_s8/F</td>
</tr>
<tr>
<td>13.760</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>cpu_inst/n1152_s6/I1</td>
</tr>
<tr>
<td>14.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1152_s6/F</td>
</tr>
<tr>
<td>17.676</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>cpu_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>18.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1041_s5/F</td>
</tr>
<tr>
<td>19.643</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td>cpu_inst/n1147_s7/I3</td>
</tr>
<tr>
<td>20.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s7/F</td>
</tr>
<tr>
<td>22.787</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>cpu_inst/n1147_s3/I2</td>
</tr>
<tr>
<td>23.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s3/F</td>
</tr>
<tr>
<td>26.611</td>
<td>2.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>cpu_inst/n1143_s2/I1</td>
</tr>
<tr>
<td>27.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1143_s2/F</td>
</tr>
<tr>
<td>27.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/idex_imm_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>cpu_inst/idex_imm_9_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>cpu_inst/idex_imm_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.319, 31.491%; route: 17.640, 66.774%; tC2Q: 0.458, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.556</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>cpu_inst/alu_input_a_30_s1/I2</td>
</tr>
<tr>
<td>11.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s1/F</td>
</tr>
<tr>
<td>11.593</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>cpu_inst/alu_input_a_30_s0/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s0/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>cpu_inst/alu_inst/n31_s3/I2</td>
</tr>
<tr>
<td>15.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n31_s3/F</td>
</tr>
<tr>
<td>17.981</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>cpu_inst/n1655_s8/I2</td>
</tr>
<tr>
<td>19.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s8/F</td>
</tr>
<tr>
<td>19.834</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu_inst/n1675_s6/I1</td>
</tr>
<tr>
<td>20.933</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1675_s6/F</td>
</tr>
<tr>
<td>22.888</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>cpu_inst/n1683_s8/I1</td>
</tr>
<tr>
<td>23.987</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1683_s8/F</td>
</tr>
<tr>
<td>25.282</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>cpu_inst/n1667_s3/I2</td>
</tr>
<tr>
<td>26.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1667_s3/F</td>
</tr>
<tr>
<td>26.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cpu_inst/n1667_s2/I0</td>
</tr>
<tr>
<td>27.418</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1667_s2/F</td>
</tr>
<tr>
<td>27.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cpu_inst/exmem_alu_out_18_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cpu_inst/exmem_alu_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.445, 39.878%; route: 15.289, 58.372%; tC2Q: 0.458, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.589</td>
<td>2.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cpu_inst/alu_input_a_23_s1/I2</td>
</tr>
<tr>
<td>11.688</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_23_s1/F</td>
</tr>
<tr>
<td>13.316</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>cpu_inst/alu_input_a_23_s0/I1</td>
</tr>
<tr>
<td>13.942</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_23_s0/F</td>
</tr>
<tr>
<td>16.216</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_inst/alu_inst/n55_s7/I2</td>
</tr>
<tr>
<td>17.242</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n55_s7/F</td>
</tr>
<tr>
<td>17.663</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_inst/alu_inst/n55_s5/I1</td>
</tr>
<tr>
<td>18.485</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n55_s5/F</td>
</tr>
<tr>
<td>19.294</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>cpu_inst/n1679_s14/I1</td>
</tr>
<tr>
<td>20.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s14/F</td>
</tr>
<tr>
<td>22.229</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>cpu_inst/n1679_s10/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s10/F</td>
</tr>
<tr>
<td>24.478</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>cpu_inst/n1663_s5/I0</td>
</tr>
<tr>
<td>25.510</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1663_s5/F</td>
</tr>
<tr>
<td>26.315</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>cpu_inst/n1663_s2/I2</td>
</tr>
<tr>
<td>27.414</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1663_s2/F</td>
</tr>
<tr>
<td>27.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>cpu_inst/exmem_alu_out_22_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>cpu_inst/exmem_alu_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.073, 34.646%; route: 16.657, 63.604%; tC2Q: 0.458, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>cpu_inst/alu_input_a_20_s1/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s1/F</td>
</tr>
<tr>
<td>12.901</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>cpu_inst/alu_input_a_20_s0/I1</td>
</tr>
<tr>
<td>14.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s0/F</td>
</tr>
<tr>
<td>15.972</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpu_inst/alu_inst/n51_s7/I2</td>
</tr>
<tr>
<td>17.033</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s7/F</td>
</tr>
<tr>
<td>17.453</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>cpu_inst/alu_inst/n53_s5/I0</td>
</tr>
<tr>
<td>18.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s5/F</td>
</tr>
<tr>
<td>20.181</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>cpu_inst/n1677_s11/I0</td>
</tr>
<tr>
<td>20.807</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s11/F</td>
</tr>
<tr>
<td>21.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>cpu_inst/n1669_s8/I0</td>
</tr>
<tr>
<td>22.243</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1669_s8/F</td>
</tr>
<tr>
<td>23.388</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>cpu_inst/n1669_s12/I0</td>
</tr>
<tr>
<td>24.014</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1669_s12/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>cpu_inst/n1669_s3/I1</td>
</tr>
<tr>
<td>26.364</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1669_s3/F</td>
</tr>
<tr>
<td>26.783</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_inst/n1669_s13/I0</td>
</tr>
<tr>
<td>27.409</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1669_s13/F</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_inst/exmem_alu_out_16_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_inst/exmem_alu_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.777, 37.341%; route: 15.948, 60.908%; tC2Q: 0.458, 1.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/idex_imm_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>cpu_inst/pc_31_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/pc_31_s0/Q</td>
</tr>
<tr>
<td>4.927</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s96/I3</td>
</tr>
<tr>
<td>5.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s96/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s94/I3</td>
</tr>
<tr>
<td>7.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s94/F</td>
</tr>
<tr>
<td>11.220</td>
<td>3.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>mmu_inst/mem_read_unsigned_17_s6/I2</td>
</tr>
<tr>
<td>12.319</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">mmu_inst/mem_read_unsigned_17_s6/F</td>
</tr>
<tr>
<td>12.330</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>cpu_inst/n1153_s8/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1153_s8/F</td>
</tr>
<tr>
<td>13.760</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>cpu_inst/n1152_s6/I1</td>
</tr>
<tr>
<td>14.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1152_s6/F</td>
</tr>
<tr>
<td>17.676</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>cpu_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>18.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1041_s5/F</td>
</tr>
<tr>
<td>19.643</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td>cpu_inst/n1147_s7/I3</td>
</tr>
<tr>
<td>20.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s7/F</td>
</tr>
<tr>
<td>22.787</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>cpu_inst/n1147_s3/I2</td>
</tr>
<tr>
<td>23.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s3/F</td>
</tr>
<tr>
<td>26.611</td>
<td>2.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>cpu_inst/n1144_s2/I1</td>
</tr>
<tr>
<td>27.237</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1144_s2/F</td>
</tr>
<tr>
<td>27.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" font-weight:bold;">cpu_inst/idex_imm_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>cpu_inst/idex_imm_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>cpu_inst/idex_imm_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 30.422%; route: 17.640, 67.816%; tC2Q: 0.458, 1.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/idex_imm_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>cpu_inst/pc_31_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/pc_31_s0/Q</td>
</tr>
<tr>
<td>4.927</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s96/I3</td>
</tr>
<tr>
<td>5.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s96/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>mmu_inst/rom_inst/rom_data_out_0_s94/I3</td>
</tr>
<tr>
<td>7.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">mmu_inst/rom_inst/rom_data_out_0_s94/F</td>
</tr>
<tr>
<td>11.220</td>
<td>3.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>mmu_inst/mem_read_unsigned_17_s6/I2</td>
</tr>
<tr>
<td>12.319</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">mmu_inst/mem_read_unsigned_17_s6/F</td>
</tr>
<tr>
<td>12.330</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>cpu_inst/n1153_s8/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1153_s8/F</td>
</tr>
<tr>
<td>13.760</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>cpu_inst/n1152_s6/I1</td>
</tr>
<tr>
<td>14.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1152_s6/F</td>
</tr>
<tr>
<td>17.676</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>cpu_inst/n1041_s5/I2</td>
</tr>
<tr>
<td>18.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1041_s5/F</td>
</tr>
<tr>
<td>19.643</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td>cpu_inst/n1147_s7/I3</td>
</tr>
<tr>
<td>20.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s7/F</td>
</tr>
<tr>
<td>22.787</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>cpu_inst/n1147_s3/I2</td>
</tr>
<tr>
<td>23.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1147_s3/F</td>
</tr>
<tr>
<td>26.611</td>
<td>2.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>cpu_inst/n1142_s2/I1</td>
</tr>
<tr>
<td>27.237</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1142_s2/F</td>
</tr>
<tr>
<td>27.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">cpu_inst/idex_imm_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>cpu_inst/idex_imm_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>cpu_inst/idex_imm_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 30.422%; route: 17.640, 67.816%; tC2Q: 0.458, 1.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.242</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu_inst/alu_input_a_12_s1/I2</td>
</tr>
<tr>
<td>10.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_12_s1/F</td>
</tr>
<tr>
<td>12.975</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>cpu_inst/alu_input_a_12_s0/I1</td>
</tr>
<tr>
<td>13.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_12_s0/F</td>
</tr>
<tr>
<td>15.416</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>cpu_inst/alu_inst/n50_s7/I1</td>
</tr>
<tr>
<td>16.515</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n50_s7/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>cpu_inst/alu_inst/n50_s5/I1</td>
</tr>
<tr>
<td>17.832</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n50_s5/F</td>
</tr>
<tr>
<td>20.260</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>cpu_inst/n1671_s10/I1</td>
</tr>
<tr>
<td>21.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1671_s10/F</td>
</tr>
<tr>
<td>21.303</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>cpu_inst/n1671_s5/I0</td>
</tr>
<tr>
<td>21.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1671_s5/F</td>
</tr>
<tr>
<td>24.692</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>cpu_inst/n1671_s3/I1</td>
</tr>
<tr>
<td>25.718</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1671_s3/F</td>
</tr>
<tr>
<td>26.137</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cpu_inst/n1671_s2/I0</td>
</tr>
<tr>
<td>27.169</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1671_s2/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cpu_inst/exmem_alu_out_14_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cpu_inst/exmem_alu_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.810, 33.959%; route: 16.674, 64.274%; tC2Q: 0.458, 1.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>16.948</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>cpu_inst/alu_inst/n53_s4/I0</td>
</tr>
<tr>
<td>17.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s4/F</td>
</tr>
<tr>
<td>18.972</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>cpu_inst/n1674_s10/I0</td>
</tr>
<tr>
<td>19.794</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1674_s10/F</td>
</tr>
<tr>
<td>19.800</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>cpu_inst/n1674_s6/I1</td>
</tr>
<tr>
<td>20.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1674_s6/F</td>
</tr>
<tr>
<td>22.940</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>cpu_inst/n1658_s10/I1</td>
</tr>
<tr>
<td>24.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1658_s10/F</td>
</tr>
<tr>
<td>24.529</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>cpu_inst/n1658_s8/I0</td>
</tr>
<tr>
<td>25.331</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1658_s8/F</td>
</tr>
<tr>
<td>25.750</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>cpu_inst/n1658_s5/I0</td>
</tr>
<tr>
<td>26.376</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1658_s5/F</td>
</tr>
<tr>
<td>26.381</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>cpu_inst/n1658_s2/I2</td>
</tr>
<tr>
<td>27.007</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1658_s2/F</td>
</tr>
<tr>
<td>27.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>cpu_inst/exmem_alu_out_27_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>cpu_inst/exmem_alu_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.117, 43.120%; route: 14.206, 55.102%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>cpu_inst/alu_input_a_20_s1/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s1/F</td>
</tr>
<tr>
<td>12.901</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>cpu_inst/alu_input_a_20_s0/I1</td>
</tr>
<tr>
<td>14.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s0/F</td>
</tr>
<tr>
<td>15.972</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpu_inst/alu_inst/n51_s7/I2</td>
</tr>
<tr>
<td>17.033</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s7/F</td>
</tr>
<tr>
<td>17.453</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>cpu_inst/alu_inst/n53_s5/I0</td>
</tr>
<tr>
<td>18.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s5/F</td>
</tr>
<tr>
<td>20.666</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>cpu_inst/n1681_s14/I0</td>
</tr>
<tr>
<td>21.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s14/F</td>
</tr>
<tr>
<td>21.771</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>cpu_inst/n1681_s11/I3</td>
</tr>
<tr>
<td>22.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s11/F</td>
</tr>
<tr>
<td>23.298</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>cpu_inst/n1665_s4/I0</td>
</tr>
<tr>
<td>24.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1665_s4/F</td>
</tr>
<tr>
<td>25.904</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>cpu_inst/n1665_s2/I1</td>
</tr>
<tr>
<td>26.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1665_s2/F</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>cpu_inst/exmem_alu_out_20_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>cpu_inst/exmem_alu_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.197, 39.661%; route: 15.055, 58.556%; tC2Q: 0.458, 1.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.242</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu_inst/alu_input_a_12_s1/I2</td>
</tr>
<tr>
<td>10.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_12_s1/F</td>
</tr>
<tr>
<td>12.975</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>cpu_inst/alu_input_a_12_s0/I1</td>
</tr>
<tr>
<td>13.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_12_s0/F</td>
</tr>
<tr>
<td>15.416</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>cpu_inst/alu_inst/n50_s7/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n50_s7/F</td>
</tr>
<tr>
<td>16.897</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>cpu_inst/alu_inst/n52_s5/I0</td>
</tr>
<tr>
<td>17.996</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n52_s5/F</td>
</tr>
<tr>
<td>19.296</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>cpu_inst/n1661_s10/I0</td>
</tr>
<tr>
<td>19.922</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1661_s10/F</td>
</tr>
<tr>
<td>20.727</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>cpu_inst/n1661_s9/I3</td>
</tr>
<tr>
<td>21.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1661_s9/F</td>
</tr>
<tr>
<td>23.120</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>cpu_inst/n1661_s5/I0</td>
</tr>
<tr>
<td>24.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1661_s5/F</td>
</tr>
<tr>
<td>24.973</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][A]</td>
<td>cpu_inst/n1661_s3/I0</td>
</tr>
<tr>
<td>25.599</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1661_s3/F</td>
</tr>
<tr>
<td>26.089</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cpu_inst/n1661_s2/I0</td>
</tr>
<tr>
<td>26.911</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1661_s2/F</td>
</tr>
<tr>
<td>26.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cpu_inst/exmem_alu_out_24_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cpu_inst/exmem_alu_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.065, 35.292%; route: 16.162, 62.923%; tC2Q: 0.458, 1.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.932</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>17.352</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>cpu_inst/alu_inst/n51_s5/I1</td>
</tr>
<tr>
<td>18.384</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s5/F</td>
</tr>
<tr>
<td>18.401</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>cpu_inst/n1660_s12/I0</td>
</tr>
<tr>
<td>19.223</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s12/F</td>
</tr>
<tr>
<td>19.228</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpu_inst/n1660_s11/I3</td>
</tr>
<tr>
<td>20.260</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s11/F</td>
</tr>
<tr>
<td>22.847</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>cpu_inst/n1660_s10/I0</td>
</tr>
<tr>
<td>23.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s10/F</td>
</tr>
<tr>
<td>23.952</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[2][B]</td>
<td>cpu_inst/n1660_s8/I0</td>
</tr>
<tr>
<td>24.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s8/F</td>
</tr>
<tr>
<td>25.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>cpu_inst/n1660_s5/I0</td>
</tr>
<tr>
<td>26.205</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s5/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td>cpu_inst/n1660_s2/I2</td>
</tr>
<tr>
<td>26.836</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1660_s2/F</td>
</tr>
<tr>
<td>26.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td>cpu_inst/exmem_alu_out_25_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C11[1][B]</td>
<td>cpu_inst/exmem_alu_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.517, 44.970%; route: 13.635, 53.240%; tC2Q: 0.458, 1.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.589</td>
<td>2.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cpu_inst/alu_input_a_23_s1/I2</td>
</tr>
<tr>
<td>11.688</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_23_s1/F</td>
</tr>
<tr>
<td>13.316</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>cpu_inst/alu_input_a_23_s0/I1</td>
</tr>
<tr>
<td>13.942</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_23_s0/F</td>
</tr>
<tr>
<td>16.216</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>cpu_inst/alu_inst/n55_s7/I2</td>
</tr>
<tr>
<td>17.242</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n55_s7/F</td>
</tr>
<tr>
<td>17.663</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpu_inst/alu_inst/n55_s5/I1</td>
</tr>
<tr>
<td>18.485</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n55_s5/F</td>
</tr>
<tr>
<td>19.294</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>cpu_inst/n1679_s14/I1</td>
</tr>
<tr>
<td>20.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s14/F</td>
</tr>
<tr>
<td>22.229</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>cpu_inst/n1679_s10/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s10/F</td>
</tr>
<tr>
<td>23.665</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>cpu_inst/n1679_s5/I1</td>
</tr>
<tr>
<td>24.697</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s5/F</td>
</tr>
<tr>
<td>25.518</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>cpu_inst/n1679_s2/I2</td>
</tr>
<tr>
<td>26.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1679_s2/F</td>
</tr>
<tr>
<td>26.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>cpu_inst/exmem_alu_out_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>cpu_inst/exmem_alu_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.073, 35.733%; route: 15.859, 62.462%; tC2Q: 0.458, 1.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.589</td>
<td>2.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>cpu_inst/alu_input_a_8_s1/I2</td>
</tr>
<tr>
<td>11.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_8_s1/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>cpu_inst/alu_input_a_8_s0/I1</td>
</tr>
<tr>
<td>12.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_8_s0/F</td>
</tr>
<tr>
<td>14.419</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>cpu_inst/alu_inst/n54_s6/I1</td>
</tr>
<tr>
<td>15.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n54_s6/F</td>
</tr>
<tr>
<td>16.328</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>cpu_inst/alu_inst/n56_s4/I0</td>
</tr>
<tr>
<td>17.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n56_s4/F</td>
</tr>
<tr>
<td>17.932</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>cpu_inst/n1677_s14/I0</td>
</tr>
<tr>
<td>19.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s14/F</td>
</tr>
<tr>
<td>19.037</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>cpu_inst/n1677_s12/I2</td>
</tr>
<tr>
<td>19.663</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s12/F</td>
</tr>
<tr>
<td>22.092</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>cpu_inst/n1677_s8/I0</td>
</tr>
<tr>
<td>23.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s8/F</td>
</tr>
<tr>
<td>23.944</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>cpu_inst/n1677_s4/I3</td>
</tr>
<tr>
<td>24.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s4/F</td>
</tr>
<tr>
<td>25.391</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>cpu_inst/n1677_s2/I1</td>
</tr>
<tr>
<td>26.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1677_s2/F</td>
</tr>
<tr>
<td>26.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>cpu_inst/exmem_alu_out_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>cpu_inst/exmem_alu_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.455, 41.382%; route: 14.351, 56.804%; tC2Q: 0.458, 1.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.932</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>17.352</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>cpu_inst/alu_inst/n51_s5/I1</td>
</tr>
<tr>
<td>18.384</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s5/F</td>
</tr>
<tr>
<td>19.853</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>cpu_inst/n1672_s14/I1</td>
</tr>
<tr>
<td>20.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1672_s14/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>cpu_inst/n1672_s8/I3</td>
</tr>
<tr>
<td>21.307</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1672_s8/F</td>
</tr>
<tr>
<td>22.287</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>cpu_inst/n1656_s7/I2</td>
</tr>
<tr>
<td>22.913</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1656_s7/F</td>
</tr>
<tr>
<td>22.918</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>cpu_inst/n1656_s4/I0</td>
</tr>
<tr>
<td>23.950</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1656_s4/F</td>
</tr>
<tr>
<td>24.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cpu_inst/n1656_s3/I0</td>
</tr>
<tr>
<td>25.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1656_s3/F</td>
</tr>
<tr>
<td>25.809</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cpu_inst/n1656_s13/I2</td>
</tr>
<tr>
<td>26.435</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1656_s13/F</td>
</tr>
<tr>
<td>26.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cpu_inst/exmem_alu_out_29_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cpu_inst/exmem_alu_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.868, 43.112%; route: 13.883, 55.070%; tC2Q: 0.458, 1.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.932</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>17.352</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>cpu_inst/alu_inst/n51_s5/I1</td>
</tr>
<tr>
<td>18.384</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s5/F</td>
</tr>
<tr>
<td>19.853</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>cpu_inst/n1668_s10/I0</td>
</tr>
<tr>
<td>20.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1668_s10/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>cpu_inst/n1668_s8/I2</td>
</tr>
<tr>
<td>21.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1668_s8/F</td>
</tr>
<tr>
<td>23.137</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>cpu_inst/n1668_s6/I0</td>
</tr>
<tr>
<td>23.762</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1668_s6/F</td>
</tr>
<tr>
<td>24.180</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>cpu_inst/n1668_s5/I1</td>
</tr>
<tr>
<td>24.982</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1668_s5/F</td>
</tr>
<tr>
<td>25.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>cpu_inst/n1668_s2/I3</td>
</tr>
<tr>
<td>26.223</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1668_s2/F</td>
</tr>
<tr>
<td>26.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>cpu_inst/exmem_alu_out_17_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>cpu_inst/exmem_alu_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.011, 40.048%; route: 14.528, 58.119%; tC2Q: 0.458, 1.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.556</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>cpu_inst/alu_input_a_30_s1/I2</td>
</tr>
<tr>
<td>11.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s1/F</td>
</tr>
<tr>
<td>11.593</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>cpu_inst/alu_input_a_30_s0/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s0/F</td>
</tr>
<tr>
<td>14.597</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>cpu_inst/alu_inst/n31_s3/I2</td>
</tr>
<tr>
<td>15.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n31_s3/F</td>
</tr>
<tr>
<td>17.981</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>cpu_inst/n1655_s8/I2</td>
</tr>
<tr>
<td>19.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1655_s8/F</td>
</tr>
<tr>
<td>19.834</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>cpu_inst/n1675_s6/I1</td>
</tr>
<tr>
<td>20.933</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1675_s6/F</td>
</tr>
<tr>
<td>23.537</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>cpu_inst/n1675_s3/I0</td>
</tr>
<tr>
<td>24.163</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1675_s3/F</td>
</tr>
<tr>
<td>25.452</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_inst/n1675_s2/I0</td>
</tr>
<tr>
<td>26.078</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1675_s2/F</td>
</tr>
<tr>
<td>26.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_inst/exmem_alu_out_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_inst/exmem_alu_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 34.069%; route: 15.927, 64.087%; tC2Q: 0.458, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.061</td>
<td>2.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>cpu_inst/alu_input_a_24_s1/I2</td>
</tr>
<tr>
<td>12.160</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_24_s1/F</td>
</tr>
<tr>
<td>12.165</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>cpu_inst/alu_input_a_24_s0/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_24_s0/F</td>
</tr>
<tr>
<td>15.653</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>cpu_inst/alu_inst/n56_s7/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n56_s7/F</td>
</tr>
<tr>
<td>16.763</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>cpu_inst/alu_inst/n56_s5/I1</td>
</tr>
<tr>
<td>17.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n56_s5/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>cpu_inst/n1678_s14/I1</td>
</tr>
<tr>
<td>19.642</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1678_s14/F</td>
</tr>
<tr>
<td>20.941</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>cpu_inst/n1670_s7/I1</td>
</tr>
<tr>
<td>22.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1670_s7/F</td>
</tr>
<tr>
<td>23.978</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>cpu_inst/n1670_s4/I1</td>
</tr>
<tr>
<td>24.780</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1670_s4/F</td>
</tr>
<tr>
<td>25.199</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>cpu_inst/n1670_s2/I1</td>
</tr>
<tr>
<td>26.021</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1670_s2/F</td>
</tr>
<tr>
<td>26.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>cpu_inst/exmem_alu_out_15_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>cpu_inst/exmem_alu_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.938, 40.081%; route: 14.399, 58.071%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.232</td>
<td>3.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu_inst/alu_input_a_10_s1/I2</td>
</tr>
<tr>
<td>12.258</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s1/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>cpu_inst/alu_input_a_10_s0/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_10_s0/F</td>
</tr>
<tr>
<td>15.906</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_inst/alu_inst/n51_s8/I2</td>
</tr>
<tr>
<td>16.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s8/F</td>
</tr>
<tr>
<td>16.948</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>cpu_inst/alu_inst/n53_s4/I0</td>
</tr>
<tr>
<td>17.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s4/F</td>
</tr>
<tr>
<td>19.131</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>cpu_inst/n1666_s12/I1</td>
</tr>
<tr>
<td>19.953</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s12/F</td>
</tr>
<tr>
<td>19.959</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>cpu_inst/n1666_s11/I3</td>
</tr>
<tr>
<td>20.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s11/F</td>
</tr>
<tr>
<td>20.996</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>cpu_inst/n1666_s9/I2</td>
</tr>
<tr>
<td>22.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s9/F</td>
</tr>
<tr>
<td>23.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>cpu_inst/n1666_s6/I0</td>
</tr>
<tr>
<td>23.860</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s6/F</td>
</tr>
<tr>
<td>23.866</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cpu_inst/n1666_s4/I1</td>
</tr>
<tr>
<td>24.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s4/F</td>
</tr>
<tr>
<td>24.903</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cpu_inst/n1666_s2/I2</td>
</tr>
<tr>
<td>26.002</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1666_s2/F</td>
</tr>
<tr>
<td>26.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cpu_inst/exmem_alu_out_19_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cpu_inst/exmem_alu_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.820, 47.706%; route: 12.498, 50.444%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>11.061</td>
<td>2.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>cpu_inst/alu_input_a_24_s1/I2</td>
</tr>
<tr>
<td>12.160</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_24_s1/F</td>
</tr>
<tr>
<td>12.165</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>cpu_inst/alu_input_a_24_s0/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_24_s0/F</td>
</tr>
<tr>
<td>15.653</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>cpu_inst/alu_inst/n56_s7/I1</td>
</tr>
<tr>
<td>16.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n56_s7/F</td>
</tr>
<tr>
<td>16.763</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>cpu_inst/alu_inst/n56_s5/I1</td>
</tr>
<tr>
<td>17.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n56_s5/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>cpu_inst/n1678_s14/I1</td>
</tr>
<tr>
<td>19.642</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1678_s14/F</td>
</tr>
<tr>
<td>20.452</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>cpu_inst/n1678_s8/I1</td>
</tr>
<tr>
<td>21.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1678_s8/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_inst/n1678_s3/I3</td>
</tr>
<tr>
<td>22.521</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1678_s3/F</td>
</tr>
<tr>
<td>24.773</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>cpu_inst/n1678_s2/I0</td>
</tr>
<tr>
<td>25.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1678_s2/F</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>cpu_inst/exmem_alu_out_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>cpu_inst/exmem_alu_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.378, 42.107%; route: 13.810, 56.033%; tC2Q: 0.458, 1.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/exmem_alu_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>cpu_inst/memwb_rd_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_inst/regfile/registers[0]_0_s165/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/regfile/registers[0]_0_s165/F</td>
</tr>
<tr>
<td>7.267</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>cpu_inst/alu_input_a_30_s3/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_30_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>cpu_inst/alu_input_a_20_s1/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s1/F</td>
</tr>
<tr>
<td>12.901</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>cpu_inst/alu_input_a_20_s0/I1</td>
</tr>
<tr>
<td>14.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_input_a_20_s0/F</td>
</tr>
<tr>
<td>15.972</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpu_inst/alu_inst/n51_s7/I2</td>
</tr>
<tr>
<td>17.033</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n51_s7/F</td>
</tr>
<tr>
<td>17.453</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>cpu_inst/alu_inst/n53_s5/I0</td>
</tr>
<tr>
<td>18.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/alu_inst/n53_s5/F</td>
</tr>
<tr>
<td>20.666</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>cpu_inst/n1681_s14/I0</td>
</tr>
<tr>
<td>21.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s14/F</td>
</tr>
<tr>
<td>21.771</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>cpu_inst/n1681_s11/I3</td>
</tr>
<tr>
<td>22.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s11/F</td>
</tr>
<tr>
<td>23.612</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>cpu_inst/n1681_s5/I1</td>
</tr>
<tr>
<td>24.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s5/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>cpu_inst/n1681_s2/I2</td>
</tr>
<tr>
<td>25.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_inst/n1681_s2/F</td>
</tr>
<tr>
<td>25.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td style=" font-weight:bold;">cpu_inst/exmem_alu_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>cpu_inst/exmem_alu_out_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>cpu_inst/exmem_alu_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.474, 42.711%; route: 13.591, 55.420%; tC2Q: 0.458, 1.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_alu_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>cpu_inst/memwb_alu_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_alu_out_1_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">cpu_inst/regfile/registers[0]_registers[0]_1_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.720%; tC2Q: 0.333, 55.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>cpu_inst/pc_21_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_21_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>cpu_inst/n169_s0/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n169_s0/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>cpu_inst/pc_21_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>cpu_inst/pc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_24_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>txCounter_24_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_24_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>n609_s14/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">n609_s14/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>txCounter_24_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>txCounter_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>cpu_inst/pc_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_14_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>cpu_inst/n176_s0/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n176_s0/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>cpu_inst/pc_14_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>cpu_inst/pc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu_inst/pc_22_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_22_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu_inst/n168_s0/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n168_s0/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu_inst/pc_22_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu_inst/pc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">txBitNumber_0_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n717_s8/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n717_s8/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">txBitNumber_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>txBitNumber_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">txBitNumber_2_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n713_s9/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n713_s9/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">txBitNumber_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>txBitNumber_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">txCounter_6_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>n627_s14/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">n627_s14/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">txCounter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>txCounter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>n618_s14/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">n618_s14/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>txCounter_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>n611_s14/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">n611_s14/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>txCounter_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>cpu_inst/pc_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_7_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>cpu_inst/n183_s0/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n183_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>cpu_inst/pc_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>cpu_inst/pc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>cpu_inst/pc_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_8_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>cpu_inst/n182_s0/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n182_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>cpu_inst/pc_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>cpu_inst/pc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>cpu_inst/pc_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_16_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>cpu_inst/n174_s0/I1</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n174_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>cpu_inst/pc_16_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>cpu_inst/pc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>cpu_inst/pc_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_17_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>cpu_inst/n173_s0/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n173_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>cpu_inst/pc_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>cpu_inst/pc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>cpu_inst/pc_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_20_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>cpu_inst/n170_s0/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n170_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>cpu_inst/pc_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>cpu_inst/pc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpu_inst/pc_30_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_30_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpu_inst/n160_s0/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n160_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpu_inst/pc_30_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpu_inst/pc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>n619_s14/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">n619_s14/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>txCounter_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>cpu_inst/pc_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_18_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>cpu_inst/n172_s0/I1</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n172_s0/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>cpu_inst/pc_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>cpu_inst/pc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txByteCounter_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>txByteCounter_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>txByteCounter_1_s6/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">txByteCounter_1_s6/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>n635_s10/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">n635_s10/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">txByteCounter_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>txByteCounter_1_s6/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>txByteCounter_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>n613_s14/I3</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">n613_s14/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>cpu_inst/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_2_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>cpu_inst/n188_s1/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_inst/n188_s1/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>cpu_inst/pc_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>cpu_inst/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_alu_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>cpu_inst/memwb_alu_out_25_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_alu_out_25_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td style=" font-weight:bold;">cpu_inst/regfile/registers[0]_registers[0]_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.646%; tC2Q: 0.333, 38.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_alu_out_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>cpu_inst/memwb_alu_out_13_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_alu_out_13_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20</td>
<td style=" font-weight:bold;">cpu_inst/regfile/registers[0]_registers[0]_0_3_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_3_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.419%; tC2Q: 0.333, 37.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_alu_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>cpu_inst/memwb_alu_out_25_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_alu_out_25_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">cpu_inst/regfile/registers[0]_registers[0]_0_6_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 62.469%; tC2Q: 0.333, 37.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_inst/memwb_alu_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>cpu_inst/memwb_alu_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">cpu_inst/memwb_alu_out_5_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td style=" font-weight:bold;">cpu_inst/regfile/registers[0]_registers[0]_1_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>470</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_1_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15</td>
<td>cpu_inst/regfile/registers[0]_registers[0]_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 62.538%; tC2Q: 0.333, 37.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dataArray[0]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dataArray[0]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dataArray[0]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dataArray[0]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dataArray[0]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dataArray[0]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dataArray[0]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dataArray[0]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dataArray[0]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dataArray[1]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dataArray[1]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dataArray[1]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dataArray[3]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dataArray[3]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dataArray[3]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_5_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_inst/ifid_pc_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_inst/ifid_pc_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_inst/ifid_pc_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_inst/idex_pc_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_inst/idex_pc_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_inst/idex_pc_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_inst/idex_pc_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_inst/idex_pc_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_inst/idex_pc_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_inst/ifid_pc_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_inst/ifid_pc_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_inst/ifid_pc_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>470</td>
<td>clk_d</td>
<td>-8.369</td>
<td>0.262</td>
</tr>
<tr>
<td>146</td>
<td>idex_reset</td>
<td>2.445</td>
<td>2.664</td>
</tr>
<tr>
<td>122</td>
<td>idex_alu_op[0]</td>
<td>5.386</td>
<td>3.186</td>
</tr>
<tr>
<td>89</td>
<td>alu_input_b[3]</td>
<td>-2.305</td>
<td>3.164</td>
</tr>
<tr>
<td>80</td>
<td>alu_input_b[2]</td>
<td>-2.141</td>
<td>3.301</td>
</tr>
<tr>
<td>75</td>
<td>alu_input_b[0]</td>
<td>-5.466</td>
<td>2.873</td>
</tr>
<tr>
<td>73</td>
<td>alu_input_b[1]</td>
<td>-4.902</td>
<td>2.627</td>
</tr>
<tr>
<td>61</td>
<td>idex_alu_op[2]</td>
<td>7.003</td>
<td>2.840</td>
</tr>
<tr>
<td>59</td>
<td>alu_input_b[4]</td>
<td>-3.402</td>
<td>4.737</td>
</tr>
<tr>
<td>52</td>
<td>rom_data_out_0_100</td>
<td>-6.817</td>
<td>4.714</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C17</td>
<td>83.33%</td>
</tr>
<tr>
<td>R9C9</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C35</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
