<!DOCTYPE html><html class="appearance-auto" lang="en"><head><meta charset="UTF-8"><title>RISC-V Machine-Level ISA</title><meta name="description" content="This man is too lazy to introduce himself"><meta name="viewport" content="width=device-width, minimum-scale=1.0, maximum-scale=1.0, user-scalable=no, initial-scale=1"><!-- Google Analytics --><!-- End Google Analytics -->
<!-- Baidu Analytics --><!-- End Baidu Analytics --><link rel="icon" href="/images/favicon.ico"><link rel="stylesheet" href="/style/common/bulma.css"><link rel="stylesheet" href="/style/base.css"><link rel="stylesheet" href="/style/common/helper.css"><script src="/js/common.js"></script><link rel="stylesheet" href="/style/post.css"><link rel="stylesheet" href="/style/themes/highlight-theme-light.css"><link rel="stylesheet" href="/style/common/jquery.fancybox.min.css"><script src="/js/highlight.pack.js"></script><meta name="description" content="Supervisor RegistersSupervisor Status Register (sstatus)sstatus 是一个 SXLEN 位的可读写寄存器，是 mstatus 寄存器的子集



Field
Function



SPP
指示进入 S-mode 之前的特权级，0 为 U-mode，否则为 1


SIE
使能 S-mode 下的所有中断；在 U-mode 下无视该值，默认开启


SPIE
指示陷入 S-mode 之前，supervisor 的中断是否被开启


UXL
控制 U-mode 下的 XLEN，即 UXLEN


MXR
访问虚拟内存时，读取的特权级要求，0 时只有 readable 的 page 能成功，1 时 executable 的 page 也能读取


SU.."><meta name="generator" content="Hexo 6.3.0"><link rel="alternate" href="/atom.xml" title="Hexo" type="application/atom+xml">
</head><body class="is-flex is-flex-direction-column"><header class="header-widget is-flex-shrink-0 is-hidden-mobile"><div class="container is-fullhd is-flex is-justify-content-space-between is-align-items-center is-full-height"><section class="is-hidden-mobile is-flex-shrink-0"><h2><a href="/">Xinrui Zheng's blog</a></h2></section><h3 class="is-hidden-mobile is-family-serif is-full-height is-flex is-align-items-center is-flex-shrink-0"><div class="is-full-height" id="postTopic"><p class="is-full-height is-flex-shrink-0 is-flex is-align-items-center is-justify-content-center">RISC-V Machine-Level ISA</p><p class="is-full-height is-flex-shrink-0 is-flex is-align-items-center is-justify-content-center">Click back to the top</p></div></h3><aside class="is-flex-shrink-0"><h3 class="is-inline-block"><a href="/">Home</a></h3><h3 class="is-inline-block"><a href="/about">About</a></h3><h3 class="is-inline-block"><a href="/archives">Archives</a></h3></aside></div></header><header class="is-flex header-widget is-flex-shrink-0 is-align-items-center is-justify-content-center is-hidden-tablet"><h3 class="is-inline-block"><a href="/">Home</a></h3><h3 class="is-inline-block"><a href="/about">About</a></h3><h3 class="is-inline-block"><a href="/archives">Archives</a></h3></header><main><main class="container is-max-widescreen content section post-page pt-4 px-4"><div class="columns is-flex-desktop is-justify-content-center is-flex-direction-row-reverse"><div class="column is-3 is-hidden-mobile"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Supervisor-Registers"><span class="toc-text">Supervisor Registers</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Status-Register-sstatus"><span class="toc-text">Supervisor Status Register (sstatus)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Trap-Vector-Base-Address-Register-stvec"><span class="toc-text">Supervisor Trap Vector Base Address Register (stvec)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Interrupt-Register-sip-and-sie"><span class="toc-text">Supervisor Interrupt Register (sip and sie)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Timers-and-Performance-Counters"><span class="toc-text">Supervisor Timers and Performance Counters</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Counter-Enable-Register-scounteren"><span class="toc-text">Counter-Enable Register (scounteren)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Scratch-Register-sscratch"><span class="toc-text">Supervisor Scratch Register (sscratch)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Exception-Program-Counter-sepc"><span class="toc-text">Supervisor Exception Program Counter (sepc)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Cause-Register-scause"><span class="toc-text">Supervisor Cause Register (scause)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Trap-Value-Register-stval"><span class="toc-text">Supervisor Trap Value Register (stval)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Environment-Configuration-Register-senvcfg"><span class="toc-text">Supervisor Environment Configuration Register (senvcfg)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Address-Translation-and-Protection-Register-satp"><span class="toc-text">Supervisor Address Translation and Protection Register (satp)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Supervisor-Instructions"><span class="toc-text">Supervisor Instructions</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#SRET"><span class="toc-text">SRET</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Memory-Management-Fence-Instruction"><span class="toc-text">Supervisor Memory-Management Fence Instruction</span></a></li></ol></li></ol></div><div class="column is-9"><header class="my-4"><a href="/tags/RISC-V"><i class="tag post-item-tag">RISC-V</i></a><a href="/tags/Hardware"><i class="tag post-item-tag">Hardware</i></a><a href="/tags/Privileged%20mode"><i class="tag post-item-tag">Privileged mode</i></a></header><h1 class="mt-0 mb-1 is-family-serif" id="postTitle">RISC-V Machine-Level ISA</h1><time class="has-text-grey" datetime="2023-09-01T02:11:18.600Z">2023-09-01</time><article class="mt-2 post-content"><h2 id="Supervisor-Registers"><a href="#Supervisor-Registers" class="headerlink" title="Supervisor Registers"></a>Supervisor Registers</h2><h3 id="Supervisor-Status-Register-sstatus"><a href="#Supervisor-Status-Register-sstatus" class="headerlink" title="Supervisor Status Register (sstatus)"></a>Supervisor Status Register (<code>sstatus</code>)</h3><p><code>sstatus</code> 是一个 SXLEN 位的可读写寄存器，是 <code>mstatus</code> 寄存器的子集</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody><tr>
<td>SPP</td>
<td>指示进入 S-mode 之前的特权级，0 为 U-mode，否则为 1</td>
</tr>
<tr>
<td>SIE</td>
<td>使能 S-mode 下的所有中断；在 U-mode 下无视该值，默认开启</td>
</tr>
<tr>
<td>SPIE</td>
<td>指示陷入 S-mode 之前，supervisor 的中断是否被开启</td>
</tr>
<tr>
<td>UXL</td>
<td>控制 U-mode 下的 XLEN，即 UXLEN</td>
</tr>
<tr>
<td>MXR</td>
<td>访问虚拟内存时，读取的特权级要求，0 时只有 readable 的 page 能成功，1 时 executable 的 page 也能读取</td>
</tr>
<tr>
<td>SUM</td>
<td>访问虚拟内存时，读写的特权级要求，0 时访问 U-mode 可访问的页会失败，1 时能成功。Note S-mode 从不会执行用户页上的代码，不管 SUM 位</td>
</tr>
<tr>
<td>UBE</td>
<td>控制用户态内存访问的大小端</td>
</tr>
</tbody></table>
<h3 id="Supervisor-Trap-Vector-Base-Address-Register-stvec"><a href="#Supervisor-Trap-Vector-Base-Address-Register-stvec" class="headerlink" title="Supervisor Trap Vector Base Address Register (stvec)"></a>Supervisor Trap Vector Base Address Register (<code>stvec</code>)</h3><p><code>stvec</code> 是一个 SXLEN 位的可读写寄存器，保存 trap vector configuration</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody><tr>
<td>BASE</td>
<td>可以是虚拟地址或者物理地址，指向 trap 处理函数</td>
</tr>
<tr>
<td>MODE</td>
<td>0 表示 Direct 访问，所有异常发生都会将 PC 设置为 BASE；1 表示 Vector 访问，同步中断会将 PC 设置为 BASE + 4 $\times$ cause</td>
</tr>
</tbody></table>
<h3 id="Supervisor-Interrupt-Register-sip-and-sie"><a href="#Supervisor-Interrupt-Register-sip-and-sie" class="headerlink" title="Supervisor Interrupt Register (sip and sie)"></a>Supervisor Interrupt Register (<code>sip</code> and <code>sie</code>)</h3><p><code>sip</code> 寄存器是一个 SXLEN 位的可读写寄存器，包括了被悬置的中断信息</p>
<p><code>sie</code> 寄存器是一个 SXLEN 位的可读写寄存器，包括了中断使能位</p>
<p>不同中断对应寄存器上不同位。在 S-mode，只有在 <code>sstatus</code> 寄存器 SIE 为 1 同时 <code>sie</code> 上对应中断位使能的时候，才能发生中断。</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody><tr>
<td>SEIE&#x2F;SEIP</td>
<td>外部中断</td>
</tr>
<tr>
<td>STIE&#x2F;STIP</td>
<td>时钟中断</td>
</tr>
<tr>
<td>SSIE&#x2F;SSIP</td>
<td>软件中断</td>
</tr>
</tbody></table>
<h3 id="Supervisor-Timers-and-Performance-Counters"><a href="#Supervisor-Timers-and-Performance-Counters" class="headerlink" title="Supervisor Timers and Performance Counters"></a>Supervisor Timers and Performance Counters</h3><p>和用户层软件用的相同的硬件性能监视器设施，包括 <code>time</code>、<code>cycle</code>、<code>instret</code> CSRs</p>
<h3 id="Counter-Enable-Register-scounteren"><a href="#Counter-Enable-Register-scounteren" class="headerlink" title="Counter-Enable Register (scounteren)"></a>Counter-Enable Register (<code>scounteren</code>)</h3><p><code>scounteren</code> 是一个 32 位的寄存器，控制 U-mode 下硬件性能监视计数器</p>
<h3 id="Supervisor-Scratch-Register-sscratch"><a href="#Supervisor-Scratch-Register-sscratch" class="headerlink" title="Supervisor Scratch Register (sscratch)"></a>Supervisor Scratch Register (<code>sscratch</code>)</h3><p><code>sscratch</code> 是一个 SXLEN 位的可读写寄存器，在执行用户态程序时，用来保存一个指向硬件线程独有的 supervisor context 指针。</p>
<p>在 trap 处理函数开始，<code>sscratch</code> 和用户寄存器交换，从而提供初始化工作寄存器</p>
<h3 id="Supervisor-Exception-Program-Counter-sepc"><a href="#Supervisor-Exception-Program-Counter-sepc" class="headerlink" title="Supervisor Exception Program Counter (sepc)"></a>Supervisor Exception Program Counter (<code>sepc</code>)</h3><p><code>sepc</code> 是一个 SXLEN 位的可读写寄存器。其最低位一直是 0。其用于保存所有有效虚拟地址，在陷入到 S-mode 时，用于记录发生中断的指令虚拟地址。</p>
<h3 id="Supervisor-Cause-Register-scause"><a href="#Supervisor-Cause-Register-scause" class="headerlink" title="Supervisor Cause Register (scause)"></a>Supervisor Cause Register (<code>scause</code>)</h3><p><code>scause</code> 是一个 SXLEN 位的可读写寄存器，在陷入 S-mode 时，用于记录造成陷入的原因。</p>
<h3 id="Supervisor-Trap-Value-Register-stval"><a href="#Supervisor-Trap-Value-Register-stval" class="headerlink" title="Supervisor Trap Value Register (stval)"></a>Supervisor Trap Value Register (<code>stval</code>)</h3><p><code>stval</code> 是一个 SXLEN 位的可读写寄存器，在陷入 S-mode 时，写入跟异常相关的信息，辅助异常处理。</p>
<h3 id="Supervisor-Environment-Configuration-Register-senvcfg"><a href="#Supervisor-Environment-Configuration-Register-senvcfg" class="headerlink" title="Supervisor Environment Configuration Register (senvcfg)"></a>Supervisor Environment Configuration Register (<code>senvcfg</code>)</h3><p><code>senvcfg</code> 是一个 SXLEN 位的可读写寄存器，控制 U-mode 下执行环境的特征</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody><tr>
<td>FIOM</td>
<td>为 1，在用户态下执行的 FENCE 指令会被修改，对设备 IO 的访问的排序要求和主存访问的配许要求（待补充）</td>
</tr>
<tr>
<td>CBIE</td>
<td>在 Zicboz 扩展中使用</td>
</tr>
<tr>
<td>CBCFE</td>
<td>在 Zicbom 扩展中使用</td>
</tr>
<tr>
<td>CBZE</td>
<td>在 Zicbom 扩展中使用</td>
</tr>
</tbody></table>
<h3 id="Supervisor-Address-Translation-and-Protection-Register-satp"><a href="#Supervisor-Address-Translation-and-Protection-Register-satp" class="headerlink" title="Supervisor Address Translation and Protection Register (satp)"></a>Supervisor Address Translation and Protection Register (<code>satp</code>)</h3><p><code>satp</code> 寄存器是一个 SXLEN 位的可读写寄存器，控制 S-mode 下的地址翻译和保护。其保存根页表的物理页号。</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody><tr>
<td>PPN</td>
<td>根页表的物理页号</td>
</tr>
<tr>
<td>ASID</td>
<td>地址空间 ID</td>
</tr>
<tr>
<td>MODE</td>
<td>选择当前地址翻译的方式（Bare, Sv39, Sv48, Sv57)</td>
</tr>
</tbody></table>
<h2 id="Supervisor-Instructions"><a href="#Supervisor-Instructions" class="headerlink" title="Supervisor Instructions"></a>Supervisor Instructions</h2><h3 id="SRET"><a href="#SRET" class="headerlink" title="SRET"></a>SRET</h3><p>在处理完陷入事件后返回。详见异常处理</p>
<h3 id="Supervisor-Memory-Management-Fence-Instruction"><a href="#Supervisor-Memory-Management-Fence-Instruction" class="headerlink" title="Supervisor Memory-Management Fence Instruction"></a>Supervisor Memory-Management Fence Instruction</h3><p>SFENCE.VMA 指令用来同步所有对内存数据的更新，因此执行该指令可能造成一些隐式的读写，这些隐式的读写并不一定遵守显式的读写操作。</p>
<p>该指令保证其之前的所有写操作对应当前的硬件线程可见，效果仅限当前硬件线程。在指令中还能指定 ASID 和 VADDR，从而使地址翻译缓存中的特定条目失效。</p>
<ul>
<li>$ASID &#x3D; 0 \and VAddr &#x3D; 0$，排序所有地址空间，所有层页表的读写；还使所有地址空间所有地址翻译缓存条目失效</li>
<li>$ASID &#x3D; 0 \and VAddr \neq 0$，排序指定地址空间，所有层页表的读写；还使指定地址空间所有地址翻译缓存条目失效</li>
<li>$ASID \neq 0 \and VAddr &#x3D; 0$，排序所有地址空间，指定地址所在叶子页表的读写；还使所有地址空间指定地址所在叶子页表翻译缓存条目失效</li>
<li>$ASID \neq 0 \and VAddr \neq 0$，排序指定地址空间，指定地址所在叶子页表的读写；还使指定地址空间指定地址所在叶子页表翻译缓存条目失效</li>
</ul>
<p>在地址无效时，不会引起异常。</p>
</article><section class="jump-container is-flex is-justify-content-space-between my-6"><!-- em is empty placeholder--><a class="button is-default" href="/2023/09/01/RISCV-Memory%20System/" title="RISC-V Memory System"><i class="iconfont icon-prev mr-2 has-text-grey"></i><span class="has-text-weight-semibold">Previous: RISC-V Memory System</span></a><a class="button is-default" href="/2023/08/31/RISCV-Trap/" title="RISC-V Trap"><span class="has-text-weight-semibold">Next: RISC-V Trap</span><i class="iconfont icon-next ml-2 has-text-grey"></i></a></section><article class="mt-6 comment-container"><script async repo="BL-GS/BLGS.github.io" src="https://utteranc.es/client.js" issue-term="pathname" theme="preferred-color-scheme"></script></article></div></div></main></main><footer class="is-flex is-flex-direction-column is-align-items-center is-flex-shrink-0 is-family-serif"><section class="sns-container"><!-- Github--><a title="github" target="_blank" rel="noopener nofollow" href="//github.com/BL-GS"><i class="iconfont icon-github"></i></a><!-- Ins--><!-- RSS--><!-- 知乎--><a title="zhihu" target="_blank" rel="noopener nofollow" href="//zhihu.com/https://www.zhihu.com/people/blgs"><i class="iconfont icon-zhihu"></i></a><!-- 领英--><!-- 脸书--></section><p><span>Copyright ©</span><span> Xinrui Zheng 2023</span></p><div class="is-flex is-justify-content-center is-flex-wrap-wrap"><p>Powered by Hexo &verbar;&nbsp;</p><p class="is-flex is-justify-content-center"><a title="Hexo theme author" target="_blank" rel="noopener" href="//github.com/haojen">Theme by Haojen&nbsp;</a></p><div style="margin-top: 2px"><a class="github-button" title="github-button" target="_blank" rel="noopener" href="https://github.com/haojen/hexo-theme-Claudia" data-color-scheme="no-preference: light; light: light; dark: dark;" data-show-count="true"></a></div></div><div><span></span></div></footer><script async defer src="https://buttons.github.io/buttons.js"></script><script src="/js/jquery-3.6.1.min.js"></script><script src="/js/jquery-fancybox.min.js"></script><script src="/js/img_zoom.js"></script><script src="/js/post.js"></script></body></html>