{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732490531011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 02:22:10 2024 " "Processing started: Mon Nov 25 02:22:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732490531011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732490531011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map DataMem --source=DataMem.v --ini=greybox_disable_cut_checks=on --family=\"MAX 10\" " "Command: quartus_map DataMem --source=DataMem.v --ini=greybox_disable_cut_checks=on --family=\"MAX 10\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732490531011 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "MAX 10 10M08DAF484C8G " "Auto device selection is not supported for MAX 10 device family. The default device, 10M08DAF484C8G, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1732490531529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732490531717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732490531717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732490551504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732490551504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataMem " "Elaborating entity \"DataMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732490551586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:lpm_ram_dq_component " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "DataMem.v" "lpm_ram_dq_component" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732490551690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732490551694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:lpm_ram_dq_component " "Instantiated megafunction \"lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 10 " "Parameter \"lpm_widthad\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732490551694 ""}  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732490551694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 76 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732490551769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 76 6 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732490552900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\"" {  } { { "altram.tdf" "mux" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 193 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491003900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\", which is child of megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 193 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491004182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mdc " "Found entity 1: mux_mdc" {  } { { "db/mux_mdc.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/db/mux_mdc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732491007690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732491007690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mdc lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\|mux_mdc:auto_generated " "Elaborating entity \"mux_mdc\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\|mux_mdc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491007690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\"" {  } { { "altram.tdf" "decode" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 196 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491014329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\", which is child of megafunction instantiation \"lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 196 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/DataMem.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491014351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8gf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8gf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8gf " "Found entity 1: decode_8gf" {  } { { "db/decode_8gf.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/greybox_tmp/db/decode_8gf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732491014487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732491014487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8gf lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\|decode_8gf:auto_generated " "Elaborating entity \"decode_8gf\" for hierarchy \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\|decode_8gf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491014487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732491206805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732491590525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732491590525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59958 " "Implemented 59958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732491595008 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732491595008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59882 " "Implemented 59882 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732491595008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732491595008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5934 " "Peak virtual memory: 5934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732491595103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 02:39:55 2024 " "Processing ended: Mon Nov 25 02:39:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732491595103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:17:45 " "Elapsed time: 00:17:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732491595103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:18 " "Total CPU time (on all processors): 00:17:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732491595103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732491595103 ""}
