--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2574214 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.610ns.
--------------------------------------------------------------------------------

Paths for end point DP/N_bit/out_14 (SLICE_X61Y153.D1), 97644 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_3 (FF)
  Destination:          DP/N_bit/out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_3 to DP/N_bit/out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.DQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_3
    SLICE_X57Y134.C2     net (fanout=15)       0.994   DP/vectorInput/out<3>
    SLICE_X57Y134.C      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1_SW0
    SLICE_X57Y134.B3     net (fanout=1)        0.456   N11
    SLICE_X57Y134.B      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1
    SLICE_X57Y135.B1     net (fanout=1)        0.576   DP/multi8_8/Madd_A2_lut<3>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.604   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lut<5>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.D1     net (fanout=17)       0.869   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.070   DP/N_bit/out<14>
                                                       DP/add/Mmux_out61
                                                       DP/N_bit/out_14
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (2.568ns logic, 5.955ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_3 (FF)
  Destination:          DP/N_bit/out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.489ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_3 to DP/N_bit/out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.DQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_3
    SLICE_X57Y134.C2     net (fanout=15)       0.994   DP/vectorInput/out<3>
    SLICE_X57Y134.C      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1_SW0
    SLICE_X57Y134.B3     net (fanout=1)        0.456   N11
    SLICE_X57Y134.B      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1
    SLICE_X57Y135.B1     net (fanout=1)        0.576   DP/multi8_8/Madd_A2_lut<3>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.570   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lutdi5
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.D1     net (fanout=17)       0.869   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.070   DP/N_bit/out<14>
                                                       DP/add/Mmux_out61
                                                       DP/N_bit/out_14
    -------------------------------------------------  ---------------------------
    Total                                      8.489ns (2.534ns logic, 5.955ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_0 (FF)
  Destination:          DP/N_bit/out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.469ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_0 to DP/N_bit/out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.AQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_0
    SLICE_X56Y134.D3     net (fanout=21)       0.894   DP/vectorInput/out<0>
    SLICE_X56Y134.D      Tilo                  0.068   DP/multi8_8/m10/and_2
                                                       DP/multi8_8/m10/and_21
    SLICE_X57Y135.A1     net (fanout=1)        0.576   DP/multi8_8/m10/and_2
    SLICE_X57Y135.A      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_lut<1>1
    SLICE_X58Y137.C2     net (fanout=3)        0.837   DP/multi8_8/Madd_A2_lut<1>
    SLICE_X58Y137.C      Tilo                  0.068   DP/multi8_8/m20/and_4
                                                       DP/multi8_8/Madd_A2_xor<1>11
    SLICE_X61Y141.D2     net (fanout=1)        0.781   DP/multi8_8/A2<1>
    SLICE_X61Y141.DMUX   Tilo                  0.191   DP/multiResult<3>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.A5     net (fanout=2)        0.296   DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.COUT   Topcya                0.409   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.604   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lut<5>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.D1     net (fanout=17)       0.869   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.070   DP/N_bit/out<14>
                                                       DP/add/Mmux_out61
                                                       DP/N_bit/out_14
    -------------------------------------------------  ---------------------------
    Total                                      8.469ns (2.633ns logic, 5.836ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point DP/N_bit/out_15 (SLICE_X63Y151.A2), 48837 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_3 (FF)
  Destination:          DP/N_bit/out_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.501ns (Levels of Logic = 10)
  Clock Path Skew:      -0.049ns (1.035 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_3 to DP/N_bit/out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.DQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_3
    SLICE_X57Y134.C2     net (fanout=15)       0.994   DP/vectorInput/out<3>
    SLICE_X57Y134.C      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1_SW0
    SLICE_X57Y134.B3     net (fanout=1)        0.456   N11
    SLICE_X57Y134.B      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1
    SLICE_X57Y135.B1     net (fanout=1)        0.576   DP/multi8_8/Madd_A2_lut<3>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.COUT   Topcyb                0.406   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.BMUX   Tcinb                 0.276   DP/multiResult<14>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_xor<14>
    SLICE_X61Y152.B1     net (fanout=6)        0.980   DP/multiResult<13>
    SLICE_X61Y152.DMUX   Topbd                 0.607   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_lut<13>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_xor<15>
    SLICE_X63Y151.A2     net (fanout=1)        0.595   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
    SLICE_X63Y151.CLK    Tas                   0.073   DP/N_bit/out<15>
                                                       DP/add/Mmux_out71
                                                       DP/N_bit/out_15
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (2.711ns logic, 5.790ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_0 (FF)
  Destination:          DP/N_bit/out_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.447ns (Levels of Logic = 10)
  Clock Path Skew:      -0.049ns (1.035 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_0 to DP/N_bit/out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.AQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_0
    SLICE_X56Y134.D3     net (fanout=21)       0.894   DP/vectorInput/out<0>
    SLICE_X56Y134.D      Tilo                  0.068   DP/multi8_8/m10/and_2
                                                       DP/multi8_8/m10/and_21
    SLICE_X57Y135.A1     net (fanout=1)        0.576   DP/multi8_8/m10/and_2
    SLICE_X57Y135.A      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_lut<1>1
    SLICE_X58Y137.C2     net (fanout=3)        0.837   DP/multi8_8/Madd_A2_lut<1>
    SLICE_X58Y137.C      Tilo                  0.068   DP/multi8_8/m20/and_4
                                                       DP/multi8_8/Madd_A2_xor<1>11
    SLICE_X61Y141.D2     net (fanout=1)        0.781   DP/multi8_8/A2<1>
    SLICE_X61Y141.DMUX   Tilo                  0.191   DP/multiResult<3>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.A5     net (fanout=2)        0.296   DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.COUT   Topcya                0.409   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.COUT   Topcyb                0.406   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.BMUX   Tcinb                 0.276   DP/multiResult<14>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_xor<14>
    SLICE_X61Y152.B1     net (fanout=6)        0.980   DP/multiResult<13>
    SLICE_X61Y152.DMUX   Topbd                 0.607   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_lut<13>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_xor<15>
    SLICE_X63Y151.A2     net (fanout=1)        0.595   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
    SLICE_X63Y151.CLK    Tas                   0.073   DP/N_bit/out<15>
                                                       DP/add/Mmux_out71
                                                       DP/N_bit/out_15
    -------------------------------------------------  ---------------------------
    Total                                      8.447ns (2.776ns logic, 5.671ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_0 (FF)
  Destination:          DP/N_bit/out_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 10)
  Clock Path Skew:      -0.049ns (1.035 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_0 to DP/N_bit/out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.AQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_0
    SLICE_X56Y134.D3     net (fanout=21)       0.894   DP/vectorInput/out<0>
    SLICE_X56Y134.D      Tilo                  0.068   DP/multi8_8/m10/and_2
                                                       DP/multi8_8/m10/and_21
    SLICE_X57Y135.A1     net (fanout=1)        0.576   DP/multi8_8/m10/and_2
    SLICE_X57Y135.A      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_lut<1>1
    SLICE_X57Y135.B3     net (fanout=3)        0.340   DP/multi8_8/Madd_A2_lut<1>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.COUT   Topcyb                0.406   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X60Y146.BMUX   Tcinb                 0.276   DP/multiResult<14>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_xor<14>
    SLICE_X61Y152.B1     net (fanout=6)        0.980   DP/multiResult<13>
    SLICE_X61Y152.DMUX   Topbd                 0.607   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_lut<13>
                                                       DP/add/Msub_B[15]_GND_6_o_sub_5_OUT_xor<15>
    SLICE_X63Y151.A2     net (fanout=1)        0.595   DP/add/B[15]_GND_6_o_sub_5_OUT<15>
    SLICE_X63Y151.CLK    Tas                   0.073   DP/N_bit/out<15>
                                                       DP/add/Mmux_out71
                                                       DP/N_bit/out_15
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (2.711ns logic, 5.574ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point DP/N_bit/out_11 (SLICE_X61Y153.A3), 97644 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_3 (FF)
  Destination:          DP/N_bit/out_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_3 to DP/N_bit/out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.DQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_3
    SLICE_X57Y134.C2     net (fanout=15)       0.994   DP/vectorInput/out<3>
    SLICE_X57Y134.C      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1_SW0
    SLICE_X57Y134.B3     net (fanout=1)        0.456   N11
    SLICE_X57Y134.B      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1
    SLICE_X57Y135.B1     net (fanout=1)        0.576   DP/multi8_8/Madd_A2_lut<3>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.604   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lut<5>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.A3     net (fanout=17)       0.752   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.073   DP/N_bit/out<14>
                                                       DP/add/Mmux_out31
                                                       DP/N_bit/out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.409ns (2.571ns logic, 5.838ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_3 (FF)
  Destination:          DP/N_bit/out_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.375ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_3 to DP/N_bit/out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.DQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_3
    SLICE_X57Y134.C2     net (fanout=15)       0.994   DP/vectorInput/out<3>
    SLICE_X57Y134.C      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1_SW0
    SLICE_X57Y134.B3     net (fanout=1)        0.456   N11
    SLICE_X57Y134.B      Tilo                  0.068   N11
                                                       DP/multi8_8/Madd_A2_lut<3>1
    SLICE_X57Y135.B1     net (fanout=1)        0.576   DP/multi8_8/Madd_A2_lut<3>
    SLICE_X57Y135.B      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_xor<3>11
    SLICE_X61Y142.B1     net (fanout=1)        1.009   DP/multi8_8/A2<3>
    SLICE_X61Y142.BMUX   Tilo                  0.197   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.C2     net (fanout=2)        0.468   DP/multi8_8/ADDERTREE_INTERNAL_Madd55
    SLICE_X61Y142.COUT   Topcyc                0.338   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>6
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.570   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lutdi5
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.A3     net (fanout=17)       0.752   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.073   DP/N_bit/out<14>
                                                       DP/add/Mmux_out31
                                                       DP/N_bit/out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.375ns (2.537ns logic, 5.838ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorInput/out_0 (FF)
  Destination:          DP/N_bit/out_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.355ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (1.032 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorInput/out_0 to DP/N_bit/out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y138.AQ     Tcko                  0.337   DP/vectorInput/out<3>
                                                       DP/vectorInput/out_0
    SLICE_X56Y134.D3     net (fanout=21)       0.894   DP/vectorInput/out<0>
    SLICE_X56Y134.D      Tilo                  0.068   DP/multi8_8/m10/and_2
                                                       DP/multi8_8/m10/and_21
    SLICE_X57Y135.A1     net (fanout=1)        0.576   DP/multi8_8/m10/and_2
    SLICE_X57Y135.A      Tilo                  0.068   DP/multi8_8/A2<2>
                                                       DP/multi8_8/Madd_A2_lut<1>1
    SLICE_X58Y137.C2     net (fanout=3)        0.837   DP/multi8_8/Madd_A2_lut<1>
    SLICE_X58Y137.C      Tilo                  0.068   DP/multi8_8/m20/and_4
                                                       DP/multi8_8/Madd_A2_xor<1>11
    SLICE_X61Y141.D2     net (fanout=1)        0.781   DP/multi8_8/A2<1>
    SLICE_X61Y141.DMUX   Tilo                  0.191   DP/multiResult<3>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.A5     net (fanout=2)        0.296   DP/multi8_8/ADDERTREE_INTERNAL_Madd53
    SLICE_X61Y142.COUT   Topcya                0.409   DP/multiResult<5>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>_6
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   DP/multi8_8/ADDERTREE_INTERNAL_Madd5_cy<0>7
    SLICE_X61Y143.BMUX   Tcinb                 0.273   DP/multi8_8/ADDERTREE_INTERNAL_Madd_113
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd5_xor<0>_10
    SLICE_X60Y145.B1     net (fanout=2)        0.712   DP/multi8_8/ADDERTREE_INTERNAL_Madd_92
    SLICE_X60Y145.CMUX   Topbc                 0.545   DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_lut<9>
                                                       DP/multi8_8/ADDERTREE_INTERNAL_Madd8_cy<11>
    SLICE_X63Y149.B2     net (fanout=6)        0.871   DP/multiResult<10>
    SLICE_X63Y149.DMUX   Topbd                 0.604   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_lut<5>
                                                       DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.A3     net (fanout=17)       0.752   DP/add/Mcompar_B[15]_GND_6_o_LessThan_3_o_cy<7>
    SLICE_X61Y153.CLK    Tas                   0.073   DP/N_bit/out<14>
                                                       DP/add/Mmux_out31
                                                       DP/N_bit/out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (2.636ns logic, 5.719ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNT/state_FSM_FFd3 (SLICE_X56Y148.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/state_FSM_FFd4 (FF)
  Destination:          CNT/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/state_FSM_FFd4 to CNT/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y148.CQ     Tcko                  0.115   CNT/state_FSM_FFd4
                                                       CNT/state_FSM_FFd4
    SLICE_X56Y148.C5     net (fanout=1)        0.067   CNT/state_FSM_FFd4
    SLICE_X56Y148.CLK    Tah         (-Th)     0.101   CNT/state_FSM_FFd4
                                                       CNT/state_FSM_FFd3-In1
                                                       CNT/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point CNT/state_FSM_FFd4 (SLICE_X56Y148.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/state_FSM_FFd4 (FF)
  Destination:          CNT/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/state_FSM_FFd4 to CNT/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y148.CQ     Tcko                  0.115   CNT/state_FSM_FFd4
                                                       CNT/state_FSM_FFd4
    SLICE_X56Y148.C5     net (fanout=1)        0.067   CNT/state_FSM_FFd4
    SLICE_X56Y148.CLK    Tah         (-Th)     0.076   CNT/state_FSM_FFd4
                                                       CNT/state_FSM_FFd4-In1
                                                       CNT/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point DP/cnt/count_1 (SLICE_X56Y149.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP/cnt/count_1 (FF)
  Destination:          DP/cnt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP/cnt/count_1 to DP/cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y149.CQ     Tcko                  0.115   DP/cnt/count<1>
                                                       DP/cnt/count_1
    SLICE_X56Y149.C5     net (fanout=2)        0.072   DP/cnt/count<1>
    SLICE_X56Y149.CLK    Tah         (-Th)     0.076   DP/cnt/count<1>
                                                       DP/cnt/Mcount_count_xor<1>11
                                                       DP/cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.571ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: CNT/state_FSM_FFd4/SR
  Logical resource: CNT/state_FSM_FFd1/SR
  Location pin: SLICE_X56Y148.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 19.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: CNT/state_FSM_FFd4/SR
  Logical resource: CNT/state_FSM_FFd2/SR
  Location pin: SLICE_X56Y148.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.610|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2574214 paths, 0 nets, and 742 connections

Design statistics:
   Minimum period:   8.610ns{1}   (Maximum frequency: 116.144MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 22 22:09:08 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5009 MB



