Assigned Driver tft 3.00.a for instance xps_tft_0
xps_tft_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_tft_0 port TFT_VSYNC external with net as port name
Instance xps_tft_0 port TFT_VSYNC connector undefined, using xps_tft_0_TFT_VSYNC
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_tft_0 port TFT_HSYNC external with net as port name
Instance xps_tft_0 port TFT_HSYNC connector undefined, using xps_tft_0_TFT_HSYNC
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_tft_0 port TFT_VGA_R external with net as port name
Instance xps_tft_0 port TFT_VGA_R connector undefined, using xps_tft_0_TFT_VGA_R
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_tft_0 port TFT_VGA_G external with net as port name
Instance xps_tft_0 port TFT_VGA_G connector undefined, using xps_tft_0_TFT_VGA_G
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_tft_0 port TFT_VGA_B external with net as port name
Instance xps_tft_0 port TFT_VGA_B connector undefined, using xps_tft_0_TFT_VGA_B
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_6Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_1Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_6Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_1Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_tft_0 BASEADDR-HIGHADDR:0000000000-0x00001fff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_tft_0 BASEADDR-HIGHADDR:0000000000-0x00001fff - address space overlap!
ERROR:EDK:4056 - INST:xps_tft_0 BASEADDR-HIGHADDR:0000000000-0x00001fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_tft_0 BASEADDR-HIGHADDR:0000000000-0x00001fff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_6Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_1Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88208000-0x88209fff) xps_tft_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Apr 02 07:41:18 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/ee4218-aes/aes2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 212 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_6Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_1Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x81460000-0x8146ffff) Buttons_3Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88208000-0x88209fff) xps_tft_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 92 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\ee4218-aes\aes2\system.mhs line 102 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\ee4218-aes\aes2\system.mhs line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\ee4218-aes\aes2\system.mhs line 48 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\ee4218-aes\aes2\system.mhs line 63 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\ee4218-aes\aes2\system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\ee4218-aes\aes2\system.mhs line 77 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\ee4218-aes\aes2\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\ee4218-aes\aes2\system.mhs line 93 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\ee4218-aes\aes2\system.mhs line 102 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232_dte - C:\ee4218-aes\aes2\system.mhs line 109 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232_dce - C:\ee4218-aes\aes2\system.mhs line 123 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_6bit - C:\ee4218-aes\aes2\system.mhs line 137 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_1bit - C:\ee4218-aes\aes2\system.mhs line 150 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit - C:\ee4218-aes\aes2\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:buttons_3bit - C:\ee4218-aes\aes2\system.mhs line 176 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ddr_sdram - C:\ee4218-aes\aes2\system.mhs line 189 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 - C:\ee4218-aes\aes2\system.mhs line 221 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\ee4218-aes\aes2\system.mhs line 232 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\ee4218-aes\aes2\system.mhs line 262 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\ee4218-aes\aes2\system.mhs line 274 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 - C:\ee4218-aes\aes2\system.mhs line 287 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_tft_0 - C:\ee4218-aes\aes2\system.mhs line 297 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\ee4218-aes\aes2\system.mhs line 48 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\ee4218-aes\aes2\system.mhs line 70 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\ee4218-aes\aes2\system.mhs line 77 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr_sdram_wrapper INSTANCE:ddr_sdram - C:\ee4218-aes\aes2\system.mhs line
189 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. ddr_sdram_wrapper.ngc
../ddr_sdram_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\ee4218-aes\aes2\system.mhs line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/clock_generator_0_wrapper/clock_generator_0_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - C:\ee4218-aes\aes2\system.mhs
line 287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 - C:\ee4218-aes\aes2\system.mhs line
297 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. xps_tft_0_wrapper.ngc
../xps_tft_0_wrapper

Reading NGO file
"C:/ee4218-aes/aes2/implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1030.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/ee4218-aes/aes2/implementation 

Using Flow File: C:/ee4218-aes/aes2/implementation/fpga.flw 
Using Option File(s): 
 C:/ee4218-aes/aes2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm system.bmm
"C:/ee4218-aes/aes2/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm system.bmm
C:/ee4218-aes/aes2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/ee4218-aes/aes2/implementation/system.ngc" ...
Loading design module
"C:/ee4218-aes/aes2/implementation/microblaze_0_wrapper.ngc"...
Loading design module "C:/ee4218-aes/aes2/implementation/mb_plb_wrapper.ngc"...
Loading design module "C:/ee4218-aes/aes2/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/ee4218-aes/aes2/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "C:/ee4218-aes/aes2/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/ee4218-aes/aes2/implementation/xps_tft_0_wrapper.ngc"...
Applying constraints in
"C:/ee4218-aes/aes2/implementation/xps_tft_0_wrapper.ncf" to module
"xps_tft_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/Mshreg_tft_on_reg_br
   am_d2/VCC TNM = TNM_MPLB_ONREG_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2/VCC" (type=ONE).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq0000_f5 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq0000_f5"
   (type=MUXF5).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT4).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).

WARNING:ConstraintSystem:194 - The TNM 'TNM_MPLB_ONREG_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLKDV =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLKDV" TS_sys_clk_pin /
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [system.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE>
   is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [system.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [system.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [system.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden
   on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [system.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [system.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [system.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [system.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [system.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /system/EXPANDED/system/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc
   _phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [system.ucf(354)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV
   46_PIM.PIM_WRITE_MODULE/Mcount_pad_count_lut<2>1 failed to merge with F5
   multiplexer
   DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV
   46_PIM.PIM_WRITE_MODULE/Mcount_pad_count_xor<2>11_f5.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG
   ignored during timing analysis.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1ba791f2) REAL time: 42 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: xps_tft_0_TFT_VGA_R_pin<5>
   	 Comp: xps_tft_0_TFT_VGA_R_pin<4>
   	 Comp: xps_tft_0_TFT_VGA_R_pin<3>
   	 Comp: xps_tft_0_TFT_VGA_R_pin<2>
   	 Comp: xps_tft_0_TFT_VGA_R_pin<1>

WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: xps_tft_0_TFT_VGA_B_pin<5>
   	 Comp: xps_tft_0_TFT_VGA_B_pin<4>
   	 Comp: xps_tft_0_TFT_VGA_B_pin<3>
   	 Comp: xps_tft_0_TFT_VGA_B_pin<2>
   	 Comp: xps_tft_0_TFT_VGA_B_pin<1>

WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: xps_tft_0_TFT_VGA_G_pin<5>
   	 Comp: xps_tft_0_TFT_VGA_G_pin<4>
   	 Comp: xps_tft_0_TFT_VGA_G_pin<3>
   	 Comp: xps_tft_0_TFT_VGA_G_pin<2>
   	 Comp: xps_tft_0_TFT_VGA_G_pin<1>

INFO:Place:834 - Only a subset of IOs are locked. Out of 70 IOs, 55 are locked
   and 15 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1ba791f2) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5b3b26f2) REAL time: 42 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:36df62aa) REAL time: 51 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:36df62aa) REAL time: 51 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:36df62aa) REAL time: 51 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:803d30e) REAL time: 52 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:803d30e) REAL time: 52 secs 

Phase 9.8  Global Placement
....................................
..........................................................
..
.....................................................
................
................
................
Phase 9.8  Global Placement (Checksum:e45097fd) REAL time: 1 mins 29 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e45097fd) REAL time: 1 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6a3c1dbf) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6a3c1dbf) REAL time: 2 mins 4 secs 

Total REAL time to Placer completion: 2 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 59 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   55
Logic Utilization:
  Number of Slice Flip Flops:         4,149 out of  29,504   14
  Number of 4 input LUTs:             4,802 out of  29,504   16
Logic Distribution:
  Number of occupied Slices:          4,536 out of  14,752   30
    Number of Slices containing only related logic:   4,536 out of   4,536 100
    Number of Slices containing unrelated logic:          0 out of   4,536   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,999 out of  29,504   16
    Number used as logic:             4,236
    Number used as a route-thru:        197
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     246

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 83 out of     250   33
    IOB Flip Flops:                      52
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     22 out of      36   61
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         2 out of       8   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      36    8

Average Fanout of Non-Clock Nets:                3.39

Peak Memory Usage:  489 MB
Total REAL time to MAP completion:  2 mins 13 secs 
Total CPU time to MAP completion:   2 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2011-06-20".



Design Summary Report:

 Number of External IOBs                          83 out of 250    33

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100

      Number of External Output IOBs             51
        Number of LOCed External Output IOBs     36 out of 51     70


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            2 out of 8      25
   Number of MULT18X18SIOs                   3 out of 36      8
   Number of RAMB16s                        22 out of 36     61
   Number of Slices                       4536 out of 14752  30
      Number of SLICEMs                    314 out of 7376    4

   Number of LOCed Slices                   52 out of 4536    1
      Number of LOCed SLICEMs               39 out of 314    12



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 102 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Phase  1  : 29333 unrouted;      REAL time: 32 secs 

Phase  2  : 24832 unrouted;      REAL time: 35 secs 

Phase  3  : 7187 unrouted;      REAL time: 42 secs 

Phase  4  : 7193 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y11| No   | 2457 |  0.286     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  738 |  0.291     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGMUX_X1Y10| No   |   98 |  0.287     |  0.547      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y1| No   |  165 |  0.275     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  196 |  0.271     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X2Y11| No   |    5 |  0.158     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  0.646     |  2.622      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.149     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.150     |  1.928      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.673     |  2.710      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.200      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.068ns|     1.932ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.072ns|     1.928ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.076ns|     2.424ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.098ns|     1.902ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.106ns|     0.354ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.114ns|     1.886ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.131ns|     0.329ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.134ns|     2.366ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.158ns|     2.342ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.211ns|     9.789ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.607ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.235ns|     1.765ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.290ns|     1.710ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.338ns|     1.662ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.362ns|     2.138ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.423ns|     2.077ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.452ns|     9.096ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.948ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.510ns|     1.990ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.510ns|     1.990ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.516ns|     1.484ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.549ns|     3.951ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst"     |             |            |            |        |            
       MAXDELAY = 4.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.608ns|     1.892ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.637ns|     1.363ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.641ns|     1.359ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.684ns|     1.816ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.755ns|     1.745ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.757ns|     1.243ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.857ns|     1.143ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.911ns|     1.589ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.912ns|    18.176ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.675ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.934ns|     1.566ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.938ns|     1.562ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.970ns|     1.030ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.980ns|     1.520ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.980ns|     1.020ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.980ns|     1.020ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.982ns|     1.018ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.996ns|     1.004ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.011ns|     0.989ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.032ns|     1.468ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.036ns|     0.964ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.069ns|     0.931ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.087ns|     1.413ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.099ns|     0.901ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.103ns|     0.897ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.226ns|     0.774ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.345ns|     0.655ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.346ns|     0.654ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.346ns|     0.654ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.347ns|     0.653ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.347ns|     0.653ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.350ns|     0.650ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.353ns|     0.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.380ns|     0.620ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.383ns|     0.617ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.388ns|     0.612ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.884ns|     3.116ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.036ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.246ns|     2.754ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.575ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    12.559ns|    14.882ns|       0|           0
  G_DCM1_CLKDV = PERIOD TIMEGRP         "cl | HOLD        |     0.936ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  1_CLKDV" TS_sys_clk_pin /         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.293ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.038ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.578ns|            0|            0|            3|       299979|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.176ns|          N/A|            0|            0|       288581|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.789ns|            0|            0|            3|        10455|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.789ns|          N/A|            0|            0|         9922|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.096ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     14.882ns|          N/A|            0|            0|          940|            0|
| erator_0_SIG_DCM1_CLKDV       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 41 secs 
Total CPU time to PAR completion: 1 mins 9 secs 

Peak Memory Usage:  442 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
INFO:Timing:2802 - Read 102 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please do a search for "timing:2802" at
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1600e,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 299986 paths, 93 nets, and 27272 connections

Design statistics:
   Minimum period:  18.176ns (Maximum frequency:  55.018MHz)
   Maximum net delay:   3.951ns


Analysis completed Wed Apr 02 08:10:07 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 6
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Apr 02 08:10:17 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER.B>:<RAMB16_R
   AMB16B>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Apr 02 08:45:45 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Wed Apr 02 08:46:17 2014
 xsdk.exe -hwspec C:\ee4218-aes\aes2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\ee4218-aes\aes2\etc\system.filters
Done writing Tab View settings to:
	C:\ee4218-aes\aes2\etc\system.gui
