<stg><name>dut_big_mult_v3small<71, 24, 17></name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="2">
<condition id="18">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="23">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="5">
<condition id="22">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="7">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="5">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="41" op_0_bw="64">
<![CDATA[
.preheader142.preheader:0  %pps_V = alloca [5 x i41], align 8

]]></node>
<StgValue><ssdm name="pps_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
.preheader142.preheader:1  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader142:0  %i = phi i3 [ 0, %.preheader142.preheader ], [ %i_10, %.preheader142 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:1  %exitcond13 = icmp eq i3 %i, -3

]]></node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:3  %i_10 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader142:4  br i1 %exitcond13, label %arrayctor.loop1.preheader, label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %pps_V_addr = getelementptr [5 x i41]* %pps_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="pps_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:1  store i41 438916950976, i41* %pps_V_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 1, %arrayctor.loop1.preheader ], [ %i_9, %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond14 = icmp eq i3 %i_1, -3

]]></node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond14, label %.preheader, label %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_64 = zext i3 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_65 = add i3 %i_1, -1

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_66 = zext i3 %tmp_65 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %pps_V_addr_1 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="pps_V_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %pp_V_addr = getelementptr [5 x i40]* @pp_V, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="pp_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="40" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load = load i40* %pp_V_addr, align 8

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %i_9 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %pps_V_load, i32 17, i32 40)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="40" op_0_bw="24">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %r_V_4_cast = zext i24 %tmp to i40

]]></node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %pps_V_addr_2 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="pps_V_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="40" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load = load i40* %pp_V_addr, align 8

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_67 = add i40 %r_V_4_cast, %pp_V_load

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="41" op_0_bw="40">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %tmp_71_cast = zext i40 %tmp_67 to i41

]]></node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  store i41 %tmp_71_cast, i41* %pps_V_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="95" op_0_bw="95" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_s = phi i95 [ %p_Result_22, %._crit_edge143 ], [ undef, %0 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i3 [ %tmp_s, %._crit_edge143 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %i_2, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %tmp_s = add i3 %i_2, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %1, label %._crit_edge143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge143:6  %tmp_70 = zext i3 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge143:7  %pps_V_addr_4 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="pps_V_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_31 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pps_V_addr_3 = getelementptr [5 x i41]* %pps_V, i64 0, i64 4

]]></node>
<StgValue><ssdm name="pps_V_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge143:0  %tmp_69 = trunc i3 %i_2 to i2

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
._crit_edge143:1  %Li = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_69, i1 false, i3 %i_2)

]]></node>
<StgValue><ssdm name="Li"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:2  %Li_cast1 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="Li_cast1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge143:3  %Li_cast = zext i6 %Li to i32

]]></node>
<StgValue><ssdm name="Li_cast"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:4  %Ui = add i7 16, %Li_cast1

]]></node>
<StgValue><ssdm name="Ui"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge143:5  %Ui_1_cast = zext i7 %Ui to i32

]]></node>
<StgValue><ssdm name="Ui_1_cast"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_31 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="17" op_0_bw="41">
<![CDATA[
._crit_edge143:9  %tmp_71 = trunc i41 %p_Val2_31 to i17

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="95" op_0_bw="17">
<![CDATA[
._crit_edge143:10  %loc_V = zext i17 %tmp_71 to i95

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge143:11  %tmp_72 = icmp ugt i32 %Li_cast, %Ui_1_cast

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:12  %tmp_73 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:13  %tmp_74 = sub i7 -34, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:14  %tmp_75 = select i1 %tmp_72, i7 %tmp_73, i7 %Ui

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:15  %tmp_76 = select i1 %tmp_72, i7 %Ui, i7 %tmp_73

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:16  %tmp_77 = select i1 %tmp_72, i7 %tmp_74, i7 %tmp_73

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:17  %tmp_78 = sub i7 -34, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:18  %tmp_79 = zext i7 %tmp_77 to i95

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:19  %tmp_80 = zext i7 %tmp_76 to i95

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:20  %tmp_81 = zext i7 %tmp_78 to i95

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:21  %tmp_82 = shl i95 %loc_V, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge143:22  %tmp_83 = call i95 @llvm.part.select.i95(i95 %tmp_82, i32 94, i32 0)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="95" op_0_bw="1" op_1_bw="95" op_2_bw="95">
<![CDATA[
._crit_edge143:23  %tmp_84 = select i1 %tmp_72, i95 %tmp_83, i95 %tmp_82

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:24  %tmp_85 = shl i95 -1, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:25  %tmp_86 = lshr i95 -1, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:26  %p_demorgan = and i95 %tmp_85, %tmp_86

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:27  %tmp_87 = xor i95 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:28  %tmp_88 = and i95 %p_Val2_s, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:29  %tmp_89 = and i95 %tmp_84, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:30  %p_Result_22 = or i95 %tmp_88, %tmp_89

]]></node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge143:31  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="27" op_0_bw="41">
<![CDATA[
:2  %tmp_68 = trunc i41 %pps_V_load_1 to i27

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="27" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_s = call i95 @llvm.part.set.i95.i27(i95 %p_Val2_s, i27 %tmp_68, i32 68, i32 94)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="95">
<![CDATA[
:4  ret i95 %p_Result_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
