{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481189085689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481189085689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 17:24:43 2016 " "Processing started: Thu Dec 08 17:24:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481189085689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481189085689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes -c aes " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes -c aes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481189085690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1481189086522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_mixcolum.v 1 1 " "Found 1 design units, including 1 entities, in source file word_mixcolum.v" { { "Info" "ISGN_ENTITY_NAME" "1 word_mixcolum " "Found entity 1: word_mixcolum" {  } { { "word_mixcolum.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/word_mixcolum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_aescontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_aescontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aes_controller " "Found entity 1: wb_aes_controller" {  } { { "wb_aescontroller.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/wb_aescontroller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subbytes " "Found entity 1: subbytes" {  } { { "subbytes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/subbytes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolum.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolum.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixcolum " "Found entity 1: mixcolum" {  } { { "mixcolum.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/mixcolum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keysched.v 1 1 " "Found 1 design units, including 1 entities, in source file keysched.v" { { "Info" "ISGN_ENTITY_NAME" "1 keysched " "Found entity 1: keysched" {  } { { "keysched.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/keysched.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_mixcolum.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_mixcolum.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_mixcolum " "Found entity 1: byte_mixcolum" {  } { { "byte_mixcolum.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/byte_mixcolum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481189086812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481189086812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes " "Elaborating entity \"aes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481189086942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes.v(172) " "Verilog HDL assignment warning at aes.v(172): truncated value with size 32 to match size of target (4)" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087059 "|aes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes.v(180) " "Verilog HDL assignment warning at aes.v(180): truncated value with size 32 to match size of target (4)" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087059 "|aes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes.v(196) " "Verilog HDL assignment warning at aes.v(196): truncated value with size 32 to match size of target (4)" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087059 "|aes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes.v(276) " "Verilog HDL assignment warning at aes.v(276): truncated value with size 32 to match size of target (4)" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087059 "|aes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes.v(279) " "Verilog HDL assignment warning at aes.v(279): truncated value with size 32 to match size of target (4)" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087059 "|aes"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_var aes.v(236) " "Verilog HDL Always Construct warning at aes.v(236): inferring latch(es) for variable \"data_var\", which holds its previous value in one or more paths through the always construct" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087060 "|aes"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "round_key_var aes.v(236) " "Verilog HDL Always Construct warning at aes.v(236): inferring latch(es) for variable \"round_key_var\", which holds its previous value in one or more paths through the always construct" {  } { { "aes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087060 "|aes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox sbox:sbox1 " "Elaborating entity \"sbox\" for hierarchy \"sbox:sbox1\"" {  } { { "aes.v" "sbox1" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087064 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_mux_aD sbox.v(58) " "Verilog HDL Always Construct warning at sbox.v(58): inferring latch(es) for variable \"first_mux_aD\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087115 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_mux_aA sbox.v(118) " "Verilog HDL Always Construct warning at sbox.v(118): inferring latch(es) for variable \"end_mux_aA\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_mux_aB sbox.v(118) " "Verilog HDL Always Construct warning at sbox.v(118): inferring latch(es) for variable \"end_mux_aB\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_mux_aC sbox.v(118) " "Verilog HDL Always Construct warning at sbox.v(118): inferring latch(es) for variable \"end_mux_aC\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_mux_aD sbox.v(118) " "Verilog HDL Always Construct warning at sbox.v(118): inferring latch(es) for variable \"end_mux_aD\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "end_mux_data_o_var sbox.v(118) " "Verilog HDL Always Construct warning at sbox.v(118): inferring latch(es) for variable \"end_mux_data_o_var\", which holds its previous value in one or more paths through the always construct" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(166) " "Verilog HDL assignment warning at sbox.v(166): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087116 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(167) " "Verilog HDL assignment warning at sbox.v(167): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087117 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(168) " "Verilog HDL assignment warning at sbox.v(168): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087117 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(169) " "Verilog HDL assignment warning at sbox.v(169): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087117 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(170) " "Verilog HDL assignment warning at sbox.v(170): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(171) " "Verilog HDL assignment warning at sbox.v(171): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(172) " "Verilog HDL assignment warning at sbox.v(172): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(188) " "Verilog HDL assignment warning at sbox.v(188): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(189) " "Verilog HDL assignment warning at sbox.v(189): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(190) " "Verilog HDL assignment warning at sbox.v(190): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087118 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(208) " "Verilog HDL assignment warning at sbox.v(208): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087120 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(209) " "Verilog HDL assignment warning at sbox.v(209): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(210) " "Verilog HDL assignment warning at sbox.v(210): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(228) " "Verilog HDL assignment warning at sbox.v(228): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(229) " "Verilog HDL assignment warning at sbox.v(229): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(230) " "Verilog HDL assignment warning at sbox.v(230): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(245) " "Verilog HDL assignment warning at sbox.v(245): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087121 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(246) " "Verilog HDL assignment warning at sbox.v(246): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087122 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(247) " "Verilog HDL assignment warning at sbox.v(247): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087122 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(248) " "Verilog HDL assignment warning at sbox.v(248): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087122 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(274) " "Verilog HDL assignment warning at sbox.v(274): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087122 "|aes|sbox:sbox1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sbox.v(277) " "Verilog HDL assignment warning at sbox.v(277): truncated value with size 4 to match size of target (1)" {  } { { "sbox.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/sbox.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087122 "|aes|sbox:sbox1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subbytes subbytes:sub1 " "Elaborating entity \"subbytes\" for hierarchy \"subbytes:sub1\"" {  } { { "aes.v" "sub1" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 subbytes.v(196) " "Verilog HDL assignment warning at subbytes.v(196): truncated value with size 32 to match size of target (5)" {  } { { "subbytes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/subbytes.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481189087156 "|aes|subbytes:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg_128 subbytes.v(108) " "Verilog HDL Always Construct warning at subbytes.v(108): inferring latch(es) for variable \"data_reg_128\", which holds its previous value in one or more paths through the always construct" {  } { { "subbytes.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/subbytes.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087156 "|aes|subbytes:sub1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixcolum mixcolum:mix1 " "Elaborating entity \"mixcolum\" for hierarchy \"mixcolum:mix1\"" {  } { { "aes.v" "mix1" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087166 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux mixcolum.v(78) " "Verilog HDL Always Construct warning at mixcolum.v(78): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "mixcolum.v" "" { Text "F:/fpga_money/AES_8089/AES_1243/mixcolum.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481189087204 "|aes|mixcolum:mix1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_mixcolum mixcolum:mix1\|word_mixcolum:w1 " "Elaborating entity \"word_mixcolum\" for hierarchy \"mixcolum:mix1\|word_mixcolum:w1\"" {  } { { "mixcolum.v" "w1" { Text "F:/fpga_money/AES_8089/AES_1243/mixcolum.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_mixcolum mixcolum:mix1\|word_mixcolum:w1\|byte_mixcolum:bm1 " "Elaborating entity \"byte_mixcolum\" for hierarchy \"mixcolum:mix1\|word_mixcolum:w1\|byte_mixcolum:bm1\"" {  } { { "word_mixcolum.v" "bm1" { Text "F:/fpga_money/AES_8089/AES_1243/word_mixcolum.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keysched keysched:ks1 " "Elaborating entity \"keysched\" for hierarchy \"keysched:ks1\"" {  } { { "aes.v" "ks1" { Text "F:/fpga_money/AES_8089/AES_1243/aes.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481189087263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481189100720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481189109468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481189110156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481189110156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2223 " "Implemented 2223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "260 " "Implemented 260 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481189110695 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481189110695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1833 " "Implemented 1833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481189110695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481189110695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481189110746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 17:25:10 2016 " "Processing ended: Thu Dec 08 17:25:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481189110746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481189110746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481189110746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481189110746 ""}
