{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:04:49 2022 " "Info: Processing started: Wed Dec 14 20:04:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Info: Found entity 1: filter" {  } { { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L16to19B.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file L16to19B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L16to19B " "Info: Found entity 1: L16to19B" {  } { { "L16to19B.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/L16to19B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter " "Info: Elaborating entity \"filter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_divide0.tdf 1 1 " "Warning: Using design file lpm_divide0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_divide0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 lpm_divide0:inst48 " "Info: Elaborating entity \"lpm_divide0\" for hierarchy \"lpm_divide0:inst48\"" {  } { { "filter.bdf" "inst48" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 536 2032 2216 648 "inst48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide lpm_divide0:inst48\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.tdf" "lpm_divide_component" { Text "D:/Software_workspace/FPGA/filter/lpm_divide0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide0:inst48\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_divide0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide0:inst48\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DIVIDE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Info: Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_divide0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_divide0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_oqr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqr " "Info: Found entity 1: lpm_divide_oqr" {  } { { "db/lpm_divide_oqr.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/lpm_divide_oqr.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_oqr lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated " "Info: Elaborating entity \"lpm_divide_oqr\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_87i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_87i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_87i " "Info: Found entity 1: sign_div_unsign_87i" {  } { { "db/sign_div_unsign_87i.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/sign_div_unsign_87i.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_87i lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider " "Info: Elaborating entity \"sign_div_unsign_87i\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\"" {  } { { "db/lpm_divide_oqr.tdf" "divider" { Text "D:/Software_workspace/FPGA/filter/db/lpm_divide_oqr.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5kf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_5kf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5kf " "Info: Found entity 1: alt_u_div_5kf" {  } { { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_5kf lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider " "Info: Elaborating entity \"alt_u_div_5kf\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\"" {  } { { "db/sign_div_unsign_87i.tdf" "divider" { Text "D:/Software_workspace/FPGA/filter/db/sign_div_unsign_87i.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_5kf.tdf" "add_sub_0" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_5kf.tdf" "add_sub_1" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst47 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst47\"" {  } { { "filter.bdf" "inst47" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 504 1784 1944 600 "inst47" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "D:/Software_workspace/FPGA/filter/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Info: Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_add_sub0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mjj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mjj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mjj " "Info: Found entity 1: add_sub_mjj" {  } { { "db/add_sub_mjj.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mjj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mjj lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated " "Info: Elaborating entity \"add_sub_mjj\" for hierarchy \"lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L16to19B L16to19B:inst49 " "Info: Elaborating entity \"L16to19B\" for hierarchy \"L16to19B:inst49\"" {  } { { "filter.bdf" "inst49" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 80 1008 1152 176 "inst49" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mult0.tdf 1 1 " "Warning: Using design file lpm_mult0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Info: Found entity 1: lpm_mult0" {  } { { "lpm_mult0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_mult0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 lpm_mult0:inst " "Info: Elaborating entity \"lpm_mult0\" for hierarchy \"lpm_mult0:inst\"" {  } { { "filter.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 40 784 952 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.tdf" "lpm_mult_component" { Text "D:/Software_workspace/FPGA/filter/lpm_mult0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_mult0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_mult0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_mult0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26p.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_26p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26p " "Info: Found entity 1: mult_26p" {  } { { "db/mult_26p.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/mult_26p.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_26p lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_26p:auto_generated " "Info: Elaborating entity \"mult_26p\" for hierarchy \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_26p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst9 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst9\"" {  } { { "filter.bdf" "inst9" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 48 256 400 128 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "D:/Software_workspace/FPGA/filter/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_dff0.tdf" "" { Text "D:/Software_workspace/FPGA/filter/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Info: Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Info: Implemented 374 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:04:52 2022 " "Info: Processing ended: Wed Dec 14 20:04:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
