sim_seconds                                  0.023678                       # Number of seconds simulated
sim_ticks                                 23678121000                       # Number of ticks simulated
final_tick                               3923222207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               12440017                       # Simulator instruction rate (inst/s)
host_op_rate                                 13069853                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              561256213                       # Simulator tick rate (ticks/s)
host_mem_usage                                1592984                       # Number of bytes of host memory used
host_seconds                                    42.19                       # Real time elapsed on the host
sim_insts                                   524815761                       # Number of instructions simulated
sim_ops                                     551387205                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       767744                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       769792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       809984                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       794368                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       761088                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       807424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4750336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       131584                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        131584                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2999                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         3007                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         3164                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         3103                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2973                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         3154                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             18556                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          514                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              514                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       335162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     32424194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker       129740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       172987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     32510688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker       118928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     34208120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     33548608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker       140552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     32143091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker       118928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     34100003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           200621325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       335162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       172987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        64870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        43247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1005485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5557198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5557198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5557198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       335162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     32424194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker       129740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       172987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     32510688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker       118928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     34208120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     33548608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker       140552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     32143091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker       118928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     34100003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          206178522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     18556                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      514                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  148448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4744192                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                131104                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4750336                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             131584                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           10200                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           10857                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           10081                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            7961                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8536                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9480                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            8481                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            9768                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8720                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           8856                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           8952                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9394                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           8889                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15          10665                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             257                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             279                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             312                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            168                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            345                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            136                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 23823243000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              148448                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4112                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17841                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17882                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17921                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17966                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17993                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 18038                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 18078                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 18106                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   685                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   636                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  597                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  554                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  527                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  483                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  443                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  415                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  166                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  167                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  172                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        19250                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.262130                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   250.210632                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    22.918929                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          180      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           19      0.10%      1.03% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            5      0.03%      1.06% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            6      0.03%      1.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            5      0.03%      1.12% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           18      0.09%      1.21% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          173      0.90%      2.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        18844     97.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        19250                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   849.287356                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   517.215910                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   708.012571                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63            5      2.87%      2.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           26     14.94%     17.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           13      7.47%     25.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            2      1.15%     26.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      4.02%     30.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            6      3.45%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            2      1.15%     35.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            8      4.60%     39.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            6      3.45%     43.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            5      2.87%     45.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            6      3.45%     49.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            4      2.30%     51.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            6      3.45%     55.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            1      0.57%     55.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           10      5.75%     61.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            2      1.15%     62.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            8      4.60%     67.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            6      3.45%     70.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.87%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            2      1.15%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            6      3.45%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.72%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            3      1.72%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            3      1.72%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.57%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.72%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            5      2.87%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      1.15%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            2      1.15%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.57%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            2      1.15%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            2      1.15%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.57%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            1      0.57%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2239            1      0.57%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            2      1.15%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2368-2431            3      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2752-2815            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3200-3263            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3520-3583            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.545977                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.468542                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.722232                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              7      4.02%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              2      1.15%      5.17% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              2      1.15%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              2      1.15%      7.47% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            160     91.95%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3931570450                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6444509650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                474419200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26518.79                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43468.79                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     200.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  200.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       2.06                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 129681                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3422                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1249252.39                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  21507892700                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1655563000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          10784188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               9737280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          9308476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               9685872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          9278236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          9151833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          9599385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          10147334.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               7275048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               6568800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               6279528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               6534120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               6259128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               6173856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               6475776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               6845424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         62463398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         55656806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             52892736                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             55451136                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         52570252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         52072550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         54578035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7             57505344                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5527802.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5351546.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5096079.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5298877.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1344997846.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1341526135.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1344407690.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1346256241.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1349704258.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1346856739.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1350245603.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1369764336.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       57722659296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       57725704656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       57723176976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       57721555440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4      57718530864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       57721028688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       57718056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7      57700934304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        63337153852.800003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        63328015551.360001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        63324711024.959999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        63328065389.759995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        63324935273.280006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        63323673816.959999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        63327547748.159996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        63334091192.640007                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.517302                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.507994                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.504628                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.508044                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.504856                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.503571                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.507517                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.514183                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       744448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       736000                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       755200                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       782080                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       751360                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       786432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4588544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        30976                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       125184                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        125184                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2875                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2950                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         3055                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2935                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         3072                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17924                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          489                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              489                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     31440333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       389220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     31083548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     31894423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       162175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     33029648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       270292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     31732248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     33213446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       140552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           193788350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       389220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       162175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       270292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       140552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1308212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       5286906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            5286906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       5286906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     31440333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       389220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     31083548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     31894423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       162175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     33029648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       270292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     31732248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     33213446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       140552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          199075256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17924                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      489                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  143392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   3912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4579872                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  8672                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                125184                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4588544                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             125184                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            7600                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            9129                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9904                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8592                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           10089                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8017                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            7520                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9825                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9570                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            7960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           9114                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           8640                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8560                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           8944                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9289                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15          10368                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             352                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            168                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 23840752000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              143392                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               3912                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17230                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17257                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17293                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17324                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17349                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17390                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17431                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17468                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   642                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   607                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  572                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  543                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  520                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  480                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  439                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  403                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18593                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.055236                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   249.890797                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    23.566419                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          175      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           22      0.12%      1.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           17      0.09%      1.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            3      0.02%      1.17% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           17      0.09%      1.26% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           21      0.11%      1.37% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          164      0.88%      2.25% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        18174     97.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18593                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          166                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   859.234940                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   532.079320                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   700.756024                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63            9      5.42%      5.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           14      8.43%     13.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           12      7.23%     21.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            4      2.41%     23.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            6      3.61%     27.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            6      3.61%     30.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           10      6.02%     36.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            6      3.61%     40.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            6      3.61%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            5      3.01%     46.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            6      3.61%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            4      2.41%     53.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            5      3.01%     56.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      3.01%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            3      1.81%     60.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            5      3.01%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            1      0.60%     64.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      3.61%     68.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215           10      6.02%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            3      1.81%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      1.20%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.81%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            1      0.60%     79.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      2.41%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            3      1.81%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      1.20%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            3      1.81%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            4      2.41%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            3      1.81%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      1.20%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.60%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      1.20%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            3      1.81%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.60%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2495            1      0.60%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.60%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            2      1.20%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2880-2943            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2944-3007            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          166                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          166                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.566265                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.491562                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.689129                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              6      3.61%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.60%      4.22% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              2      1.20%      5.42% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              2      1.20%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.60%      7.23% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            154     92.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          166                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3808578950                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6234479900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                457987200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26610.90                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43560.90                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     193.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       5.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  193.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    5.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.99                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.24                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.45                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 125171                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3269                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1294778.25                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  21543225600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1620230100                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               9256464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1              10151568                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          10129190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          9082281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4               9084096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          9421574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          9397382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          10301558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               6244440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               6848280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               6833184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               6126936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               6128160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               6355824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               6339504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               6949464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             52700544                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         56717606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             58079424                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             51699648                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         51553881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         53049484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         53690457.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         59016921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6602757.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5145845.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5185658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5053363.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1335709892.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1356326308.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2        1348017624                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1341793497.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1346149319.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1358337761.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1346610827.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1363996958.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      57730806624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       57712722048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       57720010368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       57725470128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       57721649232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       57710957616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       57721244400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       57705993408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        63323360263.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        63332662638.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        63331851435.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        63322612407.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        63323044417.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        63326907223.680000                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        63325630005.119995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        63334900609.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.503252                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.512727                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.511901                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.502490                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.502930                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.506865                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.505564                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.515007                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       803840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       805632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       792320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       795136                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       785408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       806912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4827392                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       139008                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        139008                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         3140                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         3147                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         3095                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         3106                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         3068                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         3152                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             18857                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          543                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              543                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       248668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     33948640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       335162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     34024321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     33462115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     33581043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       335162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     33170200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     34078380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           203875637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       248668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       335162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       335162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        86493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        1589315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5870736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5870736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5870736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       248668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     33948640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       335162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     34024321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     33462115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     33581043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       335162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     33170200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     34078380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          209746373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     18857                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      543                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  150856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4820448                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  6944                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                138240                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4827392                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             139008                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            9144                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10841                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            9944                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9121                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            9000                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9184                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            9200                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            9033                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8899                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9           11128                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           9409                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           9408                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           9352                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          11296                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           7736                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           7944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             311                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            224                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            297                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 23828873000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              150856                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4344                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 18106                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 18144                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 18173                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 18220                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 18260                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 18295                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 18340                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 18380                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   702                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   660                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  632                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  586                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  547                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  513                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  469                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  429                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  179                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  182                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        19588                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   253.149275                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   250.017018                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    23.303573                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          186      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           21      0.11%      1.06% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           11      0.06%      1.11% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.01%      1.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           12      0.06%      1.18% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           20      0.10%      1.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          178      0.91%      2.20% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        19158     97.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        19588                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          181                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   830.138122                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   513.152040                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   734.739514                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63            7      3.87%      3.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           21     11.60%     15.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           10      5.52%     20.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            9      4.97%     25.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            5      2.76%     28.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            7      3.87%     32.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            5      2.76%     35.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            3      1.66%     37.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            7      3.87%     40.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           10      5.52%     46.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      5.52%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           10      5.52%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            1      0.55%     58.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            8      4.42%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            4      2.21%     64.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            9      4.97%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            9      4.97%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      2.21%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.66%     78.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            6      3.31%     81.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      2.21%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            2      1.10%     85.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            1      0.55%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      1.10%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            3      1.66%     88.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.55%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.55%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            2      1.10%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            4      2.21%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.55%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            2      1.10%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            2      1.10%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2368-2431            1      0.55%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2624-2687            2      1.10%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3135            1      0.55%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3136-3199            1      0.55%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3392-3455            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3520-3583            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3776-3839            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          181                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          181                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.867403                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.827793                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.275447                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.66%      1.66% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.55%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.55%      2.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            175     96.69%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          181                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4007082750                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6560413800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                482044800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26600.57                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43550.57                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     203.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  203.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       2.09                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 131765                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3606                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  1228292.42                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  21473172100                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1690283600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          10059033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          10084435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          9364118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3               9900576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4              10311840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          9793526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          10375948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          8641987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               6785856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          6802992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               6317064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               6678960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               6956400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               6606744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               6999648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7          5829912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         57931660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         58329523.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         53213721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             55905408                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         59117260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5             56027712                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         58968998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7             48310080                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5281873.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5869117.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5215518.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5199344.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1341205476.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1341027034.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1344030505.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1354183856.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1359058970.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1348777247.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1365705754.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1348504139.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       57725985936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      57726142464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       57723507840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       57714601392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       57710324976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       57719344032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6      57704494464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       57719583600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        63330752926.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        63330962393.280006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        63325171764.479996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        63330433380.479996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        63334507962.239998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        63329058850.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        63335525524.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        63319363133.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.510782                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.510995                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.505097                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.510457                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.514607                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.509056                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.515644                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.499180                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       758784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       781824                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       778752                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       770304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       732160                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       765440                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4616192                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       118528                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        118528                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         3054                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         3042                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         3009                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2860                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2990                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             18032                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          463                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              463                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       248668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     32045786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       345973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     33018836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     32889096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       140552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     32532311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       205422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     30921373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     32326889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           194956010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       248668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       345973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       140552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       205422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        86493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1200095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       5005803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            5005803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       5005803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       248668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     32045786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       345973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     33018836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     32889096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       140552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     32532311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     30921373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     32326889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          199961813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     18032                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      463                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  144256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   3704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4610432                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5760                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                118272                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4616192                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             118528                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8416                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            8344                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            9384                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8032                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            8168                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            7384                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           11000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9776                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           12505                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            7457                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           9136                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           9178                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           9576                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           8384                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           8328                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           9008                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             303                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             136                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             168                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             241                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            168                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            184                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 23855149000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              144256                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               3704                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17364                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17407                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17437                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17482                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17516                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17555                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17604                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17629                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   638                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   595                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  565                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  523                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  490                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  452                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  404                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  378                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  148                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  150                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  157                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  157                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18665                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.346049                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   250.390316                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    22.546791                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          170      0.91%      0.91% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           14      0.08%      0.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            9      0.05%      1.03% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            2      0.01%      1.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            9      0.05%      1.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           14      0.08%      1.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          166      0.89%      2.06% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        18281     97.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18665                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   918.794872                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   579.897754                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   757.097145                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63            6      3.85%      3.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           15      9.62%     13.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           11      7.05%     20.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            7      4.49%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            2      1.28%     26.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            5      3.21%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            6      3.85%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            2      1.28%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            6      3.85%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            5      3.21%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            9      5.77%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            6      3.85%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            4      2.56%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            4      2.56%     56.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            5      3.21%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            4      2.56%     62.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            5      3.21%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            5      3.21%     68.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            5      3.21%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      1.28%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.92%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.92%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            6      3.85%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      1.28%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.92%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.64%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      1.28%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      1.28%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            3      1.92%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      1.28%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.64%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            2      1.28%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.64%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.64%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            2      1.28%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2623            1      0.64%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2624-2687            1      0.64%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2751            1      0.64%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2752-2815            1      0.64%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            1      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3008-3071            1      0.64%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3263            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3456-3519            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          156                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.692308                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.622512                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.679537                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              5      3.21%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.64%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              2      1.28%      5.13% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.64%      5.77% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.64%      6.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            144     92.31%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.64%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          156                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3815310850                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6257399050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                461043200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26481.24                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43431.24                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     194.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       4.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  194.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    5.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.20                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 126022                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3085                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1289816.11                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  21586701600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1576754100                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          9382262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               9208080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               8938944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3              10460016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          10359014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          9967708.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          9714297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          9557654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               6329304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               6211800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               6030240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               7056360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               6988224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               6724248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               6553296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               6447624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             53873664                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         51836428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             50469120                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         59678860.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         59592499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         57366067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6             55348800                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         54467212.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5189391.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5713182.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5325419.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5182341.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5298877.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5169070.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1335419876.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1340326235.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1334505176.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1361076606.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1359840208.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1348345506.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1354644872.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1350872913.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      57731061024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       57726757200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       57731863392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       57708555120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       57709639680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       57719722752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       57714196992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       57717505728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        63324549592.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        63323290595.519997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        63320548704.959999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        63335834216.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        63335039115.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        63330602693.759995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        63329051206.080002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        63327314273.279999                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.504463                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.503181                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.500388                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.515958                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.515148                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.510629                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.509049                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.507279                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       749312                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       770304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       755968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       747520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       751360                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       731392                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4537856                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        27392                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        123392                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2927                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         3009                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2953                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2920                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2935                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2857                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17726                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          482                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     31645754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       248668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     32532311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       140552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     31926858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     31570073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       270292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     31732248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     30888938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       108117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           191647640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       248668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       140552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       270292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       108117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total        1156849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       5211224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            5211224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       5211224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     31645754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       248668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     32532311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       140552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     31926858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     31570073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       270292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     31732248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     30888938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       108117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          196858864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17726                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      482                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  141808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4531968                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  5888                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                123936                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4537856                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             123392                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7696                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            8241                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8024                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           10184                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            9184                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            9312                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8600                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8249                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            9113                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            9385                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           9897                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7777                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           8794                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           9464                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8024                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           9680                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             128                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            312                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            249                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 23843700000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              141808                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               3856                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17085                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17124                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17152                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17188                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17215                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17235                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17278                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17310                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   611                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   565                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  537                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  501                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  476                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  456                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  413                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  382                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  157                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  157                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  157                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  158                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  161                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  161                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  162                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  162                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  160                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18405                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.969519                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   249.742783                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    23.846130                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          175      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           26      0.14%      1.09% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           14      0.08%      1.17% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            8      0.04%      1.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           14      0.08%      1.29% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           26      0.14%      1.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          166      0.90%      2.33% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17976     97.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18405                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   882.024691                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   508.576129                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   801.510995                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-127           32     19.75%     19.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-255           13      8.02%     27.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-383            8      4.94%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-511            9      5.56%     38.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-639           18     11.11%     49.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-767            6      3.70%     53.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-895            9      5.56%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-1023           10      6.17%     64.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1151            8      4.94%     69.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1279            9      5.56%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1407            4      2.47%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1535            7      4.32%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1663            3      1.85%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1791            4      2.47%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1919            6      3.70%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-2047            2      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2175            1      0.62%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2303            2      1.23%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2431            3      1.85%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2559            2      1.23%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2687            1      0.62%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2688-2815            1      0.62%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2816-2943            1      0.62%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3200-3327            1      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3712-3839            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4352-4479            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.907407                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.859264                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.460901                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.62%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.62%      2.47% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.62%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              3      1.85%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            149     91.98%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              3      1.85%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              2      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3745612100                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6146138900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                453196800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26447.58                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43397.58                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     191.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       5.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  191.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    5.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.97                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 123863                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3229                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.74                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  1309517.79                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  21554250550                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1609205150                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          8574249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          9842515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          9768729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          8916566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          9910252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          9024220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6               9564912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          9483868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5784216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          6639792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               6590016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               6015144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               6685488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               6087768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               6452520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               6397848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         48596121.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         55702233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         55586419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         49765747.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         56555865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         51248371.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         54152217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         53505753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5109350.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5978603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5517434.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5431173.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5060413.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5467668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1330736664.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1346144613.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1350396740.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1343939834.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1351543124.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1345117847.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1356921334.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1356008768.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      57735169104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       57721653360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      57717923424.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       57723587376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4      57716917824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       57722554032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       57712200096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       57713000592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        63317263776.960007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        63329255187.840004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        63329080152.000008                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        63321036173.759995                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        63330337798.080009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        63322386722.879997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6         63327949968                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        63327158569.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.497042                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.509256                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.509078                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.500884                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.510359                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.502260                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.507927                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.507121                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       803328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       788224                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       800768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       780032                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       781312                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       807936                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4789248                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       132608                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        132608                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         3138                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         3079                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         3128                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         3047                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3052                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         3156                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             18708                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          518                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              518                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     33927016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       313538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     33289128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       108117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     33818900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       118928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     32943155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       248668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     32997213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     34121626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           202264698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       313538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       108117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       118928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       248668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        86493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1102790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5600444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5600444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5600444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     33927016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       313538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     33289128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       108117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     33818900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       118928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     32943155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       248668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     32997213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     34121626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          207865143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     18708                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      518                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  149664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   4144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4784000                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                132608                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4789248                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             132608                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8888                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            9176                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8712                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            9105                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8448                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8264                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9000                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           10432                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8457                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            9745                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          10232                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          11281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           9336                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9528                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8000                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15          10896                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             416                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             263                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             208                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             208                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            184                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            401                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 23855762000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              149664                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               4144                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17974                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 18018                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 18052                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 18080                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 18105                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 18142                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 18184                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 18231                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   690                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   644                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  611                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  586                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  563                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  526                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  486                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  439                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  168                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  168                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  169                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  172                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        19416                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   253.224557                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   250.206731                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    22.926643                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          177      0.91%      0.91% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           18      0.09%      1.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           13      0.07%      1.07% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            7      0.04%      1.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           13      0.07%      1.17% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           16      0.08%      1.26% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          173      0.89%      2.15% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        18999     97.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        19416                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   854.514286                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   543.378323                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   689.767451                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63            9      5.14%      5.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           12      6.86%     12.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           12      6.86%     18.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           10      5.71%     24.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            5      2.86%     27.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            6      3.43%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            8      4.57%     35.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            6      3.43%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            6      3.43%     42.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            6      3.43%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            3      1.71%     47.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            6      3.43%     50.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            9      5.14%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            4      2.29%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      4.00%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            6      3.43%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            2      1.14%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            7      4.00%     70.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      2.86%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            4      2.29%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.71%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407           11      6.29%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      1.14%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            3      1.71%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.71%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.57%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            2      1.14%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.57%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.57%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            3      1.71%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            4      2.29%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2495            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.57%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2623            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2688-2751            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-2879            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3520-3583            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.680000                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.634241                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.339240                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              3      1.71%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.57%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.57%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              4      2.29%      5.14% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.57%      5.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.57%      6.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            164     93.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3994803900                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6528828900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                478400000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26721.10                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43671.10                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     202.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  202.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.08                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.27                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.56                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 130769                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3459                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1240807.34                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  21489636350                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1673819350                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          9534067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          9266140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          9523180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          10442476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          9781430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5              10532592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6               9737280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7               9761472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          6431712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               6250968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               6424368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               7044528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               6598584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               7105320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               6568800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               6585120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         54487180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         52677580.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         53813260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         59962406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         55734182.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         60888422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         55335321.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         55374259.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5395092.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1339095856.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1334770568.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1348855934.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1352823572.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1355376369.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1352106357.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1359791616.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1361405856.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       57727836480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       57731630592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       57719275008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      57715794624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       57713555328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       57716423760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6      57709682304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7      57708266304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        63326070726.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        63323390766.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        63326822696.639999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        63334972009.920013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        63329694829.439995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        63335745614.400002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        63329757622.080009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        63329992180.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.506013                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.503283                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.506779                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.515080                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.509704                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.515868                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.509768                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.510007                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       766976                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       751872                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       754944                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       745472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       775936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       759040                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4583168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       132608                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        132608                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2996                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2937                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2949                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2912                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3031                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2965                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17903                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          518                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              518                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     32391759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       259480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     31753871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     31883611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       183798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     31483579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       205422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     32770168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     32056598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       129740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           193561305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       259480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       183798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       205422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       129740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1189284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       5600444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            5600444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       5600444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     32391759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       259480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     31753871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     31883611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       183798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     31483579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     32770168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     32056598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       129740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          199161749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17903                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      518                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  143224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4576320                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                132352                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4583168                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             132608                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9408                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            9185                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8984                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8625                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            9842                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            8912                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            9977                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            8188                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            9281                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           9273                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8310                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8176                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7352                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           9545                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           9424                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             176                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            297                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            231                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            128                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 23861239000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              143224                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4144                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17321                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17353                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17381                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17412                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17433                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17461                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17493                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17525                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   539                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   499                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  472                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  440                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  422                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  394                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  362                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  330                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  167                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  167                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  169                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  170                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  173                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  175                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  172                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  172                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  170                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18625                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.814604                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   249.304602                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    24.645886                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          200      1.07%      1.07% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           20      0.11%      1.18% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           13      0.07%      1.25% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           13      0.07%      1.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           20      0.11%      1.43% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          190      1.02%      2.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18169     97.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18625                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   815.600000                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   524.106186                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   675.525619                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63            5      2.86%      2.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           21     12.00%     14.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            9      5.14%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           11      6.29%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            5      2.86%     29.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            7      4.00%     33.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      4.57%     37.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            1      0.57%     38.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            7      4.00%     42.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            7      4.00%     46.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            7      4.00%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            9      5.14%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            3      1.71%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            9      5.14%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            2      1.14%     63.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.86%     66.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            4      2.29%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            7      4.00%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            8      4.57%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.71%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            6      3.43%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      2.29%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            4      2.29%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.71%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.57%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            2      1.14%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            1      0.57%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            4      2.29%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.57%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      1.14%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            2      1.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3264-3327            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3647            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.634286                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.568904                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.641058                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.71%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.57%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              3      1.71%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.57%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      1.14%      5.71% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.57%      6.29% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              3      1.71%      8.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.57%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            159     90.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3791367600                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6215387100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                457632000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26511.21                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43461.21                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     193.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       5.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  193.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    5.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.99                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.19                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.40                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 125067                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3454                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1295328.10                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  21541648000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1622450200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          9731836.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               9471168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          9857030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          9463305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          9330854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5               9214128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          8868182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          9720950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               6565128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               6389280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               6649584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               6383976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               6294624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               6215880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               5982504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               6557784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         55562956.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             53738880                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         56230387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         53986982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             52852800                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         52006156.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         49838630.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         55327334.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5278556.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5             5318784                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5192294.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1346765137.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1337589141.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1346443165.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1344592370.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1347286893.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1348119840.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1344808131.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1359228000.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       57721109040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       57729158160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       57721391472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       57723014976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       57720651360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5      57719920704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       57722825712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7      57710176704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        63328568829.119995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        63325320704.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        63329419639.680000                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        63326014237.439995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        63325022335.680000                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        63324089564.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        63320905740.479996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        63329497138.560005                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.508557                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.505249                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.509424                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.505955                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.504945                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.503995                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.500751                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.509503                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       759552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       768000                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       766464                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       757504                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       773376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       763136                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4622080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       125440                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        125440                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2967                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         3000                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2994                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2959                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3021                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2981                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             18055                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          490                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              490                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     32078221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       302727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     32435006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     32370136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     31991728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     32662051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     32229584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       183798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           195204679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       302727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        64870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        32435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       183798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total        1005485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       5297718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            5297718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       5297718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     32078221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       302727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     32435006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     32370136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     31991728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     32662051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     32229584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       183798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          200502396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     18055                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      490                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  144440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   3920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4612160                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  9920                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                125728                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4622080                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             125440                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  310                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            8480                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            8448                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           10912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            9122                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8865                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            8985                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           10521                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8521                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            9040                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            8690                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           7897                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           8656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7945                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7880                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           9840                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15          10328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             265                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             159                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             160                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            225                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            160                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 23848433000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              144440                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               3920                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 17340                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 17379                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 17414                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 17447                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 17480                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 17512                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 17560                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 17603                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   661                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   612                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  578                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  548                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  515                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  484                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  436                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  396                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  159                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  159                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        18718                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.119350                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   249.942829                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    23.461688                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          180      0.96%      0.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           22      0.12%      1.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            9      0.05%      1.13% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           10      0.05%      1.19% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           22      0.12%      1.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          166      0.89%      2.20% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        18307     97.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        18718                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   882.339394                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   593.298122                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   683.784960                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63            2      1.21%      1.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           15      9.09%     10.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           14      8.48%     18.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            4      2.42%     21.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            6      3.64%     24.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            3      1.82%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            6      3.64%     30.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            8      4.85%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            5      3.03%     38.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           10      6.06%     44.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            9      5.45%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            4      2.42%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            4      2.42%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      4.24%     58.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            4      2.42%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            8      4.85%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            4      2.42%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      3.03%     71.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            7      4.24%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            1      0.61%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            4      2.42%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            1      0.61%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            3      1.82%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            3      1.82%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.61%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            3      1.82%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            1      0.61%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            2      1.21%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            3      1.82%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            4      2.42%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      1.21%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      1.21%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            2      1.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            2      1.21%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.61%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2495            2      1.21%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2751            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3200-3263            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.812121                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.758597                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.471634                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              4      2.42%      2.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.61%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.61%      3.64% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            157     95.15%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3839729500                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6282733000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                461216000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26640.74                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43590.74                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     194.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       5.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  195.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    5.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.23                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.48                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 126061                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3280                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.82                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  1285976.44                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  21539068750                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1625385450                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0               9277632                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          10848902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2               9462096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          9972547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          9491731.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          9115545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          8664364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          10479369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               6258720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               7318704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               6383160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          6727512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4          6403152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               6149376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               5845008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               7069416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             52862784                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         62301657.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         54026419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             56726592                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4             54250560                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         51194956.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         48045004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         60247948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5398410.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5265285.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5693276.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5208883.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5398410.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7             5308416                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1337917023.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1358290975.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1343233126.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1355240882.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1344850977.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1351657653.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1350597507.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1362836237.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      57728870544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       57710998656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       57724207296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       57713674176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       57722788128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       57716817360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       57717747312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7      57707011584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        63323879184.000008                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        63338935354.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        63325871452.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        63331329056.639999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        63326287502.400002                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        63323627372.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        63319677525.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        63336247042.560013                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.503780                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.519117                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.505810                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.511369                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.506233                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.503524                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.499500                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.516379                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       786944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       807424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       795392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       811776                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         8960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       837632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       821248                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4928512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       129792                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        129792                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         3074                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         3154                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         3107                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         3171                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         3272                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         3208                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             19252                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          507                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              507                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       129740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       313538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     33235070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       205422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       421655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     34100003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker       172987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       162175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     33591855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       237857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     34283801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker       378408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       378408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     35375780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       162175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     34683833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       129740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           208146246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       313538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       421655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       162175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       237857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       378408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       162175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       129740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1805549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       5481516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            5481516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       5481516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       129740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       313538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     33235070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       421655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     34100003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker       172987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       162175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     33591855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       237857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     34283801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker       378408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       378408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     35375780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       162175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     34683833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       129740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          213627762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     19252                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      507                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  154016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4920640                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                129280                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4928512                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             129792                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            8784                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8328                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8969                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           10673                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            7970                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8856                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8952                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           12329                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8           10683                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9           10128                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           8088                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9584                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12          10745                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9481                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8408                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15          11792                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             226                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            361                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            141                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            200                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 23830570000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              154016                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4056                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 18461                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 18510                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 18559                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 18604                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 18637                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 18678                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 18725                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 18761                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   756                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   700                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  653                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  609                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  534                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  489                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  453                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  163                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  163                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  164                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        19934                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.331996                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   250.417166                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    22.537481                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          173      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           26      0.13%      1.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            8      0.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            4      0.02%      1.06% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           10      0.05%      1.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           25      0.13%      1.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          159      0.80%      2.03% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        19529     97.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        19934                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          171                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   898.912281                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   577.774242                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   717.787252                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63            6      3.51%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           18     10.53%     14.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            9      5.26%     19.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            5      2.92%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            3      1.75%     23.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            4      2.34%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            5      2.92%     29.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           12      7.02%     36.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            4      2.34%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           11      6.43%     45.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            6      3.51%     48.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            4      2.34%     50.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            8      4.68%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      3.51%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      3.51%     62.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            1      0.58%     63.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            2      1.17%     64.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            5      2.92%     67.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            9      5.26%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      1.17%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      2.34%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      1.17%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.75%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            4      2.34%     81.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.75%     83.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            5      2.92%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            2      1.17%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      1.17%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.58%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            2      1.17%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            3      1.75%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.58%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            2      1.17%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            1      0.58%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            3      1.75%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            1      0.58%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            2      1.17%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2880-2943            1      0.58%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3072-3135            2      1.17%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3200-3263            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          171                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          171                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.625731                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.559349                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.590499                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              6      3.51%      3.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              2      1.17%      4.68% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              2      1.17%      5.85% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.58%      6.43% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            159     92.98%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          171                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4088856700                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6695258200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                492064000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26590.73                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43540.73                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     207.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       5.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  208.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    5.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.13                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.29                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 134501                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3375                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1206061.54                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  21466210450                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1697245250                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          9225014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          10403164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          9255254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3              10707984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          10848902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          9039340.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          10770278.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          10164873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               6223224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               7018008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               6243624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               7223640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               7318704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               6097968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               7265664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               6857256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         52813363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         59853580.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         52120972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         61861862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         62993548.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5             51430080                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6             61823424                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         57786892.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5228789.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5451079.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5212200.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5023088.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5604111.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1330821043.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1348563182.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1345987238.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1356004828.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1360038458.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1342752739.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1360779586.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1363902785.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       57735095088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       57719531808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       57721791408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       57713004048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       57709465776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       57724628688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6      57708815664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       57706076016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        63322700592.959999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        63334240968.959999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        63324329442.239998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        63337547513.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        63339171661.439995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        63322265975.039993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        63338352798.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        63333678955.199997                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.502580                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.514335                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.504239                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.517703                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.519358                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.502137                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.518524                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.513763                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       726016                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       751104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       734208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       756480                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       721152                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       753664                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4472320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       115968                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        115968                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2836                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2934                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2868                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2955                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2817                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2944                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17470                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          453                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              453                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       237857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     30661892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       259480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     31721436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       118928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     31007866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     31948481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       259480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     30456471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       162175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     31829553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           188879852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       237857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       259480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       118928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       259480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       162175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        64870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total        1200095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       4897686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            4897686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       4897686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       237857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     30661892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       259480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     31721436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       118928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     31007866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     31948481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       259480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     30456471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       162175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     31829553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          193777538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17470                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      453                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  139760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4465504                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  6816                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                115712                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4472320                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             115968                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9496                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            8544                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8712                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            8040                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8848                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8433                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           10168                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8640                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            7425                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           9129                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           7753                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          10138                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7976                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9315                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           7994                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             241                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             152                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             160                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             200                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             239                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            128                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 23853488000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              139760                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3624                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16853                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16885                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16920                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16941                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16967                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16991                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17030                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17058                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   586                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   547                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  512                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  493                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  468                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  445                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  407                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  379                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  147                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18094                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.189787                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   250.093667                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    23.179648                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          168      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           25      0.14%      1.07% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            6      0.03%      1.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.11% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            8      0.04%      1.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           23      0.13%      1.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          155      0.86%      2.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17707     97.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18094                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          152                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   917.703947                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   544.059257                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   771.958727                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           10      6.58%      6.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           17     11.18%     17.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            9      5.92%     23.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            3      1.97%     25.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            2      1.32%     26.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            2      1.32%     28.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            4      2.63%     30.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            7      4.61%     35.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            4      2.63%     38.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      3.29%     41.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            4      2.63%     44.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            7      4.61%     48.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            6      3.95%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            6      3.95%     56.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            6      3.95%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            3      1.97%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            3      1.97%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            5      3.29%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      2.63%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            6      3.95%     74.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            4      2.63%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            2      1.32%     78.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            3      1.97%     80.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            1      0.66%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            2      1.32%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      1.32%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            1      0.66%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            3      1.97%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            2      1.32%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            3      1.97%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            2      1.32%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            2      1.32%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.66%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            2      1.32%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            2      1.32%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.66%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.66%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2752-2815            1      0.66%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3135            1      0.66%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3264-3327            1      0.66%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3456-3519            1      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3648-3711            1      0.66%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          152                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          152                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.789474                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.760612                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.071185                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.66%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              2      1.32%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.66%      2.63% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.66%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              2      1.32%      4.61% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.66%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            143     94.08%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          152                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3684717450                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6050039100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                446550400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26404.85                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43354.85                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     188.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       4.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  188.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    4.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.93                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 122050                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3019                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  1330887.02                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  21637578150                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1525877550                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          9200822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               9583056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2               9041760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          9745142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          8951644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          9267350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          9375004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          9302428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               6206904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6464760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               6099600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               6574104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               6038808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               6251784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               6324408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               6275448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         52454438.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         54744268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             51295296                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         55464614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         50538508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5             52675584                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         53397427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7             52171392                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5334958.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5342008.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5232107.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5261967.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5152481.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5119303.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5524070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0        1335421080                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1345929289.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2        1341143424                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3        1348519680                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1343621473.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5        1344072312                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1346800487.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1353642675.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       57731059968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       57721842240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       57726040368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       57719569968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       57723866640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       57723471168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       57721078032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       57715076112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        63322972241.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        63327199693.439995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        63322146625.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        63328688331.839996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        63321573113.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        63324184750.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        63325388733.120003                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        63325286197.439995                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.502856                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.507163                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.502015                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.508679                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.501431                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.504091                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.505318                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.505213                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       780544                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       776448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       790784                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       787456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       752128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       813056                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4727040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       114944                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        114944                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         3049                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         3033                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         3089                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         3076                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2938                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         3176                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             18465                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          449                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              449                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       324350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     32964778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     32791791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     33397245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     33256693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     31764683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     34337860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       108117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           199637463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       324350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        64870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        54058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       108117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1091979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       4854439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            4854439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       4854439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       324350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     32964778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     32791791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     33397245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     33256693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     31764683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     34337860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       108117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          204491902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     18465                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      449                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  147720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4719840                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7200                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                115200                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4727040                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             114944                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8705                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9976                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           10089                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8145                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            8600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8808                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8490                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9192                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9496                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            9088                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8561                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11          10416                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12          10328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           8704                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14          10368                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8529                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             185                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             184                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             200                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             223                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             192                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            184                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            120                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 23861162000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              147720                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3592                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17763                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17799                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17846                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17886                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17903                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17940                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17996                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 18037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   671                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   629                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  583                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  545                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  530                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  493                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  437                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  396                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  145                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  147                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        19079                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.422087                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   250.548842                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    22.227964                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          170      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95            9      0.05%      0.94% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           14      0.07%      1.01% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           14      0.07%      1.08% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            9      0.05%      1.13% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          163      0.85%      1.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        18700     98.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        19079                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          151                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   980.920530                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   605.787741                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   833.859009                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63            6      3.97%      3.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           14      9.27%     13.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           10      6.62%     19.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            6      3.97%     23.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            5      3.31%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            3      1.99%     29.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            6      3.97%     33.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            4      2.65%     35.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            5      3.31%     39.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            4      2.65%     41.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            2      1.32%     43.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            3      1.99%     45.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            4      2.65%     47.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            4      2.65%     50.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            7      4.64%     54.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            6      3.97%     58.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            2      1.32%     60.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            4      2.65%     62.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            1      0.66%     63.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            7      4.64%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            7      4.64%     72.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            9      5.96%     78.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            2      1.32%     80.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      1.32%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            4      2.65%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.66%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            3      1.99%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      1.32%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.66%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.66%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      1.32%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.66%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            2      1.32%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.66%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.66%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.66%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            1      0.66%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2752-2815            1      0.66%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2944-3007            1      0.66%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3264-3327            1      0.66%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3391            1      0.66%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3392-3455            1      0.66%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3840-3903            1      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4032-4095            1      0.66%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          151                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          151                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.841060                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.806894                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.131917                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.99%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              2      1.32%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            144     95.36%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              2      1.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          151                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3909902750                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6409943000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                471984000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26508.71                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43458.71                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     199.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       4.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  199.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    4.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       2.04                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.20                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.22                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 129009                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3007                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.71                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  1261560.85                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  21534289200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1629166500                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          9829209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          9694339.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          9203846.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          9612086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          9835257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          10087459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          9906019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          9384076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               6630816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          6539832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               6208944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               6484344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               6634896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5          6805032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6          6682632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               6330528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         56068147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             55358784                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         52345612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         54605491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         56161996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         57919180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         56567347.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7             53404416                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5594158.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5417902.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5281873.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5451079.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5255331.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5268602.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5122621.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1342615829.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1345109748.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1338291581.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1351320742.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1347416524.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1354379207.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1356459442.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1348200552.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      57724748784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       57722561136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      57728541984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       57717112896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       57720537648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       57714430032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6      57712605264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7      57719849904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        63328781015.040009                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        63327975812.160004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        63323167913.280006                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        63327880709.760002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        63329351379.840004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        63332170313.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        63330783378.240005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        63325586169.600006                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.508773                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.507953                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.503056                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.507856                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.509354                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.512226                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.510813                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.505519                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           42                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           42                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           42                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       744704                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       749568                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       744448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       758784                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       729344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       751360                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4517888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       139520                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        139520                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2928                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2849                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2935                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17648                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          545                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              545                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       270292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     31451144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       345973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     31656566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     31440333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       227045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     32045786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       313538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     30802444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     31732248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           190804329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       270292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       345973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       227045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       313538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        86493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1654185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5892359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5892359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5892359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       270292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     31451144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       345973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     31656566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     31440333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       227045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     32045786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       313538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     30802444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     31732248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          196696689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17648                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      545                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  141184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4513216                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  4672                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                139264                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4517888                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             139520                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           10288                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8640                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8112                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           10921                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            8264                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            8393                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7880                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            9560                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            8914                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8808                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8313                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           8752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           8664                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           8752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8649                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8128                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             319                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             392                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            177                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 23846497000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              141184                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4360                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16994                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17033                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17072                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17110                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17141                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17182                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17217                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17250                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   617                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   573                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  534                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  498                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  469                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  428                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  393                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  361                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  180                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18394                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.934653                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.515066                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    24.239077                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          195      1.06%      1.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           16      0.09%      1.15% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            9      0.05%      1.20% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            2      0.01%      1.21% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            9      0.05%      1.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           16      0.09%      1.34% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          189      1.03%      2.37% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17958     97.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18394                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   773.835165                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   456.006690                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   722.109315                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-127           32     17.58%     17.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-255           22     12.09%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-383           13      7.14%     36.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-511           15      8.24%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-639           12      6.59%     51.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-767           16      8.79%     60.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-895           11      6.04%     66.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-1023            5      2.75%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1151           12      6.59%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1279            2      1.10%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1407            9      4.95%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1535            5      2.75%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1663            9      4.95%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1791            7      3.85%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1919            2      1.10%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-2047            1      0.55%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2175            3      1.65%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2303            1      0.55%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2431            2      1.10%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2688-2815            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3968-4095            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4608-4735            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          182                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.912088                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.893074                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.842888                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      1.10%      1.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.55%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            178     97.80%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          182                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3736656100                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6127250200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                451321600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26493.97                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43443.97                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     190.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  190.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.96                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 123361                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3635                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  1310751.22                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  21523626100                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1639829600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          9684662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          10238659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          9183283.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          9411897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          9316339.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          9010915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          10019721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          9018777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               6533304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          6907032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          6195072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               6349296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4          6284832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5          6078792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               6759336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               6084096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0             55368768                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         58754841.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         52020134.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         53602598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         52717516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         50746675.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         56897817.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         50988787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5334958.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5271920.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5070366.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1341086734.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1348624468.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1337839211.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1342120613.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1351962826.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1345186411.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1354059751.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1348745290.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       57726090096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       57719478048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       57728938800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      57725183184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4      57716549664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       57722493888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       57714710256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7      57719372064.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        63327521985.599998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        63332933994.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        63322958146.559998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        63325296618.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        63325397169.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        63322125803.519997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        63331347967.680000                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        63322573452.480003                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.507491                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.513004                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.502842                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.505224                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.505326                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.501994                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.511388                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.502450                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       805120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       797952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       795392                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       807168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       802560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       786176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4828416                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       161280                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        161280                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         3145                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         3117                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         3107                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         3153                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3135                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         3071                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18861                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          630                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              630                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       183798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     34002698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     33699971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        86493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     33591855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       162175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     34089191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        43247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       281103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     33894581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        32435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       129740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     33202635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           203918884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       183798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        86493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       162175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       281103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       129740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total        1113602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6811351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6811351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6811351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       183798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     34002698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     33699971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        86493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     33591855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       162175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     34089191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        43247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       281103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     33894581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        32435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       129740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     33202635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          210730235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18861                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      630                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  150888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4815488                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 12928                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                161280                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4828416                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             161280                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  404                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9481                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9169                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9376                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           10522                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           10297                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            8736                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           10064                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            7544                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            8456                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            9425                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           9400                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11          10200                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8418                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          10000                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          11124                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             368                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             361                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             543                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            456                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 23857365000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              150888                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5040                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 18109                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 18125                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 18165                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 18198                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 18227                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 18261                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 18316                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 18359                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   687                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   659                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  619                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  587                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  558                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  526                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  473                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  432                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  206                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19693                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.717615                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   249.091544                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    25.037160                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          219      1.11%      1.11% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           23      0.12%      1.23% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            8      0.04%      1.27% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            8      0.04%      1.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            9      0.05%      1.36% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           22      0.11%      1.47% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          206      1.05%      2.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        19198     97.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19693                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   700.878505                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   434.818125                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   645.077594                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-127           37     17.29%     17.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-255           24     11.21%     28.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-383           18      8.41%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-511           19      8.88%     45.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-639           19      8.88%     54.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-767           18      8.41%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-895           15      7.01%     70.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-1023           12      5.61%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1151            9      4.21%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1279           12      5.61%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1407            6      2.80%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1535            7      3.27%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1663            5      2.34%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1791            2      0.93%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1919            2      0.93%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-2047            2      0.93%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2175            1      0.47%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2304-2431            1      0.47%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2559            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2687            2      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2688-2815            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4992-5119            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.551402                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.484397                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.617008                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              5      2.34%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.93%      3.27% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              5      2.34%      5.61% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              1      0.47%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              4      1.87%      7.94% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              3      1.40%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            192     89.72%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              2      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3997725750                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6548429550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                481548800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26565.79                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43515.79                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     203.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  203.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.10                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.27                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 131628                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4203                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1224019.55                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  21415449150                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1748826050                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0               9948960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          10544083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          9789897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          9892713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          9529228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          9926582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          9278841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7              10714032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               6711600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          7113072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               6604296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               6673656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               6428448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               6696504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               6259536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               7227720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         56707123.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         60759628.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         55522521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         55702233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         53548185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         56106585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6             52750464                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         60109171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1             5567616                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5693276.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6088089.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5713182.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5099397.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6390005.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1344030888.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1352720862.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1347828183.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1351275050.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1356835587.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1358532455.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1351005062.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7        1377860544                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      57723507504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       57715884720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      57720176544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       57717152976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       57712275312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       57710786832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       57717389808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       57693832368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        63329929918.080009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        63335884053.120003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        63328908789.120010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        63330078790.079994                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        63327617379.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        63331056212.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        63325077179.520004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        63339427911.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.509944                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.516009                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.508904                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.510095                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.507588                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.511091                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.505001                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.519619                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       795904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       814080                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       834560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       780544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       780288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       810240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4865280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       126208                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        126208                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         3109                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         3180                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         3260                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         3049                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         3048                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         3165                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             19005                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          493                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              493                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       345973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     33613478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       389220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     34381107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       205422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     35246040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       302727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     32964778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       400032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     32953966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        10812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       227045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     34218931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           205475764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       345973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       389220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       205422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       302727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       400032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       227045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        54058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        1924477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       5330153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            5330153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       5330153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       345973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     33613478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       389220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     34381107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     35246040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       302727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     32964778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       400032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     32953966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        10812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       227045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     34218931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          210805917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     19005                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      493                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  152040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   3944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4856544                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  8736                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                125984                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4865280                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             126208                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8337                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           11320                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            9617                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           10056                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            8376                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8632                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9242                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            8760                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9520                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9408                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           9248                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11          10353                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8456                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           9000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14          10826                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15          10616                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             208                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             176                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             337                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             184                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            241                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            167                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 23668410000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              152040                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               3944                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 18314                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 18355                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 18392                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 18428                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 18461                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 18497                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 18546                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 18581                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   655                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   610                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  573                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  537                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  504                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  470                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  423                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  388                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        19662                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.409012                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   250.489125                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    22.354857                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          178      0.91%      0.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           14      0.07%      0.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            8      0.04%      1.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            8      0.04%      1.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           14      0.07%      1.13% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          170      0.86%      1.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        19270     98.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        19662                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   928.921212                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   561.537348                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   930.763010                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-127           24     14.55%     14.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-255           15      9.09%     23.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-383           11      6.67%     30.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-511            9      5.45%     35.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-639           13      7.88%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-767           13      7.88%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-895           16      9.70%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-1023            8      4.85%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1151           10      6.06%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1279            9      5.45%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1407            4      2.42%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1535            6      3.64%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1663            4      2.42%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1791            2      1.21%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1919            2      1.21%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-2047            6      3.64%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2175            2      1.21%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2303            1      0.61%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2431            2      1.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2559            1      0.61%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2815            1      0.61%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3199            1      0.61%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3200-3327            1      0.61%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3328-3455            1      0.61%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4736-4863            1      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4992-5119            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6400-6527            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.860606                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.834060                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.005454                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      1.21%      1.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.61%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.61%      2.42% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            160     96.97%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3997801050                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6570251700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                485654400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26341.70                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43291.70                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     205.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       5.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  205.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    5.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.10                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.20                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 132751                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3291                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  1213889.12                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  21484036550                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1678419150                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          9935049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          10192694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          9173001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          9185097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          9566121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          9916905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6               9673776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          10730361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               6702216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               6876024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               6188136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               6196296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               6453336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               6689976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               6525960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               7238736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         57252748.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         58698931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             51742080                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         52417996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4             54265536                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         56537395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         54691852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         61627238.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5334958.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5474718.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5165752.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5438638.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1340393322.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1346573946.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1346943470.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1340604486.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1350343114.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1353882458.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1352272377.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1365733278.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       57726698352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       57721276752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       57720952608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       57726513120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4      57717970464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       57714865776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       57716278128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       57704470320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        63329610717.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        63332370133.439995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        63323768085.120003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        63323376819.840004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        63327353675.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        63330625220.159996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        63328296730.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        63338508589.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.509619                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.512429                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.503667                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.503268                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.507319                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.510652                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.508280                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.518682                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       773632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       770560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       783872                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       785408                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       770048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       782848                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4686080                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       125952                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        125952                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         3022                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         3010                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         3062                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         3068                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         3008                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         3058                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             18305                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          492                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              492                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     32672863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     32543123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     33105330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     33170200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       227045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     32521499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        54058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     33062083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        97305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        64870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           197907596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       216233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        21623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        54058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       227045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        54058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        97305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         767628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       5319341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            5319341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       5319341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     32672863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     32543123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     33105330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     33170200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       227045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     32521499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        54058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     33062083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        97305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        64870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          203226937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     18305                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      492                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  146440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4679072                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7008                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                125952                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4686080                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             125952                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            7842                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            9362                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            9144                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           10088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8392                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            9776                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            7992                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8538                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9514                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8944                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10          10017                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           8928                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           9281                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           8849                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           9136                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15          10418                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             176                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             168                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            255                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            185                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            200                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 23854204000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              146440                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3936                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17649                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17683                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17709                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17750                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17778                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17806                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17843                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17869                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   630                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   589                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  562                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  522                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  493                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  465                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  429                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  404                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18986                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.082482                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   249.930425                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    23.495919                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          178      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           24      0.13%      1.06% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           15      0.08%      1.14% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            3      0.02%      1.16% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           14      0.07%      1.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           23      0.12%      1.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          166      0.87%      2.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        18563     97.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18986                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   874.163636                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   525.088852                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   751.407316                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63            8      4.85%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           19     11.52%     16.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            7      4.24%     20.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           10      6.06%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            5      3.03%     29.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            7      4.24%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            6      3.64%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            6      3.64%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      3.64%     44.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            3      1.82%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            3      1.82%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            2      1.21%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            8      4.85%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            5      3.03%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            4      2.42%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            2      1.21%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            4      2.42%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      2.42%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            7      4.24%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            4      2.42%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            5      3.03%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            8      4.85%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.82%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            2      1.21%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            6      3.64%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      1.21%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.61%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.61%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            3      1.82%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            2      1.21%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.61%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.61%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            2      1.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            1      0.61%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            2      1.21%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2751            2      1.21%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3136-3199            1      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3391            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3840-3903            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.854545                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.823784                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.170025                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.61%      0.61% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.61%      1.21% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              4      2.42%      3.64% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.61%      4.24% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.61%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            155     93.94%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3852606550                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6331052500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                467907200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26347.83                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43297.83                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     197.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       5.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  197.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    5.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.03                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 127888                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3283                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  1269043.15                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  21530790550                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1632665150                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          9303033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          10290067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          9956822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          9227433.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          9624182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          9812275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          9850377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          9716716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               6275856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          6941712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               6716904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               6224856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               6492504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5          6619392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               6645096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               6554928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0             52575744                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         58602585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         57089510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             52336128                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         54828134.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         56067148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         56141529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         55684761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5517434.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5879070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5318369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5238743.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5093176.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1343649818.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1350454688.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1349270547.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1340926185.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1353712553.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1352704884.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1352686498.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7        1351049112                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       57723841776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       57717872592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       57718911312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       57726230928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       57715014816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       57715898736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6      57715914864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       57717351168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        63324457733.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        63333334786.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        63330613938.239998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        63323544699.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        63328284629.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        63329635249.920006                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        63329940384.960007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        63328743933.120003                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.504370                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.513412                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.510640                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.503439                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.508268                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.509644                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.509954                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.508736                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       786432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       778240                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       797440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       798208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       754944                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       776192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4728832                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        122112                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         3072                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         3040                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         3115                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         3118                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2949                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         3032                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             18472                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          477                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              477                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       335162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     33213446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       291915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     32867473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     33678348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       194610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     33710783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       356785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     31883611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       151363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     32780980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        75682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           199713144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       335162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       291915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       194610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       356785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       151363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        75682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1556880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       5157166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            5157166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       5157166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       335162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     33213446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       291915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     32867473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     33678348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       194610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     33710783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       356785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     31883611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       151363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     32780980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        75682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          204870310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     18472                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      477                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  147776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4720192                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  8640                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                122112                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4728832                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             122112                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9530                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            9553                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8792                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            8392                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            8800                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           11472                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9306                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            9792                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9601                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            9458                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           9000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           7777                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12          10009                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8688                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           9264                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           8072                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             184                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             209                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             200                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             295                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 23822660000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              147776                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3816                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17745                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17772                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17811                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17839                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17872                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17907                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17950                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 17992                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   682                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   646                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  608                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  551                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  518                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  476                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  435                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  155                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  157                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  157                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        19108                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.417626                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   250.555680                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    22.233256                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          167      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           15      0.08%      0.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           12      0.06%      1.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           12      0.06%      1.08% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           15      0.08%      1.16% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          157      0.82%      1.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        18730     98.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        19108                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   911.370370                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   575.799891                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   729.817308                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63            6      3.70%      3.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           15      9.26%     12.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           12      7.41%     20.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            6      3.70%     24.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            5      3.09%     27.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            6      3.70%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            5      3.09%     33.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            6      3.70%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            3      1.85%     39.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            2      1.23%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            5      3.09%     43.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            6      3.70%     47.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            5      3.09%     50.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      4.32%     54.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      2.47%     57.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      3.70%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            4      2.47%     63.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      2.47%     66.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            5      3.09%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            6      3.70%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            4      2.47%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            4      2.47%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            2      1.23%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.85%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      1.23%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            4      2.47%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            5      3.09%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      1.23%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            2      1.23%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            2      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            3      1.85%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            3      1.85%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.62%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.62%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.62%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2623            1      0.62%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            1      0.62%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3136-3199            2      1.23%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3456-3519            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.555556                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.486904                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.630455                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      3.09%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.62%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      1.23%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      1.23%      6.17% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      1.23%      7.41% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.62%      8.02% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            149     91.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3900958100                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6401184800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                472019200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26446.10                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43396.10                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     199.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       5.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  199.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    5.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.05                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 129028                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3186                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  1257198.80                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  21534609750                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF     514621800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1628845950                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          9460281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               9108288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          10261036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               9955008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4               9828000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          9137318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          9789897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          9323596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               6381936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               6144480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               6922128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               6715680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               6630000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               6164064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               6604296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               6289728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         54171187.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         51459532.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         59039884.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         56850393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4             56125056                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         51274329.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         55712716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7             52615680                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5541488.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5570519.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5411266.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5278556.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5295144.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      4183294070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1335102828.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1335634871.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1347732806.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1349411944.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1350811463.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1356145623.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1357993189.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1357844843.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       57731339136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       57730872432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       57720260208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       57718787280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       57717559632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5      57712880544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       57711259872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       57711390000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        63325094351.040001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        63322055162.879997                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        63332967849.599998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        63330584895.360001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        63329622992.639999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        63324307216.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        63329932598.400002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        63326053063.679993                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.505018                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.501922                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.513038                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.510611                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.509631                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.504216                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.509946                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.505995                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              292260                       # Transaction distribution
system.membus.trans_dist::ReadResp             292260                       # Transaction distribution
system.membus.trans_dist::WriteReq                 52                       # Transaction distribution
system.membus.trans_dist::WriteResp                52                       # Transaction distribution
system.membus.trans_dist::Writeback              8063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              618                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            587                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              77                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1067                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       595832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       596096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 596096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     77133313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77133841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77133841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    146130000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4821034500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        52000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        26000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    133039500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       309000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       293500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        38500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       534997                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     17490000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         4467                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        51260                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           13                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            7                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          196                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           47                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          201                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     10106911                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    425973488                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        49499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        34457                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp        61500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        51997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1884000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4724                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        51477                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10193365                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          427968487                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             1135                       # Total snoops (count)
system.membus.snoop_fanout::samples            302514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  302514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              302514                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               91500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 132                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           279698500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              301380                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4838589000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             20.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded             293449                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             292179                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            292179                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8063                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              57                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            20                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             77                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1060                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1060                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9530                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8820                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9121                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         9401                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         9313                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         9321                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         9059                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9175                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         9242                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         8923                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         9521                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         9572                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9755                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9005                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9511                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         9437                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       148708                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9501                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8948                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9095                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9224                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         9550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         9335                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9115                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         9130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         9134                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         9157                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         9451                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         9905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8872                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         9525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         9237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       148695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9531                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8863                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8926                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9361                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         9198                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         9252                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9149                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         9092                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         9165                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         9164                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         9548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         9871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         9441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         9481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       148633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9806                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8798                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         9122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         9366                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         9479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         9216                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8947                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         9073                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         9093                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         9426                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9608                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9031                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9784                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         9471                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       148661                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                594697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1240576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1181184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1218304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1205504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1205760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1173248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1190400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1200384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1157632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1234432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1241600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1262080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1169152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1235712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1223424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     19282689                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1236736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1178880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1196544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1236224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1206784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1180928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1185280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1181952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1188352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1225216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1283584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1232128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1153024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1236992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1199104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     19281920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1237504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1148416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1213952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1197824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1200128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1186304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1177600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1187840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1237760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1279232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1250048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1160960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1226496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1231360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     19283200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1274880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1140992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1183232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1211392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1229312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1194240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1162496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1177600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1179904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1224448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1253888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1247232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1174272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1267200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1228032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     19285504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               77133313                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    408868600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2888689450                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     75787800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        79800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        28000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       107723                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1469200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10451150                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          455                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           43                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           11                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           37                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       448000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       254850                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         4400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        38800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         9500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          503                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          45                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             491200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            264350                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32324600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              19499                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28715200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17928                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29339800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18211                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30246800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18800                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30337200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              18952                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           30066400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              18918                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29595800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              18501                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29932200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18431                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29878800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              18552                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           29678600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              18413                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          31052800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             19232                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31712000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             19762                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          31252200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             19513                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          29817800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18195                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31487200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             19402                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30796000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             19070                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         725108479                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             3.1                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             73363                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         724990675                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             3.1                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             73350                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         724384480                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             3.1                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             73288                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         724766189                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             3.1                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             73316                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       292179                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       292179                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8063                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           57                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           20                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           77                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1060                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1060                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       148708                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       148695                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       148633                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       148661                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       594697                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     19282689                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     19281920                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     19283200                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     19285504                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     77133313                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    233743200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1168716000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     32252000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        45600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        16000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        61600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       848000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4240000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        11792                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           56                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     34739700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         4800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       175500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 11850                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     34920000                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     66618500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        75345                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     66660000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        75345                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     66858400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        75345                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     66768800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        75345                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1173018400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          5.0                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       293317                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2399853                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2399853                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                52                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               52                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            36021                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2728                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       264444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       535379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       262209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       531835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       533605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       265580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       534411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       264161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       533971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       266096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       537392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           35                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4814533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       448000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34002504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1070672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       382720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     33720644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1063600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       346112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     33920324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1067144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       423168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     34101828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1068740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       432896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     33946948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1067876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       393728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     34180420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1074492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       185344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        98385                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212996789                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1203780855                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26585354914                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        52998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        28987                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1170690983                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       318999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       368000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       124496                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         2500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1372980                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     85032973                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       130199                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        28258                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2994                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           53                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           45                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          231                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           25                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1309298247                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    138789655                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        16500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     20357496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       563500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       787000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       171500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        55500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2745496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       108000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       133582                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       28296                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1333823739                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         139069155                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           29510                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2439899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2439899    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2439899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2376593315                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2440032                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          56940181                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1750                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        4267440210                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            131551                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         269008691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            267711                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          48657216                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1495                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        4233341847                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            17.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            130447                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         267257637                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            265935                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         44004717                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1352                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       4265316875                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           131434                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        268119681                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           266819                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         53769773                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1653                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       4293045834                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           18.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           132317                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        268513210                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           267226                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         55049622                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1691                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       4267087231                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           131497                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        268376483                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           267002                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         50053686                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1538                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       4299954762                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           18.2                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           132531                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17499                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        270069684                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           268769                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           398498                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               22                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         23533491                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              724                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         13121997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              501                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         2366    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         2366                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         2366    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         2366                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         2366    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         2366                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         2366    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         2366                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             2366    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         2366                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         2366                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            2366    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         2366                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    293431                       # number of replacements
system.l2.tags.tagsinuse                  8187.401824                       # Cycle average of tags in use
system.l2.tags.total_refs                      627592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.138806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      284.466694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.554074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    13.116494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1306.489162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     3.051015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     8.844574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1340.604721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.767276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     6.225414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1310.199104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.637891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     5.443148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1318.203037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.513058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     7.885432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1263.823043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.847454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     5.152999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1275.890373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.105080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    12.043920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    17.537858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.159484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.163648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.159936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.160913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.154275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.155748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999439                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.990479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19579424                       # Number of tag accesses
system.l2.tags.data_accesses                 19579424                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       267629                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1270                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        78037                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       265853                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          945                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        76948                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       266745                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1075                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        77464                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       267144                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1354                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        78499                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       266888                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1120                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        78497                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       268585                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1234                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        78136                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          576                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          183                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2078228                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36021                       # number of Writeback hits
system.l2.Writeback_hits::total                 36021                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                149                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1539                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       267629                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1270                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         78356                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       265853                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           945                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         77174                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       266745                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1075                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         77773                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       267144                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1354                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         78677                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       266888                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1120                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         78670                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       268585                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1234                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         78451                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           576                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           202                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2079767                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       267629                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1270                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        78356                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       265853                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          945                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        77174                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       266745                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1075                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        77773                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       267144                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1354                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        78677                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       266888                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1120                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        78670                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       268585                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1234                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        78451                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          576                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          202                       # number of overall hits
system.l2.overall_hits::total                 2079767                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          480                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        48169                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           47                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          550                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        48387                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          277                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        48685                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          299                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        48509                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          571                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        47769                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          304                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        48800                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          148                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           42                       # number of ReadReq misses
system.l2.ReadReq_misses::total                293279                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1077                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          480                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        48340                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           47                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        48558                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          277                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        48836                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          299                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        48704                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          571                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        47973                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          304                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        48975                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          148                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           51                       # number of demand (read+write) misses
system.l2.demand_misses::total                 294356                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           39                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          480                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        48340                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           47                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          550                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        48558                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          277                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        48836                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          299                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        48704                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           81                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          571                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        47973                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           38                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          304                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        48975                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          148                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           51                       # number of overall misses
system.l2.overall_misses::total                294356                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      4854000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     59343000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   6154210478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      5787499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     68228000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   6174605975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      5074500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     33339000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   6219256985                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      5066000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     36942000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   6194753984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker     10268500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     70340500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   6094986478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      4634000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     36687000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   6232282481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       272000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     18701500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      5274000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     37434907880                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       130000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       326000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       269500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       856500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     22014000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     22170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     19810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     25424500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     26533000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     22706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139855500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      4854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     59343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   6176224478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      5787499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     68228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   6196776475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      5074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     33339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   6239066985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      5066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     36942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   6220178484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker     10268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     70340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   6121519478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      4634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     36687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   6254988481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       138000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     18701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6333500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37574763380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      4854000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     59343000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   6176224478                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      5787499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     68228000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   6196776475                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      5074500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     33339000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   6239066985                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      5066000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     36942000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   6220178484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker     10268500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     70340500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   6121519478                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      4634000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     36687000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   6254988481                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       138000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       272000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     18701500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6333500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37574763380                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       267668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       126206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       265900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       125335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       266786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       126149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       267185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       127008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       266969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       126266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       268623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       126936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2371507                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36021                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36021                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2616                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       267668                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1750                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       126696                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       265900                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1495                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       125732                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       266786                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1352                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       126609                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       267185                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1653                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       127381                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       266969                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1691                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       126643                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       268623                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1538                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       127426                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          724                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2374123                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       267668                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1750                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       126696                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       265900                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1495                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       125732                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       266786                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1352                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       126609                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       267185                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1653                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       127381                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       266969                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1691                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       126643                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       268623                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1538                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       127426                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          724                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2374123                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.274286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.381670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.367893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.386061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.204882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.385933                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.180883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.381937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.337670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.378320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.197659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.384446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.204420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.186667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123668                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.526316                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.078947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.052632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.120000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.038462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.118343                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.348980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.430730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.328261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.522788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.541114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.357143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.321429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.411697                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000146                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.274286                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.381543                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000177                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.367893                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.386202                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000154                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.204882                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.385723                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000153                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.180883                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.382349                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000303                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.337670                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.378805                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000141                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.197659                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.384341                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.204420                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.201581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123985                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000146                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.274286                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.381543                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000177                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.367893                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.386202                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000154                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.204882                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.385723                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000153                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.180883                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.382349                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000303                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.337670                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.378805                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000141                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.197659                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.384341                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.204420                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.201581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123985                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 124461.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 123631.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 127762.886462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 123138.276596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 124050.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 127608.778701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 123768.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 120357.400722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 127744.828695                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 123560.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 123551.839465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 127703.188769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 126771.604938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123188.266200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 127592.925914                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 121947.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 120680.921053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 127710.706578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       136000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126361.486486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 125571.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 127642.647036                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 16312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  7222.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         8150                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data 21666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data        65000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        43500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        67375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        32625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data        65000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        42825                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 128736.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 129652.046784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 131192.052980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 130382.051282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 130063.725490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 129748.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       138000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 117722.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129856.545961                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 124461.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 123631.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 127766.331775                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 123138.276596                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 124050.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 127615.974196                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 123768.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 120357.400722                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127755.487448                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 123560.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 123551.839465                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 127713.914340                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 126771.604938                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123188.266200                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 127603.432723                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 121947.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 120680.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 127717.988382                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       138000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       136000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126361.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 124186.274510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127650.747326                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 124461.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 123631.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 127766.331775                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 123138.276596                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 124050.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 127615.974196                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 123768.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 120357.400722                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127755.487448                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 123560.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 123551.839465                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 127713.914340                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 126771.604938                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123188.266200                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 127603.432723                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 121947.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 120680.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 127717.988382                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       138000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       136000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126361.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 124186.274510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127650.747326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8063                       # number of writebacks
system.l2.writebacks::total                      8063                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          115                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          128                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          108                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          170                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           82                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          122                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1100                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1100                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1100                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        48088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        48337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          169                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        48643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        48471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        47687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        48745                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           292179                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1077                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        48259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        48508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        48794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        48666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        47891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        48920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            293256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        48259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        48508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        48794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        48666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        47891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        48920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           293256                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3986000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     42940500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5616174978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      4708499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     49416500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5637671975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3928500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     19940500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5679652485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      4353500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     26538000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5657218984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      8688000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     46872000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5561567478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      3436500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     21449500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5690140981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       250000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     17034000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4812000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34100780880                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       435000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data        54500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       182500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       988500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2204000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       225500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       230500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     20133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     20289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     18149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     23279500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     24289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     20781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       960500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    128008500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     42940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5636307978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      4708499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     49416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5657961475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     19940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5697801485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      4353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     26538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5680498484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      8688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     46872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5585856478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      3436500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     21449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5710921981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       127000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     17034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      5772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34228789380                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     42940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5636307978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      4708499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     49416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5657961475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     19940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5697801485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      4353500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     26538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5680498484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      8688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     46872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5585856478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      3436500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     21449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5710921981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       127000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     17034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      5772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34228789380                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       231500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       226998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       241500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       204999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       230000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       214499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       247000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1696496                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       123500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       149000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       120998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       114500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       195500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1103498                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       371500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       346998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       365000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       353999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       350998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       354499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       442500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2799994                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.208571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.381028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.282274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.385662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.125000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.385600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.136721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.381637                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.237138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.377671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.118336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.384012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.250000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.203039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.186667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.123204                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.526316                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.078947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.052632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.120000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.038462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.118343                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.348980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.430730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.328261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.522788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.541114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.321429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.411697                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.208571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.380904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.282274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.385805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.385391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.136721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.382051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.237138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.378157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.118336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.383909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.203039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.201581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.208571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.380904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.282274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.385805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.385391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.136721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.382051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.237138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.378157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.118336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.383909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.203039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.201581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123522                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113885.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 117645.205479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 116789.531234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114841.439024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 117100.710900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 116632.641144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 115544.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 117991.124260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 116761.969554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 114565.789474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 117424.778761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 116713.477832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 117405.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 116887.780549                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 116626.491035                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       114550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 117854.395604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 116732.813232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115877.551020                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 114571.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116711.950140                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 60833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        55100                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        56375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        57625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        55400                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 117736.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 118652.046784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 120192.052980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 119382.051282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 119063.725490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 118748.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       127000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 106722.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118856.545961                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113885.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 117645.205479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 116792.887917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114841.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 117100.710900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 116639.759937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 115544.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 117991.124260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116772.584437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 114565.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 117424.778761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116724.170550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 117405.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 116887.780549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 116636.872857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       114550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 117854.395604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 116740.024141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       127000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115877.551020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 113186.274510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116719.826295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113885.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 117645.205479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 116792.887917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114841.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 117100.710900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 116639.759937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 115544.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 117991.124260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116772.584437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 114565.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 117424.778761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116724.170550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 117405.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 116887.780549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 116636.872857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       114550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 117854.395604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 116740.024141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       127000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115877.551020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 113186.274510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116719.826295                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4724                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              16                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        73341                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        73341    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         73341                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         1983                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.871407                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.285132                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     5.726362                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         1982     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         1983                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     793221301.775148                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    97745880.403701                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            2      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            4      0.17%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            3      0.13%      0.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08            4      0.17%      0.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.04%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.08%      0.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            4      0.17%      0.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           15      0.63%      1.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          153      6.47%      7.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          292     12.34%     20.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          827     34.95%     55.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08          721     30.47%     85.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08          216      9.13%     94.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09           98      4.14%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09           16      0.68%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            5      0.21%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            3      0.13%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        792938595.085311      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  18775296                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    21434319.526627                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   35704251.073457                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         1965     83.05%     83.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          271     11.45%     94.51% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           62      2.62%     97.13% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           26      1.10%     98.22% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           10      0.42%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            5      0.21%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           14      0.59%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.25%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.04%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            5      0.21%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       21428769.622387      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 507393                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           73341                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96534.625925                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      96076.882092                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11410.814914                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           94      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        69515     94.78%     94.91% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2353      3.21%     98.12% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          770      1.05%     99.17% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          404      0.55%     99.72% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          167      0.23%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           32      0.04%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             73341                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               73341                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           324941.574290                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          612462.610588                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    9      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               8      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               8      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              11      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              15      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              29      0.04%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              21      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              29      0.04%      0.19% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              37      0.05%      0.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              41      0.06%      0.29% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              50      0.07%      0.36% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              63      0.09%      0.45% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              74      0.10%      0.55% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              84      0.11%      0.66% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             115      0.16%      0.82% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            121      0.16%      0.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             72618     99.01%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         157905000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 73341                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              1983                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         11940555.219365                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        15050911.628821                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.05%      0.20% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.20% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.05%      0.25% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            1978     99.75%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           49000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       200313000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                1983                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 75324                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             314350.286761                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            185156.485607                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 8      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 8      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                11      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                16      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                32      0.04%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                24      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                32      0.04%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                42      0.06%      0.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                47      0.06%      0.32% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                56      0.07%      0.39% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                78      0.10%      0.49% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                83      0.11%      0.60% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               105      0.14%      0.74% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               148      0.20%      0.94% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              149      0.20%      1.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               74467     98.86%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            18074000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   75324                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.313609                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.469493                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             1630     68.89%     68.89% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              730     30.85%     99.75% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                6      0.25%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         2366                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            2366    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              2366                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            30.984784                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.818806                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     2      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     7      0.30%      0.38% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                    4      0.17%      0.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   1      0.04%      0.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   3      0.13%      0.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                  16      0.68%      1.39% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 283     11.96%     13.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 998     42.18%     55.54% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                 858     36.26%     91.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                 172      7.27%     99.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                  19      0.80%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   3      0.13%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                2366                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             2366                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.837278                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.394697                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1187     50.17%     50.17% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    778     32.88%     83.05% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    271     11.45%     94.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     62      2.62%     97.13% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     17      0.72%     97.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      9      0.38%     98.22% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     10      0.42%     98.65% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      5      0.21%     98.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      7      0.30%     99.15% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      7      0.30%     99.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     6      0.25%     99.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     1      0.04%     99.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     4      0.17%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               2366                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        73325                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        73325    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         73325                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         1995                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         1995    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         1995                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     793015722.738800                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    99136868.626050                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            2      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.13%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            4      0.17%      0.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08            5      0.21%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            0      0.00%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.04%      0.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.08%      0.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            3      0.13%      0.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           11      0.46%      1.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          164      6.93%      8.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          320     13.52%     21.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          787     33.26%     55.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08          717     30.30%     85.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08          220      9.30%     94.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09          102      4.31%     98.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09           16      0.68%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            7      0.30%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            2      0.08%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        792765608.385902      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  18771200                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    21585798.816568                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   35205893.238896                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         1947     82.29%     82.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          268     11.33%     93.62% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           80      3.38%     97.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           36      1.52%     98.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            6      0.25%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            2      0.08%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           16      0.68%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.13%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.13%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       21569279.082576      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 510720                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           73325                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96570.614388                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      96112.593593                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11525.267745                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           72      0.10%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        69526     94.82%     94.92% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2334      3.18%     98.10% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          757      1.03%     99.13% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          418      0.57%     99.70% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          161      0.22%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           46      0.06%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            8      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             73325                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               73325                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           325060.811456                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          612644.846841                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   10      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               6      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              14      0.02%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              27      0.04%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              30      0.04%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              20      0.03%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              47      0.06%      0.24% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              48      0.07%      0.30% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              61      0.08%      0.38% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              59      0.08%      0.47% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              73      0.10%      0.56% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              94      0.13%      0.69% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             132      0.18%      0.87% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            112      0.15%      1.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             72573     98.97%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         157936000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 73325                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              1995                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         11965815.538847                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        16290527.503032                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.05%      0.20% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            1991     99.80%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           69000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       278325000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                1995                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 75320                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             316450.929368                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            603219.377834                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     10      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 6      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                14      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                29      0.04%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                34      0.05%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                23      0.03%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                51      0.07%      0.25% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                53      0.07%      0.32% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                65      0.09%      0.40% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                74      0.10%      0.50% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                82      0.11%      0.61% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               107      0.14%      0.75% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               177      0.23%      0.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              138      0.18%      1.17% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               74438     98.83%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           157936000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   75320                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.308538                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.463814                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             1638     69.23%     69.23% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              726     30.68%     99.92% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                2      0.08%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         2366                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            2366    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              2366                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            30.977177                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.851403                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     2      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     7      0.30%      0.38% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                    5      0.21%      0.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   1      0.04%      0.63% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   5      0.21%      0.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                  11      0.46%      1.31% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 307     12.98%     14.29% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 963     40.70%     54.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                 868     36.69%     91.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                 170      7.19%     98.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                  23      0.97%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   4      0.17%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                2366                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             2366                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.843195                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.375230                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1197     50.59%     50.59% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                    750     31.70%     82.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    268     11.33%     93.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     80      3.38%     97.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     22      0.93%     97.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     14      0.59%     98.52% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      6      0.25%     98.77% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      2      0.08%     98.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      8      0.34%     99.20% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      8      0.34%     99.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     3      0.13%     99.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     4      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     2      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     1      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               2366                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        73268                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        73268    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         73268                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2057    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     792409805.579036                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    97311736.150399                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            2      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            4      0.17%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            5      0.21%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08            2      0.08%      0.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.04%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.04%      0.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.08%      0.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%      0.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           21      0.89%      1.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          138      5.83%      7.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          322     13.61%     21.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          816     34.49%     55.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08          724     30.60%     86.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08          213      9.00%     95.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09           94      3.97%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09           16      0.68%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.17%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        792149343.269257      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  18756608                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    22234995.773457                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   37431143.844864                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         1927     81.45%     81.45% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          291     12.30%     93.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           71      3.00%     96.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           32      1.35%     98.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            9      0.38%     98.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            6      0.25%     98.73% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           14      0.59%     99.32% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.25%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.25%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       22239602.542786      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 526592                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           73268                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96570.712999                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      96107.436708                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      11460.259691                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           93      0.13%      0.13% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        69380     94.69%     94.82% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2386      3.26%     98.08% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          828      1.13%     99.21% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          365      0.50%     99.71% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          170      0.23%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           39      0.05%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            6      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             73268                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               73268                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           325484.959327                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          655317.003539                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    8      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              10      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               7      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              14      0.02%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              18      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              18      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              34      0.05%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              33      0.05%      0.21% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              49      0.07%      0.28% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              60      0.08%      0.36% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              85      0.12%      0.47% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              89      0.12%      0.60% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             103      0.14%      0.74% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             118      0.16%      0.90% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            125      0.17%      1.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             72485     98.93%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         170076000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 73268                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2057                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         11552674.282936                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        15070728.262972                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2056     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           95000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       160488000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2057                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 75325                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             316419.887156                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            598644.212649                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      8      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                11      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                14      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                18      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                20      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                39      0.05%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                37      0.05%      0.22% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                52      0.07%      0.29% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                67      0.09%      0.38% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               101      0.13%      0.51% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000               100      0.13%      0.65% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               124      0.16%      0.81% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               154      0.20%      1.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              145      0.19%      1.21% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               74416     98.79%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           156772000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   75325                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.281488                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.451696                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             1702     71.94%     71.94% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              662     27.98%     99.92% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                2      0.08%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         2366                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            2366    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              2366                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            30.953508                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.823975                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     2      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     7      0.30%      0.38% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    5      0.21%      0.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   1      0.04%      0.63% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   2      0.08%      0.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                  20      0.85%      1.56% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 295     12.47%     14.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 975     41.21%     55.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                 856     36.18%     91.42% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                 181      7.65%     99.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                  20      0.85%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   2      0.08%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                2366                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             2366                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.868555                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.462154                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1202     50.80%     50.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                    725     30.64%     81.45% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    291     12.30%     93.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     71      3.00%     96.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     20      0.85%     97.59% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     12      0.51%     98.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      9      0.38%     98.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      6      0.25%     98.73% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      7      0.30%     99.03% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      7      0.30%     99.32% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     6      0.25%     99.58% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     6      0.25%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               2366                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        73305                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        73305    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         73305                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2029                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2029    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2029                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     792777683.854607                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    97420842.962007                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            2      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            4      0.17%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            2      0.08%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08            5      0.21%      0.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            2      0.08%      0.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.04%      0.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            1      0.04%      0.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            1      0.04%      0.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           16      0.68%      1.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          161      6.80%      8.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          292     12.34%     20.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          830     35.08%     55.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08          714     30.18%     85.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08          208      8.79%     94.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09          111      4.69%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            8      0.34%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            7      0.30%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        792549375.011641      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  18766080                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    21953677.092139                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   35954246.959470                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         1967     83.14%     83.14% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          255     10.78%     93.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           66      2.79%     96.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           38      1.61%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            8      0.34%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            6      0.25%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.51%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.25%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            5      0.21%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.08%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           2366                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       21936875.818820      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 519424                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           73305                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96521.255030                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      96074.467932                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11233.836784                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151           91      0.12%      0.12% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            1      0.00%      0.13% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919           28      0.04%      0.16% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        69413     94.69%     94.85% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687         1648      2.25%     97.10% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          754      1.03%     98.13% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          400      0.55%     98.68% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          398      0.54%     99.22% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          314      0.43%     99.65% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           57      0.08%     99.73% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991           16      0.02%     99.75% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          139      0.19%     99.94% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759           20      0.03%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143           18      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            4      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             73305                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               73305                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           323007.652957                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          187362.567433                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    4      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              13      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              12      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              21      0.03%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              28      0.04%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              22      0.03%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              46      0.06%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              37      0.05%      0.27% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              53      0.07%      0.34% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              72      0.10%      0.44% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              68      0.09%      0.53% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             105      0.14%      0.68% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             118      0.16%      0.84% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            124      0.17%      1.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             72568     98.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          12668000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 73305                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2029                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         11761436.668310                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        15696614.306403                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2027     99.90%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           86000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       219424000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2029                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 75334                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             314307.961876                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            179809.865010                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      4      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                13      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                13      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                23      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                29      0.04%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                25      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                52      0.07%      0.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                41      0.05%      0.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                58      0.08%      0.36% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                93      0.12%      0.49% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                77      0.10%      0.59% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               120      0.16%      0.75% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               156      0.21%      0.96% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              136      0.18%      1.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               74478     98.86%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12668000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   75334                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.309383                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.466887                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             1639     69.27%     69.27% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              722     30.52%     99.79% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                5      0.21%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         2366                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            2366    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              2366                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            30.967878                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.805946                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     2      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     6      0.25%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    6      0.25%      0.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   2      0.08%      0.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   2      0.08%      0.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                  17      0.72%      1.48% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 289     12.21%     13.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 999     42.22%     55.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                 838     35.42%     91.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                 187      7.90%     99.24% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                  17      0.72%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                2366                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             2366                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.857566                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.404463                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1159     48.99%     48.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                    808     34.15%     83.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    255     10.78%     93.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     66      2.79%     96.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     28      1.18%     97.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     10      0.42%     98.31% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      8      0.34%     98.65% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      6      0.25%     98.90% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      4      0.17%     99.07% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      8      0.34%     99.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     6      0.25%     99.66% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     5      0.21%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     2      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               2366                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       293246                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       293246    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         293246                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8064                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.968378                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.824023                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.839651                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8063     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8064                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      3171424513.947591                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     3133864361.250069                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     381146166.908335                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            2      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            2      0.08%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            7      0.30%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09            2      0.08%      0.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09            1      0.04%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09            1      0.04%      0.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            1      0.04%      0.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            4      0.17%      0.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           12      0.51%      1.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          107      4.52%      5.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          434     18.34%     24.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          695     29.37%     53.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09          722     30.52%     84.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09          269     11.37%     95.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09           88      3.72%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09           14      0.59%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            4      0.17%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            1      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             2366                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         3170402921.752110      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   75069184                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          2366                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     87208791.208791                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    120306188.890982                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         1171     49.49%     49.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          962     40.66%     90.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08          118      4.99%     95.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           42      1.78%     96.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           12      0.51%     97.42% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            3      0.13%     97.55% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            7      0.30%     97.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            9      0.38%     98.22% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            5      0.21%     98.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            4      0.17%     98.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            4      0.17%     98.77% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            6      0.25%     99.03% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            4      0.17%     99.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            3      0.13%     99.32% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            8      0.34%     99.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            4      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            2      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            2      0.08%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            2366                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        87174527.066569      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2064129                       # Number of bytes written
system.Hmon.readLatencyHist::samples           293239                       # Read request-response latency
system.Hmon.readLatencyHist::mean        106686.835653                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106149.658661                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       12671.090425                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          344      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          132      0.05%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       284950     97.17%     97.34% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         4192      1.43%     98.77% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2373      0.81%     99.57% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          473      0.16%     99.74% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          661      0.23%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           98      0.03%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           13      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             293239                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               293246                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            80744.753552                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           79451.469435                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 14352      4.89%      4.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             13082      4.46%      9.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            13891      4.74%     14.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            17191      5.86%     19.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            14206      4.84%     24.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            13582      4.63%     29.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            10754      3.67%     33.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            10098      3.44%     36.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             9423      3.21%     39.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             9210      3.14%     42.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             8524      2.91%     45.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             8665      2.95%     48.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             9036      3.08%     51.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             8314      2.84%     54.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7781      2.65%     57.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             7479      2.55%     59.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6771      2.31%     62.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             6525      2.23%     64.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6358      2.17%     66.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            6072      2.07%     68.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              91932     31.35%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            8313500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 293246                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8064                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2936274.925595                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3765849.263701                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            125      1.55%      1.55% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             13      0.16%      1.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             27      0.33%      2.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             44      0.55%      2.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             34      0.42%      3.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             24      0.30%      3.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             26      0.32%      3.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             21      0.26%      3.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             23      0.29%      4.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             28      0.35%      4.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             34      0.42%      4.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             25      0.31%      5.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             22      0.27%      5.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             28      0.35%      5.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             31      0.38%      6.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             24      0.30%      6.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            16      0.20%      6.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             7519     93.24%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         68689000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8064                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 301310                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              78583.920215                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             78104.114592                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   14857      4.93%      4.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               13488      4.48%      9.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              14279      4.74%     14.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              19108      6.34%     20.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              14849      4.93%     25.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              14247      4.73%     30.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              11271      3.74%     33.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              10606      3.52%     37.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               9859      3.27%     40.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               9642      3.20%     43.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               8914      2.96%     46.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               9145      3.04%     49.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               9423      3.13%     53.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8688      2.88%     55.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8116      2.69%     58.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               7935      2.63%     61.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6864      2.28%     63.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6726      2.23%     65.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               7042      2.34%     68.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              6119      2.03%     70.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                90132     29.91%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              8313500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   301310                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         2366                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.334742                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.030791                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               519     21.94%     21.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               911     38.50%     60.44% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               647     27.35%     87.79% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               216      9.13%     96.91% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                60      2.54%     99.45% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                13      0.55%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          2366                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         2366                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             2366    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         2366                       # Outstanding write transactions
system.Hmon.readTransHist::samples               2366                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            123.886306                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           122.416417                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            14.895782                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     2      0.08%      0.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    7      0.30%      0.38% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                    5      0.21%      0.59% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    1      0.04%      0.63% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    3      0.13%      0.76% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   17      0.72%      1.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 331     13.99%     15.47% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127               1067     45.10%     60.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                777     32.84%     93.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                141      5.96%     99.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                 13      0.55%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  2      0.08%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 2366                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              2366                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.406593                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.699461                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  1638     69.23%     69.23% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   613     25.91%     95.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   48      2.03%     97.17% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                   9      0.38%     97.55% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  11      0.46%     98.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  10      0.42%     98.44% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   5      0.21%     98.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   9      0.38%     99.03% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   5      0.21%     99.24% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                  10      0.42%     99.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   4      0.17%     99.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   4      0.17%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                2366                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2903077                       # DTB read hits
system.cpu0.dtb.read_misses                    133874                       # DTB read misses
system.cpu0.dtb.write_hits                    1137426                       # DTB write hits
system.cpu0.dtb.write_misses                       29                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 3036951                       # DTB read accesses
system.cpu0.dtb.write_accesses                1137455                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          4040503                       # DTB hits
system.cpu0.dtb.misses                         133903                       # DTB misses
system.cpu0.dtb.accesses                      4174406                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     8021360                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 8021360                       # ITB inst accesses
system.cpu0.itb.hits                          8021360                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                      8021360                       # DTB accesses
system.cpu0.numCycles                        47096813                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    7997170                       # Number of instructions committed
system.cpu0.committedOps                      8039742                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              6610179                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      20032                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       670042                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     6610179                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           11855665                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           4299059                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            32465609                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            4125973                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      4041412                       # number of memory refs
system.cpu0.num_load_insts                    2903360                       # Number of load instructions
system.cpu0.num_store_insts                   1138052                       # Number of store instructions
system.cpu0.num_idle_cycles              267524.371541                       # Number of idle cycles
system.cpu0.num_busy_cycles              46829288.628459                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.994320                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.005680                       # Percentage of idle cycles
system.cpu0.Branches                          1072460                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3999168     49.74%     49.74% # Class of executed instruction
system.cpu0.op_class::IntMult                     216      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                12      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.74% # Class of executed instruction
system.cpu0.op_class::MemRead                 2903360     36.11%     85.85% # Class of executed instruction
system.cpu0.op_class::MemWrite                1138052     14.15%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   8040808                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1750                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8307044                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1750                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4746.882286                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16044470                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16044470                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst      8019610                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8019610                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst      8019610                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8019610                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst      8019610                       # number of overall hits
system.cpu0.icache.overall_hits::total        8019610                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1750                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1750                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1750                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1750                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1750                       # number of overall misses
system.cpu0.icache.overall_misses::total         1750                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     79834681                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     79834681                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     79834681                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     79834681                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     79834681                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     79834681                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst      8021360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8021360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst      8021360                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8021360                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst      8021360                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8021360                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000218                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000218                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 45619.817714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45619.817714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 45619.817714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45619.817714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 45619.817714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45619.817714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1750                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1750                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1750                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1750                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     76204319                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     76204319                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     76204319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     76204319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     76204319                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     76204319                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 43545.325143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43545.325143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 43545.325143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43545.325143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 43545.325143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43545.325143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               190                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           131038                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.606883                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3971212                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           131038                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.305804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.606883                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.998464                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998464                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8212253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8212253                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2770517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2770517                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1134900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1134900                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           94                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           94                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1758                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      3905417                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3905417                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      3905511                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3905511                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       130512                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130512                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          624                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           39                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          260                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          260                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       131136                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131136                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       131175                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131175                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7419977498                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7419977498                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     29523995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29523995                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      7375995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7375995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2455000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2455000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   7449501493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7449501493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   7449501493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7449501493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      2901029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2901029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1135524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1135524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1894                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      4036553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4036553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      4036686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4036686                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.044988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000550                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.293233                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.293233                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.136555                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.136555                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.071806                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071806                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.032487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.032496                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032496                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 56852.837272                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56852.837272                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 47314.094551                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47314.094551                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 28369.211538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28369.211538                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 18051.470588                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18051.470588                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 56807.447940                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56807.447940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 56790.558361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56790.558361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6126                       # number of writebacks
system.cpu0.dcache.writebacks::total             6126                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       130512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       130512                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          624                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           39                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       131136                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       131136                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       131175                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       131175                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7157883056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7157883056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     28271005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     28271005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2195000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2195000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      4738999                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4738999                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2183000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2183000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   7186154061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7186154061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   7188349061                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7188349061                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       365998                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       365998                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       234004                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       234004                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       600002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       600002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.044988                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044988                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000550                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000550                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.293233                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.293233                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.116597                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.116597                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.071806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071806                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.032487                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032487                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.032496                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032496                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 54844.635405                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54844.635405                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 45306.097756                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45306.097756                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 56282.051282                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 56282.051282                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 21346.842342                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21346.842342                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 16051.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16051.470588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 54799.247049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54799.247049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 54799.687905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54799.687905                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7604                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2886999                       # DTB read hits
system.cpu1.dtb.read_misses                    132980                       # DTB read misses
system.cpu1.dtb.write_hits                    1130233                       # DTB write hits
system.cpu1.dtb.write_misses                       28                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 3019979                       # DTB read accesses
system.cpu1.dtb.write_accesses                1130261                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          4017232                       # DTB hits
system.cpu1.dtb.misses                         133008                       # DTB misses
system.cpu1.dtb.accesses                      4150240                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     7973921                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 7973921                       # ITB inst accesses
system.cpu1.itb.hits                          7973921                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                      7973921                       # DTB accesses
system.cpu1.numCycles                        47096817                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    7950550                       # Number of instructions committed
system.cpu1.committedOps                      7991654                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              6570386                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      19536                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       666223                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     6570386                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           11781891                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4272963                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            32272739                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            4105104                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      4017996                       # number of memory refs
system.cpu1.num_load_insts                    2887170                       # Number of load instructions
system.cpu1.num_store_insts                   1130826                       # Number of store instructions
system.cpu1.num_idle_cycles              448137.532757                       # Number of idle cycles
system.cpu1.num_busy_cycles              46648679.467243                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.990485                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.009515                       # Percentage of idle cycles
system.cpu1.Branches                          1065681                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3974330     49.73%     49.73% # Class of executed instruction
system.cpu1.op_class::IntMult                     194      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.73% # Class of executed instruction
system.cpu1.op_class::MemRead                 2887170     36.12%     85.85% # Class of executed instruction
system.cpu1.op_class::MemWrite                1130826     14.15%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   7992522                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1495                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8239707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1495                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5511.509699                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15949337                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15949337                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst      7972426                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7972426                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst      7972426                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7972426                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst      7972426                       # number of overall hits
system.cpu1.icache.overall_hits::total        7972426                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1495                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1495                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1495                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1495                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1495                       # number of overall misses
system.cpu1.icache.overall_misses::total         1495                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     84284716                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     84284716                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     84284716                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     84284716                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     84284716                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     84284716                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst      7973921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7973921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst      7973921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7973921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst      7973921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7973921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000187                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000187                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 56377.736455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56377.736455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 56377.736455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56377.736455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 56377.736455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56377.736455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1495                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1495                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1495                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1495                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1495                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     81155284                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     81155284                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     81155284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     81155284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     81155284                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     81155284                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 54284.470903                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54284.470903                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 54284.470903                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54284.470903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 54284.470903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54284.470903                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               148                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           129967                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.487284                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3939124                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           129967                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            30.308648                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.487284                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.997997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8164662                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8164662                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2755607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2755607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1128035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1128035                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           65                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           65                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1461                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      3883642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3883642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      3883707                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3883707                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       129574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          497                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           33                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       130071                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        130071                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       130104                       # number of overall misses
system.cpu1.dcache.overall_misses::total       130104                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7428983182                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7428983182                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     27619491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27619491                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      5364491                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5364491                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      1800500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1800500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       155000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       155000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   7456602673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7456602673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   7456602673                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7456602673                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      2885181                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2885181                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1128532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1128532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           98                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           98                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      4013713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4013713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      4013811                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4013811                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.044910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044910                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.336735                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.336735                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.145114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.145114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.063830                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.063830                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.032407                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032407                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.032414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032414                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 57333.903268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57333.903268                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 55572.416499                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55572.416499                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 21631.012097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21631.012097                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 16671.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16671.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 57327.172644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57327.172644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 57312.631994                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57312.631994                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5989                       # number of writebacks
system.cpu1.dcache.writebacks::total             5989                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           30                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       129574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       129574                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          497                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          497                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           33                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          218                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          218                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       130071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       130071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       130104                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       130104                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7168853460                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7168853460                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     26620501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     26620501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2318502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2318502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      2618503                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2618503                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      1590500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1590500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   7195473961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7195473961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   7197792463                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7197792463                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       383499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       383499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       201502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       201502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       585001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       585001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.044910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000440                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.336735                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.336735                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.127560                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.127560                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.063830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.063830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.032407                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032407                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.032414                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032414                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 55326.326732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55326.326732                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 53562.376258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53562.376258                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 70257.636364                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 70257.636364                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 12011.481651                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12011.481651                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 14726.851852                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14726.851852                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 55319.586695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55319.586695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 55323.375630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55323.375630                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7795                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2898404                       # DTB read hits
system.cpu2.dtb.read_misses                    133423                       # DTB read misses
system.cpu2.dtb.write_hits                    1132822                       # DTB write hits
system.cpu2.dtb.write_misses                       26                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 3031827                       # DTB read accesses
system.cpu2.dtb.write_accesses                1132848                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          4031226                       # DTB hits
system.cpu2.dtb.misses                         133449                       # DTB misses
system.cpu2.dtb.accesses                      4164675                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     7999131                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 7999131                       # ITB inst accesses
system.cpu2.itb.hits                          7999131                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                      7999131                       # DTB accesses
system.cpu2.numCycles                        47096877                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    7976210                       # Number of instructions committed
system.cpu2.committedOps                      8015503                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              6589798                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      19306                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       668053                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     6589798                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           11817941                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4286369                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            32377213                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            4117686                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      4031947                       # number of memory refs
system.cpu2.num_load_insts                    2898576                       # Number of load instructions
system.cpu2.num_store_insts                   1133371                       # Number of store instructions
system.cpu2.num_idle_cycles              307523.463958                       # Number of idle cycles
system.cpu2.num_busy_cycles              46789353.536042                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.993470                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.006530                       # Percentage of idle cycles
system.cpu2.Branches                          1068964                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3984187     49.70%     49.70% # Class of executed instruction
system.cpu2.op_class::IntMult                     183      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.70% # Class of executed instruction
system.cpu2.op_class::MemRead                 2898576     36.16%     85.86% # Class of executed instruction
system.cpu2.op_class::MemWrite                1133371     14.14%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   8016319                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1352                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8244726                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1352                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6098.170118                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15999614                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15999614                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst      7997779                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7997779                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst      7997779                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7997779                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst      7997779                       # number of overall hits
system.cpu2.icache.overall_hits::total        7997779                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1352                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1352                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1352                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1352                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1352                       # number of overall misses
system.cpu2.icache.overall_misses::total         1352                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     49961717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49961717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     49961717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49961717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     49961717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49961717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst      7999131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7999131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst      7999131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7999131                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst      7999131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7999131                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000169                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000169                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 36953.932692                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36953.932692                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 36953.932692                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36953.932692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 36953.932692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36953.932692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1352                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1352                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1352                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1352                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1352                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1352                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     47128283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     47128283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     47128283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     47128283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     47128283                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     47128283                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000169                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000169                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 34858.197485                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34858.197485                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 34858.197485                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34858.197485                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 34858.197485                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34858.197485                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               133                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           130984                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.621986                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4069638                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           130984                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.069734                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.621986                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.998523                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998523                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8193638                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8193638                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2766165                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2766165                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1130636                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1130636                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           52                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           52                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1403                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1403                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      3896801                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3896801                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      3896853                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3896853                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       130529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       130529                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          562                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           25                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       131091                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        131091                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       131116                       # number of overall misses
system.cpu2.dcache.overall_misses::total       131116                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7482990615                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7482990615                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     25689991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25689991                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      4631494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4631494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      1889000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1889000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   7508680606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7508680606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   7508680606                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7508680606                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      2896694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2896694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1131198                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1131198                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      4027892                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4027892                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      4027969                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4027969                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.045061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045061                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.324675                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.324675                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.135018                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.135018                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.065553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.065553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.032546                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032546                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.032551                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032551                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 57328.184656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 57328.184656                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 45711.727758                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45711.727758                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 21148.374429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21148.374429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 17820.754717                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17820.754717                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 57278.383764                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57278.383764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 57267.462445                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57267.462445                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5892                       # number of writebacks
system.cpu2.dcache.writebacks::total             5892                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       130529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       130529                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          562                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          562                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           25                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          106                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       131091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       131091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       131116                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       131116                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7220960847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7220960847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     24560003                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     24560003                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1163501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1163501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      3079997                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3079997                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      1679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   7245520850                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7245520850                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   7246684351                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7246684351                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       376497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       376497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       215501                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       215501                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       591998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       591998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.045061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.324675                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.324675                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.120222                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.120222                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.065553                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.065553                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.032546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.032551                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032551                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 55320.739813                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55320.739813                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 43701.072954                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43701.072954                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 46540.040000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 46540.040000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 15794.856410                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15794.856410                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 15839.622642                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15839.622642                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 55270.925159                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 55270.925159                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 55269.260434                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 55269.260434                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7615                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2903476                       # DTB read hits
system.cpu3.dtb.read_misses                    133629                       # DTB read misses
system.cpu3.dtb.write_hits                    1139659                       # DTB write hits
system.cpu3.dtb.write_misses                       32                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 3037105                       # DTB read accesses
system.cpu3.dtb.write_accesses                1139691                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          4043135                       # DTB hits
system.cpu3.dtb.misses                         133661                       # DTB misses
system.cpu3.dtb.accesses                      4176796                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     8021968                       # ITB inst hits
system.cpu3.itb.inst_misses                         1                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 8021969                       # ITB inst accesses
system.cpu3.itb.hits                          8021968                       # DTB hits
system.cpu3.itb.misses                              1                       # DTB misses
system.cpu3.itb.accesses                      8021969                       # DTB accesses
system.cpu3.numCycles                        47145263                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    7997336                       # Number of instructions committed
system.cpu3.committedOps                      8041289                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              6612507                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      19846                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       669864                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     6612507                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           11862221                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           4300067                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            32470878                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4127437                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      4043936                       # number of memory refs
system.cpu3.num_load_insts                    2903670                       # Number of load instructions
system.cpu3.num_store_insts                   1140266                       # Number of store instructions
system.cpu3.num_idle_cycles              211314.362523                       # Number of idle cycles
system.cpu3.num_busy_cycles              46933948.637477                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.995518                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.004482                       # Percentage of idle cycles
system.cpu3.Branches                          1071704                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3998066     49.71%     49.71% # Class of executed instruction
system.cpu3.op_class::IntMult                     209      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.72% # Class of executed instruction
system.cpu3.op_class::MemRead                 2903670     36.11%     85.82% # Class of executed instruction
system.cpu3.op_class::MemWrite                1140266     14.18%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   8042214                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1653                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8248178                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1653                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4989.823351                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16045589                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16045589                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst      8020315                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8020315                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst      8020315                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8020315                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst      8020315                       # number of overall hits
system.cpu3.icache.overall_hits::total        8020315                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1653                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1653                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1653                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1653                       # number of overall misses
system.cpu3.icache.overall_misses::total         1653                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     57571273                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     57571273                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     57571273                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     57571273                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     57571273                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     57571273                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst      8021968                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8021968                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst      8021968                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8021968                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst      8021968                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8021968                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000206                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000206                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 34828.356322                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34828.356322                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 34828.356322                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34828.356322                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 34828.356322                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34828.356322                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1653                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1653                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1653                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1653                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1653                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     54170727                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     54170727                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     54170727                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     54170727                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     54170727                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     54170727                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 32771.159710                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32771.159710                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 32771.159710                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32771.159710                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 32771.159710                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32771.159710                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               147                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           131808                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.695124                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3000436                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131808                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            22.763687                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.695124                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.998809                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998809                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          8218308                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         8218308                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2770044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2770044                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1137292                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1137292                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           81                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           81                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1629                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1629                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1747                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1747                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      3907336                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3907336                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      3907417                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3907417                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       131447                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       131447                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          494                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           26                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          118                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       131941                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        131941                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       131967                       # number of overall misses
system.cpu3.dcache.overall_misses::total       131967                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   7471954666                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7471954666                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     30326994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30326994                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      4997997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4997997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      2257500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2257500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   7502281660                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7502281660                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   7502281660                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7502281660                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      2901491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2901491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1137786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1137786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      4039277                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4039277                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      4039384                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4039384                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.045303                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045303                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000434                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.242991                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.242991                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.127944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.127944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.063271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.063271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032665                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032665                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032670                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032670                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 56843.858483                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56843.858483                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 61390.676113                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61390.676113                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 20912.121339                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20912.121339                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 19131.355932                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19131.355932                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 56860.882213                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56860.882213                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 56849.679541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56849.679541                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5829                       # number of writebacks
system.cpu3.dcache.writebacks::total             5829                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       131447                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       131447                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          494                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          494                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          118                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       131941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       131941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       131967                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       131967                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   7208036986                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7208036986                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     29336000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     29336000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      3668999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3668999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      2021500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2021500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   7237372986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7237372986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   7238522986                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7238522986                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       341000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       341000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       237002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       237002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       578002                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       578002                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.045303                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045303                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.242991                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.242991                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.115096                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.115096                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.063271                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.063271                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032670                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032670                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 54836.070705                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54836.070705                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 59384.615385                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59384.615385                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 44230.769231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 44230.769231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 17065.111628                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17065.111628                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 17131.355932                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17131.355932                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 54853.100901                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54853.100901                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 54851.008101                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54851.008101                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7644                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     2891788                       # DTB read hits
system.cpu4.dtb.read_misses                    133521                       # DTB read misses
system.cpu4.dtb.write_hits                    1135315                       # DTB write hits
system.cpu4.dtb.write_misses                       32                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 3025309                       # DTB read accesses
system.cpu4.dtb.write_accesses                1135347                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          4027103                       # DTB hits
system.cpu4.dtb.misses                         133553                       # DTB misses
system.cpu4.dtb.accesses                      4160656                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     7995413                       # ITB inst hits
system.cpu4.itb.inst_misses                        10                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 7995423                       # ITB inst accesses
system.cpu4.itb.hits                          7995413                       # DTB hits
system.cpu4.itb.misses                             10                       # DTB misses
system.cpu4.itb.accesses                      7995423                       # DTB accesses
system.cpu4.numCycles                        47096819                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    7971534                       # Number of instructions committed
system.cpu4.committedOps                      8015648                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              6589548                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                      20021                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       668736                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     6589548                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           11817792                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           4282532                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            32360219                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            4113448                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      4028213                       # number of memory refs
system.cpu4.num_load_insts                    2892021                       # Number of load instructions
system.cpu4.num_store_insts                   1136192                       # Number of store instructions
system.cpu4.num_idle_cycles              430660.808780                       # Number of idle cycles
system.cpu4.num_busy_cycles              46666158.191220                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.990856                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.009144                       # Percentage of idle cycles
system.cpu4.Branches                          1070089                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3988469     49.75%     49.75% # Class of executed instruction
system.cpu4.op_class::IntMult                     197      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.75% # Class of executed instruction
system.cpu4.op_class::MemRead                 2892021     36.07%     85.83% # Class of executed instruction
system.cpu4.op_class::MemWrite                1136192     14.17%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   8016882                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1691                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8165210                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1691                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4828.628031                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         15992517                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        15992517                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst      7993722                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7993722                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst      7993722                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7993722                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst      7993722                       # number of overall hits
system.cpu4.icache.overall_hits::total        7993722                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1691                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1691                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1691                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1691                       # number of overall misses
system.cpu4.icache.overall_misses::total         1691                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     88791122                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     88791122                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     88791122                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     88791122                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     88791122                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     88791122                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst      7995413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7995413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst      7995413                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7995413                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst      7995413                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7995413                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000211                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000211                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 52508.055588                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 52508.055588                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 52508.055588                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 52508.055588                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 52508.055588                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 52508.055588                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1691                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1691                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1691                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1691                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1691                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1691                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     85224878                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     85224878                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     85224878                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     85224878                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     85224878                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     85224878                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 50399.099941                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 50399.099941                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 50399.099941                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 50399.099941                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 50399.099941                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 50399.099941                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               164                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           131008                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          255.488817                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3892540                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           131008                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            29.712231                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   255.488817                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.998003                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998003                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          8185441                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         8185441                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2759207                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2759207                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1133003                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1133003                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           86                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           86                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1586                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1586                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1698                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      3892210                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3892210                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      3892296                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3892296                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       130633                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       130633                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          486                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           29                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          236                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          119                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       131119                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        131119                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       131148                       # number of overall misses
system.cpu4.dcache.overall_misses::total       131148                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   7368696408                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7368696408                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     31355490                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31355490                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      5371998                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      5371998                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      2199997                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2199997                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   7400051898                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7400051898                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   7400051898                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7400051898                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      2889840                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2889840                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1133489                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1133489                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          115                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          115                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1817                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1817                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      4023329                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4023329                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      4023444                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4023444                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.045204                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.045204                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000429                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.252174                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.252174                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.129528                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.129528                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.065493                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.065493                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032590                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032590                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032596                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032596                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 56407.618351                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 56407.618351                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 64517.469136                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64517.469136                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 22762.703390                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 22762.703390                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 18487.369748                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 18487.369748                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 56437.677972                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 56437.677972                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 56425.198234                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 56425.198234                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         5962                       # number of writebacks
system.cpu4.dcache.writebacks::total             5962                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           23                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       130633                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       130633                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          486                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          486                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           29                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          213                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          213                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       131119                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       131119                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       131148                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       131148                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7106374918                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7106374918                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     30379500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     30379500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      1949001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1949001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      3381001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      3381001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      1961003                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1961003                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   7136754418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7136754418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   7138703419                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7138703419                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       374996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       374996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       234003                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       234003                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       608999                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       608999                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.045204                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.045204                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000429                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000429                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.252174                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.252174                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.116905                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.116905                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.065493                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.065493                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032590                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032590                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032596                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032596                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 54399.538539                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 54399.538539                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 62509.259259                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 62509.259259                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 67206.931034                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 67206.931034                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 15873.244131                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15873.244131                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 16479.016807                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 16479.016807                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 54429.597678                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 54429.597678                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 54432.423056                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 54432.423056                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7714                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2917621                       # DTB read hits
system.cpu5.dtb.read_misses                    134398                       # DTB read misses
system.cpu5.dtb.write_hits                    1142951                       # DTB write hits
system.cpu5.dtb.write_misses                       34                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3052019                       # DTB read accesses
system.cpu5.dtb.write_accesses                1142985                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          4060572                       # DTB hits
system.cpu5.dtb.misses                         134432                       # DTB misses
system.cpu5.dtb.accesses                      4195004                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     8054252                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 8054261                       # ITB inst accesses
system.cpu5.itb.hits                          8054252                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                      8054261                       # DTB accesses
system.cpu5.numCycles                        47336372                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    8030172                       # Number of instructions committed
system.cpu5.committedOps                      8072177                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              6640060                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      19898                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       672081                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     6640060                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           11912209                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           4320850                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            32605802                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            4143995                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      4061584                       # number of memory refs
system.cpu5.num_load_insts                    2917816                       # Number of load instructions
system.cpu5.num_store_insts                   1143768                       # Number of store instructions
system.cpu5.num_idle_cycles              19862.670409                       # Number of idle cycles
system.cpu5.num_busy_cycles              47316509.329591                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999580                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000420                       # Percentage of idle cycles
system.cpu5.Branches                          1075078                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  4011497     49.69%     49.69% # Class of executed instruction
system.cpu5.op_class::IntMult                     209      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.69% # Class of executed instruction
system.cpu5.op_class::MemRead                 2917816     36.14%     85.83% # Class of executed instruction
system.cpu5.op_class::MemWrite                1143768     14.17%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   8073292                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1538                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8183112                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1538                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          5320.618986                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16110042                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16110042                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst      8052714                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8052714                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst      8052714                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8052714                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst      8052714                       # number of overall hits
system.cpu5.icache.overall_hits::total        8052714                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1538                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1538                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1538                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1538                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1538                       # number of overall misses
system.cpu5.icache.overall_misses::total         1538                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     55492685                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     55492685                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     55492685                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     55492685                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     55492685                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     55492685                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst      8054252                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8054252                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst      8054252                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8054252                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst      8054252                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8054252                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000191                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000191                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 36081.069571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 36081.069571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 36081.069571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 36081.069571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 36081.069571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 36081.069571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1538                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1538                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1538                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1538                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1538                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1538                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     52279313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     52279313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     52279313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     52279313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     52279313                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     52279313                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 33991.750975                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 33991.750975                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 33991.750975                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 33991.750975                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 33991.750975                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 33991.750975                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               134                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           131989                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          255.717609                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3280266                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           131989                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            24.852571                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   255.717609                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.998897                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.998897                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          8253390                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         8253390                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2784230                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2784230                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1140576                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1140576                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           61                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1519                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1519                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1626                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      3924806                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         3924806                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      3924867                       # number of overall hits
system.cpu5.dcache.overall_hits::total        3924867                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       131527                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       131527                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          612                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          612                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           30                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          244                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          244                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          127                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       132139                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        132139                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       132169                       # number of overall misses
system.cpu5.dcache.overall_misses::total       132169                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7507250544                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7507250544                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     29606990                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29606990                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4788493                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4788493                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      2179500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2179500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   7536857534                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   7536857534                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   7536857534                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   7536857534                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      2915757                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2915757                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1141188                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1141188                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           91                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           91                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1753                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1753                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      4056945                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4056945                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      4057036                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4057036                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.045109                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.045109                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000536                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000536                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.329670                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.329670                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.138400                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.138400                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.072447                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.072447                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032571                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032571                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032578                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032578                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 57077.638386                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 57077.638386                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 48377.434641                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 48377.434641                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 19624.971311                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 19624.971311                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 17161.417323                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 17161.417323                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 57037.343509                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 57037.343509                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 57024.397052                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 57024.397052                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6091                       # number of writebacks
system.cpu5.dcache.writebacks::total             6091                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           26                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       131527                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       131527                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          612                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          612                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           30                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          218                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          218                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          127                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       132139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       132139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       132169                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       132169                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   7243140998                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7243140998                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     28378998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     28378998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1088000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1088000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      3272505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3272505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1925500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1925500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   7271519996                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7271519996                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   7272607996                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7272607996                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       369497                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       369497                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       223000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       223000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       592497                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       592497                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.045109                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.045109                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000536                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000536                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.329670                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.329670                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.123653                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.123653                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.072447                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.072447                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032571                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032571                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032578                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032578                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 55069.613068                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 55069.613068                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 46370.911765                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 46370.911765                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 36266.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 36266.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 15011.490826                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15011.490826                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 15161.417323                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 15161.417323                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 55029.325150                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 55029.325150                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 55025.066362                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 55025.066362                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7765                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         219                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        225                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     219                       # DTB read accesses
system.cpu6.dtb.write_accesses                    225                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              444                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          444                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         900                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu6.itb.hits                              900                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          900                       # DTB accesses
system.cpu6.numCycles                        58772048                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        880                       # Number of instructions committed
system.cpu6.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         86                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1131                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          476                       # number of memory refs
system.cpu6.num_load_insts                        241                       # Number of load instructions
system.cpu6.num_store_insts                       235                       # Number of store instructions
system.cpu6.num_idle_cycles              58767037.831377                       # Number of idle cycles
system.cpu6.num_busy_cycles               5010.168623                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000085                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999915                       # Percentage of idle cycles
system.cpu6.Branches                              168                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu6.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1229                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1800                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1800                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          900                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            900                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          900                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             900                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          900                       # number of overall hits
system.cpu6.icache.overall_hits::total            900                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          900                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          900                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                3                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          169.971841                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                3                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.333333                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   169.971841                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.663953                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.663953                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              882                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             882                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          198                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            198                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          212                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           212                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          410                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             410                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          414                       # number of overall hits
system.cpu6.dcache.overall_hits::total            414                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            8                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            5                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           13                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           13                       # number of overall misses
system.cpu6.dcache.overall_misses::total           13                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        53500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        53500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       254999                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       254999                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       308499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       308499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       308499                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       308499                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          423                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          427                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.038835                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.038835                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.023041                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.023041                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.030733                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.030733                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.030445                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.030445                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  6687.500000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6687.500000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 50999.800000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 50999.800000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 23730.692308                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23730.692308                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 23730.692308                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23730.692308                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.dcache.writebacks::total                1                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            8                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            5                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           13                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           13                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        37500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        37500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       244001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       244001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       281501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       281501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       281501                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       281501                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       162501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       162501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       323001                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       323001                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.038835                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038835                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.023041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.023041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.030733                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.030733                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.030445                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.030445                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  4687.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  4687.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 48800.200000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 48800.200000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 21653.923077                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 21653.923077                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 21653.923077                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 21653.923077                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 2                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8475                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       6709                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8479                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6710                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            15184                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        15189                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       38757                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   38757                       # ITB inst accesses
system.cpu7.itb.hits                            38757                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        38757                       # DTB accesses
system.cpu7.numCycles                        47356546                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      38069                       # Number of instructions committed
system.cpu7.committedOps                        45436                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                41262                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2378                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4874                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       41262                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              71868                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             28421                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              165978                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              17040                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        16344                       # number of memory refs
system.cpu7.num_load_insts                       8774                       # Number of load instructions
system.cpu7.num_store_insts                      7570                       # Number of store instructions
system.cpu7.num_idle_cycles              47117625.856289                       # Number of idle cycles
system.cpu7.num_busy_cycles              238920.143711                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.005045                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.994955                       # Percentage of idle cycles
system.cpu7.Branches                             7378                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    30274     64.79%     64.79% # Class of executed instruction
system.cpu7.op_class::IntMult                      91      0.19%     64.99% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     65.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.02% # Class of executed instruction
system.cpu7.op_class::MemRead                    8774     18.78%     83.80% # Class of executed instruction
system.cpu7.op_class::MemWrite                   7570     16.20%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     46723                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              724                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             162076                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              724                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           223.861878                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            78238                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           78238                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        38033                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          38033                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        38033                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           38033                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        38033                       # number of overall hits
system.cpu7.icache.overall_hits::total          38033                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          724                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          724                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          724                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           724                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          724                       # number of overall misses
system.cpu7.icache.overall_misses::total          724                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     29491991                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     29491991                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     29491991                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     29491991                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     29491991                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     29491991                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        38757                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        38757                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        38757                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        38757                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        38757                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        38757                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.018680                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018680                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.018680                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018680                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.018680                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018680                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 40734.794199                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 40734.794199                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 40734.794199                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 40734.794199                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 40734.794199                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 40734.794199                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          724                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          724                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          724                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          724                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          724                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          724                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     28037009                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28037009                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     28037009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28037009                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     28037009                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28037009                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.018680                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.018680                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.018680                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.018680                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.018680                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.018680                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 38725.150552                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 38725.150552                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 38725.150552                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 38725.150552                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 38725.150552                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 38725.150552                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               121                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              287                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          229.983715                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9197                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              287                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            32.045296                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   229.983715                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.898374                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.898374                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            30728                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           30728                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7821                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7821                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         6433                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6433                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           99                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           99                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          153                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          155                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          155                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        14254                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           14254                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        14353                       # number of overall hits
system.cpu7.dcache.overall_hits::total          14353                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          336                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          336                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           85                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           22                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           32                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           27                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          421                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           421                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          443                       # number of overall misses
system.cpu7.dcache.overall_misses::total          443                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      9356499                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      9356499                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      3013500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3013500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       804499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       804499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       774499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       774499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     12369999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     12369999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     12369999                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     12369999                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         8157                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         8157                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         6518                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6518                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          121                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          121                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        14675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        14675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        14796                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        14796                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.041192                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.041192                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013041                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013041                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.181818                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.181818                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.172973                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.172973                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.148352                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.148352                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.028688                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.028688                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.029941                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.029941                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 27846.723214                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27846.723214                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 35452.941176                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35452.941176                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 25140.593750                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 25140.593750                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 28685.148148                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 28685.148148                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 29382.420428                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 29382.420428                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 27923.248307                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 27923.248307                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          131                       # number of writebacks
system.cpu7.dcache.writebacks::total              131                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           22                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          336                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           85                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           10                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           27                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          421                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          443                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      8683501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      8683501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2843500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2843500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       479500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       479500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       305001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       305001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       719501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       719501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     11527001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     11527001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     12006501                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     12006501                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       391000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       391000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       299000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       299000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       690000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       690000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.041192                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.041192                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.181818                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.148352                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.148352                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.028688                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.028688                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.029941                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.029941                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 25843.752976                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 25843.752976                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 33452.941176                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 33452.941176                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 21795.454545                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 21795.454545                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 30500.100000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30500.100000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 26648.185185                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 26648.185185                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 27380.049881                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 27380.049881                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 27102.711061                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 27102.711061                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                67                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.pim 23678121000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1054245024.000000
system.mem_ctrls.total_actEnergy                       1238230022.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -711197040.000000
system.mem_ctrls.total_preEnergy                       835313904.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5879477759.999999
system.mem_ctrls.total_readEnergy                       7048688025.600005
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -668063324.160000
system.mem_ctrls.total_writeEnergy                       694789539.840000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -522546698158.078613
system.mem_ctrls.total_refreshEnergy                       535461641011.201233
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -167341828409.279999
system.mem_ctrls.total_actBackEnergy                       172686103721.279968
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -7210878978384.000000
system.mem_ctrls.total_preBackEnergy                       7388038653552.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.023678
system.cpu.totalNumCycles                       388997555.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       107569686.897634
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       39654871.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       128.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6431522.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       17411628.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6830280.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       47961921.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       71121562.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       25791065.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       128.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       121103.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       39654871.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       128.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       48105722.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       20.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       48105702.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       10203.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       17398355.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6814452.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       25037410.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       802011.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       784566.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3365.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3344304
system.mem_ctrls.total_reads                       293239.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8063.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       304210.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       2048615.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       53803.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       292179.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
