// Seed: 3067930459
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = 1;
endmodule
module module_0 #(
    parameter id_2 = 32'd40
) (
    id_1,
    _id_2,
    module_1
);
  inout tri0 id_3;
  output wire _id_2;
  inout logic [7:0] id_1;
  always @(1) id_1[1] = -1 - 1'b0;
  assign id_3 = -1'h0;
  integer [id_2 : -1] id_4;
  assign id_4 = (-1) - -1'b0;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign id_2 = id_1;
  wire id_5;
  parameter id_6 = 1;
  assign id_5 = id_4;
  wire id_7 = id_6[-1];
endmodule
