// Seed: 3575330883
module module_0 (
    output tri0  id_0,
    output logic id_1
    , id_3
);
  parameter id_4 = -1;
  always id_1 = "";
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_16 = 32'd86,
    parameter id_4  = 32'd42,
    parameter id_7  = 32'd32,
    parameter id_9  = 32'd34
) (
    input wand id_0,
    output tri1 id_1,
    output wand id_2
    , id_14,
    input tri id_3,
    input uwire _id_4,
    output tri0 id_5,
    output logic id_6,
    input tri0 _id_7,
    input tri id_8[id_9  ==  id_7 : -1],
    output wor _id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12
);
  logic id_15;
  wire [1 : id_4] _id_16;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign id_1 = -1;
  logic [7:0][id_16] id_17 = -1;
  always if (-1) id_6 <= id_8;
endmodule
