Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ramcon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramcon.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramcon"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : ramcon
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Gray
Safe Implementation                : Yes
CASE Implementation Style          : Parallel
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : Gray


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd" in Library work.
Entity <ramcon> compiled.
Entity <ramcon> (Architecture <ramcon_behav>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ramcon> in library <work> (architecture <ramcon_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ramcon> in library <work> (Architecture <ramcon_behav>).
Entity <ramcon> analyzed. Unit <ramcon> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ramcon>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd".
WARNING:Xst:647 - Input <WE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D30> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ARAM<12>> is never assigned.
WARNING:Xst:647 - Input <TBI40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <RQ_ACLR_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst - You have specified state <powerup> as a recovery-only state for the safe implementation of FSM <CQ>. Due to a limitation in this version of the software, the logic required to implement this recovery-only state might not be properly generated. Please refer to the Xilinx Answers Database for more details.
    Found finite state machine <FSM_0> for signal <CQ>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 44                                             |
    | Inputs             | 9                                              |
    | Outputs            | 38                                             |
    | Clock              | CLK_RAMC                  (rising_edge)        |
    | Reset              | RESET                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | powerup                                        |
    | Power Up State     | powerup                                        |
    | Recovery State     | powerup                                        |
    | Encoding           | gray                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <UDQ0>.
    Found 1-bit register for signal <UDQ1>.
    Found 1-bit register for signal <LDQ0>.
    Found 1-bit register for signal <LDQ1>.
    Found 1-bit register for signal <CE_B0>.
    Found 1-bit register for signal <CE_B1>.
    Found 1-bit register for signal <WE>.
    Found 1-bit register for signal <CAS>.
    Found 1-bit register for signal <RAS>.
    Found 1-bit register for signal <BA0>.
    Found 1-bit register for signal <BA1>.
    Found 1-bit register for signal <OERAM_40>.
    Found 1-bit register for signal <OE40_RAM>.
    Found 12-bit register for signal <ARAM<11:0>>.
    Found 1-bit tristate buffer for signal <TA40>.
    Found 2-bit register for signal <BURST>.
    Found 2-bit subtractor for signal <BURST$addsub0000> created at line 216.
    Found 4-bit register for signal <BYTE_ENCODE>.
    Found 3-bit comparator greatequal for signal <CQ$cmp_ge0000> created at line 334.
    Found 3-bit comparator greatequal for signal <CQ$cmp_ge0001> created at line 346.
    Found 8-bit comparator greatequal for signal <CQ$cmp_ge0002> created at line 346.
    Found 8-bit comparator lessequal for signal <CQ$cmp_le0000> created at line 348.
    Found 3-bit up counter for signal <NQ>.
    Found 1-bit register for signal <RAM_READY>.
    Found 1-bit register for signal <REFRESH>.
    Found 8-bit comparator greatequal for signal <REFRESH$cmp_ge0000> created at line 139.
    Found 8-bit up counter for signal <RQ>.
    Found 2-bit register for signal <SELRAM_D>.
    Found 1-bit register for signal <TA40_FB>.
    Found 1-bit register for signal <TRANSFER>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   1 Tristate(s).
Unit <ramcon> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit subtractor                                      : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 33
 2-bit register                                        : 2
# Comparators                                          : 5
 3-bit comparator greatequal                           : 2
 8-bit comparator greatequal                           : 2
 8-bit comparator lessequal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <CQ/FSM> on signal <CQ[1:5]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 powerup               | 00000
 init_precharge        | 00001
 init_precharge_commit | 00011
 init_refresh          | 00010
 init_wait             | 00110
 init_opcode           | 00111
 end_cycle             | 00101
 start_state           | 00100
 refresh_start         | 01100
 refresh_wait          | 01110
 read_start_ras        | 01101
 read_commit_ras       | 01010
 read_start_cas        | 01011
 read_commit_cas       | 01001
 read_data_wait        | 01000
 read_line_s0          | 11000
 read_line_s1          | 11011
 read_line_s2          | 11010
 read_line_s3          | 11110
 read_line_s4          | 11111
 read_line_s5          | 11101
 write_start_ras       | 01111
 write_commit_ras      | 11100
 write_tra_ack         | 10100
 write_start_cas       | 10101
 write_commit_cas      | 10111
 write_line_s0         | 10110
 write_line_s1         | 10010
 write_line_s2         | 10011
 write_line_s3         | 10001
 write_line_s4         | 10000
 precharge             | 11001
-----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 2-bit subtractor                                      : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <BURST_1> of sequential type is unconnected in block <ramcon>.
WARNING:Xst:2677 - Node <BURST_0> of sequential type is unconnected in block <ramcon>.

Optimizing unit <ramcon> ...
  implementation constraint: INIT=r	 : CQ_FSM_FFd2
  implementation constraint: INIT=r	 : CQ_FSM_FFd5
  implementation constraint: INIT=r	 : CQ_FSM_FFd3
  implementation constraint: INIT=r	 : CQ_FSM_FFd4
  implementation constraint: INIT=r	 : CQ_FSM_FFd1

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ramcon.ngr
Top Level Output File Name         : ramcon
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 786
#      AND2                        : 244
#      AND3                        : 63
#      AND4                        : 5
#      AND5                        : 4
#      AND6                        : 1
#      GND                         : 1
#      INV                         : 302
#      OR2                         : 134
#      OR3                         : 13
#      OR4                         : 6
#      OR5                         : 1
#      VCC                         : 1
#      XOR2                        : 11
# FlipFlops/Latches                : 51
#      FDC                         : 32
#      FDCE                        : 3
#      FDP                         : 16
# IO Buffers                       : 72
#      IBUF                        : 41
#      OBUF                        : 30
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.90 secs
 
--> 

Total memory usage is 290032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

