Module Name,Signal Name,Fan-In,Fan-Out,Gate Count,Logic Depth,Gate Types
synthetic_module,y,6,5,5,2,AND
synthetic_module,y,5,2,7,3,"AND, OR, NAND, NOR"
synthetic_module,y,7,7,11,2,"AND, OR, NAND, XOR"
synthetic_module,y,7,6,16,4,"AND, OR, NAND, NOR"
synthetic_module,y,6,7,22,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,5,18,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,11,6,15,2,"AND, OR, XOR"
synthetic_module,y,6,9,4,3,OR
synthetic_module,y,5,7,12,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,5,24,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,10,4,28,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,7,4,3,OR
synthetic_module,y,8,3,22,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,4,10,4,"AND, OR, NAND"
synthetic_module,y,7,4,18,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,4,7,3,"OR, XOR"
synthetic_module,y,4,1,5,3,"AND, OR"
synthetic_module,y,5,6,15,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,2,5,5,"AND, OR, NOR"
synthetic_module,y,6,10,4,3,"OR, XOR"
synthetic_module,y,6,3,14,3,"AND, OR, XOR"
synthetic_module,y,5,5,19,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,6,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,2,10,6,"AND, OR, NAND, NOR"
synthetic_module,y,4,6,7,3,"AND, OR, XOR"
synthetic_module,y,4,3,4,2,"OR, XOR"
synthetic_module,y,6,9,7,3,"OR, NOR, XOR"
synthetic_module,y,3,7,4,3,"OR, XOR"
synthetic_module,y,9,4,13,3,"AND, OR"
synthetic_module,y,6,2,9,3,OR
synthetic_module,y,7,10,6,3,
synthetic_module,y,6,3,13,5,"AND, OR, XOR"
synthetic_module,y,5,1,9,4,"AND, OR, NOR"
synthetic_module,y,6,3,17,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,4,14,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,6,11,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,4,5,4,"OR, XOR"
synthetic_module,y,7,8,8,4,"AND, OR, NAND, XOR"
synthetic_module,y,8,7,12,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,4,3,2,"OR, XOR"
synthetic_module,y,3,1,6,3,"AND, OR, NAND, XOR"
synthetic_module,y,4,7,7,4,"AND, OR"
synthetic_module,y,4,1,8,4,"AND, OR"
synthetic_module,y,10,5,16,4,"OR, NOR"
synthetic_module,y,5,4,12,3,"AND, OR, NAND"
synthetic_module,y,5,3,12,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,1,4,2,"OR, XOR"
synthetic_module,y,8,1,17,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,3,10,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,5,3,"OR, NOR"
synthetic_module,y,5,4,9,3,"AND, OR, NAND, NOR"
synthetic_module,y,10,1,18,2,"AND, OR, NAND, NOR"
synthetic_module,y,5,4,4,2,OR
synthetic_module,y,6,9,13,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,5,3,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,10,5,"AND, OR, NAND, NOR"
synthetic_module,y,5,2,11,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,4,7,3,"AND, OR, NAND"
synthetic_module,y,5,2,10,5,"AND, OR, NOR, XOR"
synthetic_module,y,6,6,12,6,"AND, OR, NOR"
synthetic_module,y,8,3,13,4,OR
synthetic_module,y,6,1,22,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,10,3,11,2,AND
synthetic_module,y,3,2,6,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,6,13,4,"OR, NOR, XOR"
synthetic_module,y,6,7,7,3,"OR, NOR"
synthetic_module,y,4,6,18,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,2,30,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,2,1,2,"OR, NOR"
synthetic_module,y,5,9,4,3,"OR, XOR"
synthetic_module,y,6,4,8,2,"AND, NAND"
synthetic_module,y,8,2,14,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,2,10,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,8,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,4,17,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,4,8,3,"OR, NOR, XOR"
synthetic_module,y,12,8,10,2,"OR, NOR"
synthetic_module,y,4,6,5,2,"OR, NOR, XOR"
synthetic_module,y,8,1,9,4,"OR, NOR"
synthetic_module,y,3,2,8,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,7,7,2,"AND, NAND"
synthetic_module,y,7,3,28,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,1,4,3,"OR, NOR, XOR"
synthetic_module,y,5,1,7,3,"AND, OR, NAND"
synthetic_module,y,4,2,6,3,"AND, OR, NOR"
synthetic_module,y,3,2,7,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,1,5,2,AND
synthetic_module,y,4,1,3,2,"AND, NAND"
synthetic_module,y,8,7,21,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,4,9,3,"AND, OR, NAND, XOR"
synthetic_module,y,3,2,7,4,"AND, OR, NOR, XOR"
synthetic_module,y,5,3,14,4,"AND, OR, NAND, XOR"
synthetic_module,y,4,1,8,5,"AND, OR, NOR"
synthetic_module,y,5,2,18,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,1,21,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,2,20,5,"AND, OR, NAND, NOR"
synthetic_module,y,7,4,16,5,"AND, OR, XOR"
synthetic_module,y,5,6,9,5,"OR, NOR, XOR"
synthetic_module,y,7,3,10,3,
synthetic_module,y,7,2,26,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,5,2,"OR, NOR"
synthetic_module,y,7,10,26,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,2,11,2,"AND, OR, XOR"
synthetic_module,y,5,3,18,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,6,9,5,"AND, OR, NAND, XOR"
synthetic_module,y,6,2,5,2,OR
synthetic_module,y,7,7,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,8,3,"AND, OR, NOR, XOR"
synthetic_module,y,5,7,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,4,29,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,6,3,"OR, NOR"
synthetic_module,y,7,7,6,2,
synthetic_module,y,5,6,16,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,5,11,3,"OR, NOR, XOR"
synthetic_module,y,8,1,28,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,2,11,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,2,6,3,"OR, NOR"
synthetic_module,y,2,1,7,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,8,4,3,"AND, OR"
synthetic_module,y,7,7,6,3,"OR, XOR"
synthetic_module,y,4,5,7,2,
synthetic_module,y,3,2,6,3,"AND, OR, NAND, NOR"
synthetic_module,y,3,5,2,2,"AND, NAND"
synthetic_module,y,5,8,13,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,4,6,3,"OR, NOR, XOR"
synthetic_module,y,12,6,12,3,"AND, NAND"
synthetic_module,y,4,2,4,3,"OR, XOR"
synthetic_module,y,4,2,10,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,1,13,5,"AND, OR, NAND, NOR"
synthetic_module,y,3,4,2,2,OR
synthetic_module,y,6,3,9,2,"AND, OR, NAND, XOR"
synthetic_module,y,6,1,7,2,"AND, NAND"
synthetic_module,y,4,5,10,4,"AND, OR, NAND, XOR"
synthetic_module,y,7,7,14,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,6,9,3,"AND, OR, XOR"
synthetic_module,y,7,8,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,6,15,3,"AND, OR, XOR"
synthetic_module,y,8,1,12,3,"AND, NAND"
synthetic_module,y,7,5,8,2,OR
synthetic_module,y,8,9,15,2,"AND, NAND"
synthetic_module,y,5,4,10,4,OR
synthetic_module,y,3,7,7,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,1,9,3,
synthetic_module,y,7,9,7,2,
synthetic_module,y,5,5,20,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,10,3,2,OR
synthetic_module,y,3,5,3,3,"AND, OR, NAND, XOR"
synthetic_module,y,9,7,8,2,"OR, XOR"
synthetic_module,y,5,1,6,4,"OR, NOR, XOR"
synthetic_module,y,6,5,5,3,AND
synthetic_module,y,4,1,5,4,"OR, NOR"
synthetic_module,y,7,6,14,3,"AND, OR, NOR"
synthetic_module,y,6,4,9,4,"OR, NOR"
synthetic_module,y,6,4,16,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,4,7,4,"AND, OR"
synthetic_module,y,4,4,6,4,"AND, OR, NAND, NOR"
synthetic_module,y,9,3,22,4,"AND, OR, NAND, NOR"
synthetic_module,y,7,5,22,5,"AND, OR, NAND, NOR"
synthetic_module,y,6,3,10,4,"AND, OR, NAND, NOR"
synthetic_module,y,7,5,16,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,1,9,3,OR
synthetic_module,y,3,4,4,5,"AND, OR, NOR"
synthetic_module,y,5,4,16,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,2,5,2,"OR, NOR"
synthetic_module,y,5,5,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,4,10,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,10,6,"AND, OR, NAND, NOR"
synthetic_module,y,4,3,4,2,
synthetic_module,y,5,7,4,3,
synthetic_module,y,6,10,12,4,"AND, OR, NAND, XOR"
synthetic_module,y,8,4,9,2,"OR, NOR"
synthetic_module,y,6,2,11,3,"AND, OR, NAND"
synthetic_module,y,6,7,15,4,OR
synthetic_module,y,5,1,8,4,"AND, OR, NAND, XOR"
synthetic_module,y,6,5,6,2,AND
synthetic_module,y,3,8,6,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,2,6,2,
synthetic_module,y,8,9,12,2,"AND, OR, XOR"
synthetic_module,y,7,9,13,3,"AND, OR, NAND, NOR"
synthetic_module,y,5,1,8,2,"OR, NOR, XOR"
synthetic_module,y,8,6,6,3,"AND, NAND"
synthetic_module,y,4,1,9,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,6,16,4,"AND, OR, NAND, XOR"
synthetic_module,y,4,1,5,2,AND
synthetic_module,y,8,4,15,4,"AND, OR"
synthetic_module,y,3,2,9,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,2,4,2,"AND, OR, NOR"
synthetic_module,y,6,5,10,3,"OR, NOR"
synthetic_module,y,3,4,5,3,"AND, NAND"
synthetic_module,y,8,5,13,3,"AND, OR, NAND, NOR"
synthetic_module,y,5,2,9,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,5,13,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,4,19,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,7,14,5,"AND, OR, NAND, NOR"
synthetic_module,y,3,2,12,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,4,7,3,"AND, OR, NOR"
synthetic_module,y,7,4,5,2,
synthetic_module,y,6,4,10,3,"AND, OR"
synthetic_module,y,3,3,3,2,
synthetic_module,y,3,4,7,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,9,3,"AND, OR, NAND, XOR"
synthetic_module,y,6,2,6,2,OR
synthetic_module,y,5,2,9,3,"OR, NOR"
synthetic_module,y,7,3,23,6,"OR, NOR"
synthetic_module,y,7,3,8,4,"AND, NAND"
synthetic_module,y,7,2,10,4,"AND, OR, NAND, XOR"
synthetic_module,y,2,4,1,2,"OR, NOR"
synthetic_module,y,4,5,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,2,10,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,8,9,5,"AND, OR, NOR, XOR"
synthetic_module,y,3,2,3,2,
synthetic_module,y,8,3,9,3,"AND, NAND"
synthetic_module,y,6,2,14,5,"AND, OR"
synthetic_module,y,9,1,11,2,"AND, OR, NAND, NOR"
synthetic_module,y,10,4,16,2,"OR, XOR"
synthetic_module,y,5,9,4,3,
synthetic_module,y,4,6,6,3,"OR, NOR"
synthetic_module,y,6,6,5,2,OR
synthetic_module,y,7,4,24,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,3,30,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,15,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,10,12,4,"AND, OR, NAND, XOR"
synthetic_module,y,4,6,7,3,"AND, OR, NOR, XOR"
synthetic_module,y,8,7,20,5,"AND, OR, NAND, NOR"
synthetic_module,y,5,1,4,3,
synthetic_module,y,3,1,6,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,2,7,2,"AND, NAND"
synthetic_module,y,6,1,17,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,2,7,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,10,4,15,4,AND
synthetic_module,y,10,1,13,3,"AND, OR, NAND, XOR"
synthetic_module,y,4,8,6,3,"AND, OR, NOR"
synthetic_module,y,8,1,9,4,"AND, OR, XOR"
synthetic_module,y,6,3,5,2,
synthetic_module,y,5,1,6,3,"OR, XOR"
synthetic_module,y,5,7,8,2,"AND, OR, XOR"
synthetic_module,y,5,4,12,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,1,12,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,3,16,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,10,4,3,AND
synthetic_module,y,7,6,13,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,3,9,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,3,10,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,7,9,2,"OR, NOR"
synthetic_module,y,5,2,6,3,"OR, NOR"
synthetic_module,y,7,8,18,6,"OR, NOR, XOR"
synthetic_module,y,9,3,11,3,"AND, NAND"
synthetic_module,y,4,2,3,2,"OR, XOR"
synthetic_module,y,5,3,10,4,"AND, OR, NAND, XOR"
synthetic_module,y,8,2,12,3,OR
synthetic_module,y,3,1,5,4,"AND, OR, NAND, NOR"
synthetic_module,y,8,3,13,3,"OR, NOR"
synthetic_module,y,3,1,3,2,OR
synthetic_module,y,4,1,8,6,"AND, OR, NAND, NOR"
synthetic_module,y,4,3,3,2,"OR, NOR"
synthetic_module,y,8,6,11,2,"OR, XOR"
synthetic_module,y,3,2,2,2,"OR, XOR"
synthetic_module,y,4,1,3,3,"AND, NAND"
synthetic_module,y,5,2,8,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,5,7,2,"AND, OR, NAND, NOR"
synthetic_module,y,5,8,6,4,"OR, NOR, XOR"
synthetic_module,y,4,2,13,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,4,20,5,"OR, NOR, XOR"
synthetic_module,y,2,3,4,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,2,15,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,4,9,3,OR
synthetic_module,y,5,4,8,5,"AND, OR, NAND, XOR"
synthetic_module,y,12,1,30,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,4,6,2,"AND, NAND"
synthetic_module,y,6,5,5,2,"AND, NAND"
synthetic_module,y,6,2,4,2,"OR, XOR"
synthetic_module,y,5,1,4,2,OR
synthetic_module,y,7,2,17,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,5,4,2,AND
synthetic_module,y,7,3,10,2,"AND, OR"
synthetic_module,y,6,2,5,3,OR
synthetic_module,y,5,8,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,8,4,"OR, NOR, XOR"
synthetic_module,y,10,1,9,2,
synthetic_module,y,10,2,29,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,5,6,3,"OR, NOR, XOR"
synthetic_module,y,6,5,19,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,2,5,3,"OR, NOR, XOR"
synthetic_module,y,6,3,7,2,"AND, OR, NAND"
synthetic_module,y,4,5,8,3,"OR, XOR"
synthetic_module,y,6,2,13,6,"AND, OR, NAND, XOR"
synthetic_module,y,4,5,7,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,8,7,3,"OR, NOR, XOR"
synthetic_module,y,7,2,14,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,6,5,4,"OR, NOR"
synthetic_module,y,6,2,9,4,"AND, NAND"
synthetic_module,y,6,2,15,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,4,7,5,"AND, OR, XOR"
synthetic_module,y,4,4,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,6,22,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,6,4,"OR, NOR, XOR"
synthetic_module,y,4,2,9,4,OR
synthetic_module,y,8,2,17,4,"AND, OR, XOR"
synthetic_module,y,2,2,4,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,5,6,4,"AND, NAND"
synthetic_module,y,4,3,5,2,"AND, OR, NAND, XOR"
synthetic_module,y,5,7,11,5,"AND, OR, NAND, NOR"
synthetic_module,y,6,2,11,4,"OR, XOR"
synthetic_module,y,6,2,13,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,2,5,2,AND
synthetic_module,y,6,2,10,4,"AND, OR, NAND, XOR"
synthetic_module,y,7,3,9,4,"OR, NOR"
synthetic_module,y,2,4,4,5,"AND, OR, NOR, XOR"
synthetic_module,y,7,3,12,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,2,8,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,1,4,3,AND
synthetic_module,y,6,4,8,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,10,8,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,4,18,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,5,11,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,12,6,"AND, OR, NOR, XOR"
synthetic_module,y,3,3,4,3,"AND, NAND"
synthetic_module,y,6,3,11,4,"AND, OR, NOR"
synthetic_module,y,4,2,7,3,"AND, NAND"
synthetic_module,y,8,2,7,3,AND
synthetic_module,y,8,4,12,3,"AND, OR, NOR"
synthetic_module,y,6,9,4,2,AND
synthetic_module,y,6,2,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,2,24,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,6,9,2,"AND, OR, NAND, XOR"
synthetic_module,y,2,5,4,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,3,15,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,9,16,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,4,29,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,9,2,2,"AND, OR"
synthetic_module,y,6,1,7,3,"AND, OR, NAND, XOR"
synthetic_module,y,4,5,8,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,1,7,2,AND
synthetic_module,y,4,7,5,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,3,6,3,"AND, OR, NAND, NOR"
synthetic_module,y,3,4,6,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,8,4,2,"AND, NAND"
synthetic_module,y,7,1,7,2,"AND, NAND"
synthetic_module,y,6,1,15,4,"OR, NOR"
synthetic_module,y,9,6,15,3,"OR, XOR"
synthetic_module,y,9,3,15,4,OR
synthetic_module,y,8,8,10,3,"AND, OR, NAND, NOR"
synthetic_module,y,6,1,10,4,"AND, OR, XOR"
synthetic_module,y,3,6,9,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,5,12,3,"OR, XOR"
synthetic_module,y,6,3,7,3,"AND, OR, NAND, XOR"
synthetic_module,y,5,3,10,4,"AND, OR, NAND, NOR"
synthetic_module,y,9,4,20,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,2,11,5,"AND, OR, NOR, XOR"
synthetic_module,y,5,7,11,5,
synthetic_module,y,3,1,13,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,2,15,5,"AND, OR, NOR, XOR"
synthetic_module,y,4,4,3,2,"AND, NAND"
synthetic_module,y,4,3,7,4,"OR, NOR, XOR"
synthetic_module,y,7,3,21,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,6,7,4,"AND, OR, NAND, NOR"
synthetic_module,y,9,3,23,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,4,10,3,"OR, NOR, XOR"
synthetic_module,y,5,3,17,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,6,7,3,AND
synthetic_module,y,5,9,6,2,"AND, OR, XOR"
synthetic_module,y,10,4,22,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,1,15,5,"OR, NOR, XOR"
synthetic_module,y,5,6,6,4,"AND, OR, NOR"
synthetic_module,y,6,2,8,2,"AND, OR, NOR"
synthetic_module,y,8,9,22,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,8,2,"OR, NOR, XOR"
synthetic_module,y,5,2,4,2,
synthetic_module,y,8,2,30,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,7,2,2,OR
synthetic_module,y,5,5,6,3,"OR, NOR, XOR"
synthetic_module,y,4,2,4,3,"AND, NAND"
synthetic_module,y,3,8,4,4,"AND, NAND"
synthetic_module,y,4,6,7,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,2,7,4,"AND, OR, XOR"
synthetic_module,y,10,2,26,5,"AND, OR, NOR, XOR"
synthetic_module,y,4,8,10,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,3,8,2,AND
synthetic_module,y,7,1,8,2,"OR, NOR"
synthetic_module,y,6,4,10,3,AND
synthetic_module,y,5,5,9,4,"AND, OR, NAND, XOR"
synthetic_module,y,5,2,12,3,"AND, OR, NOR"
synthetic_module,y,5,2,12,5,"AND, OR, NAND, NOR"
synthetic_module,y,5,4,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,1,20,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,14,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,4,4,3,"AND, NAND"
synthetic_module,y,4,6,10,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,3,8,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,2,8,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,6,13,3,
synthetic_module,y,5,5,12,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,9,8,5,"OR, NOR, XOR"
synthetic_module,y,6,10,12,4,"AND, OR, NAND, NOR"
synthetic_module,y,4,4,12,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,2,4,2,AND
synthetic_module,y,4,10,3,2,OR
synthetic_module,y,5,3,6,3,
synthetic_module,y,5,3,4,2,"OR, XOR"
synthetic_module,y,2,8,4,4,"AND, OR, NOR, XOR"
synthetic_module,y,8,3,17,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,3,8,3,"AND, OR, NAND, NOR"
synthetic_module,y,9,1,13,3,"AND, OR, XOR"
synthetic_module,y,5,4,6,3,"OR, NOR, XOR"
synthetic_module,y,4,2,3,2,AND
synthetic_module,y,8,4,7,3,"AND, NAND"
synthetic_module,y,4,1,3,2,"OR, NOR"
synthetic_module,y,3,2,7,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,8,7,3,OR
synthetic_module,y,2,1,5,5,"AND, OR, NOR, XOR"
synthetic_module,y,6,2,5,3,"OR, NOR"
synthetic_module,y,4,4,6,3,"OR, NOR"
synthetic_module,y,4,1,3,3,
synthetic_module,y,5,1,16,4,"AND, OR, NAND, XOR"
synthetic_module,y,7,1,15,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,2,6,2,AND
synthetic_module,y,2,1,2,3,
synthetic_module,y,6,2,13,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,3,12,5,"OR, NOR, XOR"
synthetic_module,y,4,4,8,5,"AND, OR, NAND, XOR"
synthetic_module,y,6,3,8,3,"AND, OR, NOR"
synthetic_module,y,4,8,7,4,"OR, NOR"
synthetic_module,y,6,2,10,3,"AND, OR, XOR"
synthetic_module,y,4,4,9,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,3,3,5,AND
synthetic_module,y,7,5,18,4,"OR, NOR, XOR"
synthetic_module,y,5,3,7,3,"AND, NAND"
synthetic_module,y,6,2,13,4,"AND, OR, NOR, XOR"
synthetic_module,y,6,2,25,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,4,30,8,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,2,3,3,4,"AND, OR, NAND, NOR"
synthetic_module,y,5,4,4,2,"OR, NOR"
synthetic_module,y,5,2,5,3,"OR, NOR"
synthetic_module,y,7,5,25,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,2,10,4,"AND, OR, NAND, NOR"
synthetic_module,y,6,7,7,3,"AND, NAND"
synthetic_module,y,6,4,4,2,AND
synthetic_module,y,5,1,12,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,5,14,4,"AND, OR, NOR, XOR"
synthetic_module,y,3,6,8,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,8,7,2,"AND, OR, XOR"
synthetic_module,y,5,9,14,5,"AND, OR, NAND, NOR"
synthetic_module,y,4,4,4,4,"AND, NAND"
synthetic_module,y,8,1,13,3,"AND, OR, NAND, XOR"
synthetic_module,y,3,1,4,2,"AND, OR, NAND, NOR"
synthetic_module,y,7,10,15,3,"AND, OR, NAND, XOR"
synthetic_module,y,6,1,5,3,
synthetic_module,y,7,5,11,4,"AND, NAND"
synthetic_module,y,5,4,11,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,4,7,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,4,4,4,"OR, NOR, XOR"
synthetic_module,y,2,5,5,4,"OR, NOR, XOR"
synthetic_module,y,2,5,6,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,5,6,6,2,"OR, XOR"
synthetic_module,y,7,6,9,3,"AND, OR, NAND, NOR"
synthetic_module,y,6,2,7,2,AND
synthetic_module,y,7,3,12,3,"AND, OR, NAND, NOR"
synthetic_module,y,2,4,2,3,
synthetic_module,y,4,3,5,2,"OR, NOR"
synthetic_module,y,4,1,5,3,"OR, XOR"
synthetic_module,y,4,7,15,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,6,5,9,3,"AND, OR, NOR"
synthetic_module,y,3,2,5,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,6,9,3,"AND, NAND"
synthetic_module,y,4,7,7,3,"OR, NOR"
synthetic_module,y,7,1,7,2,OR
synthetic_module,y,4,3,8,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,3,8,7,4,"AND, OR, NAND, NOR"
synthetic_module,y,7,1,5,2,"AND, NAND"
synthetic_module,y,5,5,12,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,2,9,2,"AND, OR, NAND, NOR"
synthetic_module,y,8,2,13,3,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,1,10,4,"AND, OR, NOR, XOR"
synthetic_module,y,3,10,2,2,OR
synthetic_module,y,2,1,5,7,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,6,7,2,"OR, NOR"
synthetic_module,y,7,5,22,4,"AND, OR"
synthetic_module,y,8,1,13,2,AND
synthetic_module,y,5,3,15,5,"AND, OR, NAND, NOR"
synthetic_module,y,11,2,14,3,"AND, OR, XOR"
synthetic_module,y,8,1,17,4,"AND, OR, NAND"
synthetic_module,y,5,6,11,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,7,7,4,"AND, OR, NAND, NOR"
synthetic_module,y,5,6,7,4,"OR, NOR"
synthetic_module,y,7,6,14,6,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,8,9,18,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,4,10,6,3,"AND, NAND"
synthetic_module,y,4,5,4,3,"OR, NOR"
synthetic_module,y,7,3,14,5,"OR, XOR"
synthetic_module,y,4,4,8,5,"AND, OR, NAND, XOR"
synthetic_module,y,5,4,11,4,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,9,3,11,2,"AND, NAND"
synthetic_module,y,5,2,4,2,OR
synthetic_module,y,7,1,11,4,"AND, OR, NAND"
synthetic_module,y,4,4,3,3,AND
synthetic_module,y,10,5,23,4,"AND, OR, NAND, NOR"
synthetic_module,y,6,8,14,5,"AND, OR, NAND, NOR, XOR"
synthetic_module,y,7,8,12,3,"OR, NOR"
synthetic_module,y,3,3,6,6,"OR, NOR, XOR"
