Oh no...

Cycle: 5
MARS instruction number: 5	Instruction: srav $8,$0,$2
Expected:	Register Write to Reg: 0x08 Val: 0x00000000
Got     :	Register Write to Reg: 0x11 Val: 0x7FFE8000
Incorrect write

Cycle: 6
MARS instruction number: 6	Instruction: sub $17,$8,$9
Expected:	Register Write to Reg: 0x11 Val: 0xFFFF8000
Got     :	Register Write to Reg: 0x0A Val: 0x00000001
Incorrect write

Cycle: 8
MARS instruction number: 7	Instruction: addi $10,$0,1
Expected:	Register Write to Reg: 0x0A Val: 0x00000001
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


